--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     4.966ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.966ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y192.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y192.F2     net (fanout=1)        0.348   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y192.X      Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X82Y190.G4     net (fanout=2)        0.359   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X82Y190.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X84Y189.G1     net (fanout=1)        0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X84Y189.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X84Y186.F2     net (fanout=1)        0.294   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X84Y186.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.966ns (3.559ns logic, 1.407ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.169ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y192.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y192.F2     net (fanout=1)        0.348   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y192.X      Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X83Y193.BY     net (fanout=2)        0.377   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X83Y193.CLK    Tdick                 0.247   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (1.444ns logic, 0.725ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.600ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y192.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y192.F2     net (fanout=1)        0.348   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y192.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.600ns (1.252ns logic, 0.348ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.193ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y192.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y192.F2     net (fanout=1)        0.278   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y192.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.915ns logic, 0.278ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.660ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y192.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y192.F2     net (fanout=1)        0.278   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y192.X      Tilo                  0.481   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X83Y193.BY     net (fanout=2)        0.302   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X83Y193.CLK    Tckdi       (-Th)    -0.122   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.660ns (1.080ns logic, 0.580ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.886ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.886ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y192.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X82Y192.F2     net (fanout=1)        0.278   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X82Y192.X      Tilo                  0.481   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X82Y190.G4     net (fanout=2)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X82Y190.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X84Y189.G1     net (fanout=1)        0.325   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X84Y189.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X84Y186.F2     net (fanout=1)        0.236   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X84Y186.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (2.760ns logic, 1.126ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     4.946ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.946ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y186.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X87Y178.F1     net (fanout=10)       1.664   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X87Y178.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X86Y192.G3     net (fanout=1)        0.525   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (1.702ns logic, 3.244ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.892ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.892ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y186.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X87Y178.F2     net (fanout=10)       1.639   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X87Y178.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X86Y192.G3     net (fanout=1)        0.525   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.673ns logic, 3.219ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.782ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.782ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X98Y186.F2     net (fanout=5)        1.036   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X98Y186.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X86Y192.G4     net (fanout=10)       0.878   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (1.813ns logic, 2.969ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.780ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.780ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y186.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X87Y178.F4     net (fanout=10)       1.501   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X87Y178.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X86Y192.G3     net (fanout=1)        0.525   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (1.699ns logic, 3.081ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.618ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.618ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X98Y186.F1     net (fanout=4)        0.947   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X98Y186.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X86Y192.G4     net (fanout=10)       0.878   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (1.738ns logic, 2.880ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.441ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.441ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y197.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X102Y191.F4    net (fanout=2)        0.507   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X102Y191.X     Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X86Y192.G1     net (fanout=10)       1.138   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.441ns (1.741ns logic, 2.700ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.432ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.432ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y186.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X92Y187.G4     net (fanout=3)        0.420   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X92Y187.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X86Y192.G2     net (fanout=9)        1.201   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (1.756ns logic, 2.676ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.412ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.412ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y186.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X92Y187.G3     net (fanout=4)        0.429   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X92Y187.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X86Y192.G2     net (fanout=9)        1.201   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.412ns (1.727ns logic, 2.685ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.400ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.400ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y186.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X87Y178.F3     net (fanout=10)       1.046   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X87Y178.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X86Y192.G3     net (fanout=1)        0.525   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.400ns (1.774ns logic, 2.626ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.129ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.129ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y187.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X98Y186.F4     net (fanout=5)        0.455   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X98Y186.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X86Y192.G4     net (fanout=10)       0.878   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (1.741ns logic, 2.388ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.115ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.115ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y187.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X98Y186.F3     net (fanout=5)        0.470   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X98Y186.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X86Y192.G4     net (fanout=10)       0.878   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X86Y192.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X83Y192.CLK    net (fanout=4)        1.055   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.712ns logic, 2.403ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.235ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y201.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X111Y201.BY    net (fanout=7)        0.464   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X111Y201.CLK   Tdick                 0.247   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.771ns logic, 0.464ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y201.YQ    Tcko                  0.419   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X111Y201.BY    net (fanout=7)        0.371   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X111Y201.CLK   Tckdi       (-Th)    -0.122   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.541ns logic, 0.371ns route)
                                                       (59.3% logic, 40.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.803ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.647 - 0.782)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y10.G2      net (fanout=1)        0.606   ftop/clkN210/locked_d
    SLICE_X55Y10.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (1.197ns logic, 0.606ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y10.BX      net (fanout=2)        0.398   ftop/clkN210/unlock2
    SLICE_X55Y10.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.695ns logic, 0.398ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y10.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y10.BX      net (fanout=2)        0.318   ftop/clkN210/unlock2
    SLICE_X55Y10.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.481ns logic, 0.318ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.182ns (0.808 - 0.626)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y10.G2      net (fanout=1)        0.485   ftop/clkN210/locked_d
    SLICE_X55Y10.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.368ns (0.883ns logic, 0.485ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y46.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y46.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X72Y46.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13620 paths analyzed, 1966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.807ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.761ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.361 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X104Y176.G1    net (fanout=27)       1.050   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y179.G1    net (fanout=17)       0.679   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y179.F2    net (fanout=11)       0.461   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X104Y186.G4    net (fanout=4)        0.781   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X104Y186.F4    net (fanout=9)        0.103   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y186.F3    net (fanout=3)        0.551   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y186.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.761ns (4.136ns logic, 3.625ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.747ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.361 - 0.415)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X105Y180.G4    net (fanout=21)       1.251   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X105Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y179.G4    net (fanout=16)       0.519   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y179.F2    net (fanout=11)       0.461   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y179.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X104Y186.G4    net (fanout=4)        0.781   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X104Y186.F4    net (fanout=9)        0.103   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y186.F3    net (fanout=3)        0.551   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y186.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.747ns (4.081ns logic, 3.666ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.730ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.349 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X104Y176.G1    net (fanout=27)       1.050   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y179.G1    net (fanout=17)       0.679   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y182.F2    net (fanout=11)       0.890   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X106Y187.G4    net (fanout=9)        1.197   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X106Y185.F4    net (fanout=4)        0.340   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X106Y185.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.730ns (3.574ns logic, 4.156ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.716ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.349 - 0.415)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X105Y180.G4    net (fanout=21)       1.251   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X105Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y179.G4    net (fanout=16)       0.519   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y182.F2    net (fanout=11)       0.890   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X106Y187.G4    net (fanout=9)        1.197   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X106Y187.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X106Y185.F4    net (fanout=4)        0.340   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X106Y185.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (3.519ns logic, 4.197ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.361 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X104Y176.G1    net (fanout=27)       1.050   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y179.G1    net (fanout=17)       0.679   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y183.F4    net (fanout=11)       0.637   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X107Y191.F1    net (fanout=9)        1.284   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X107Y191.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N11
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X106Y187.F2    net (fanout=2)        0.538   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X106Y187.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<6>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (3.520ns logic, 4.188ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.361 - 0.415)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X105Y180.G4    net (fanout=21)       1.251   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X105Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y179.G4    net (fanout=16)       0.519   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y183.F4    net (fanout=11)       0.637   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y183.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X107Y191.F1    net (fanout=9)        1.284   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X107Y191.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N11
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X106Y187.F2    net (fanout=2)        0.538   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X106Y187.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<6>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (3.465ns logic, 4.229ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.625ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.491 - 0.594)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y152.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X91Y156.G1     net (fanout=5)        0.967   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X91Y156.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X91Y156.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X91Y156.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X89Y156.F2     net (fanout=3)        0.372   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X89Y156.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y155.G2     net (fanout=7)        0.415   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y155.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X80Y161.G2     net (fanout=40)       1.223   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X80Y161.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<10>_SW0
    SLICE_X81Y160.SR     net (fanout=1)        0.970   ftop/gbe0/gmac/txfun_inF/N76
    SLICE_X81Y160.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<10>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      7.625ns (3.678ns logic, 3.947ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.465 - 0.594)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y152.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X91Y156.G1     net (fanout=5)        0.967   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X91Y156.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X91Y156.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X91Y156.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X89Y156.F2     net (fanout=3)        0.372   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X89Y156.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y156.G3     net (fanout=7)        0.065   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y150.G4     net (fanout=40)       1.463   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y150.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N40
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X81Y150.SR     net (fanout=1)        1.053   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X81Y150.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (3.678ns logic, 3.920ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.675ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.361 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X104Y176.G1    net (fanout=27)       1.050   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y179.G1    net (fanout=17)       0.679   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X104Y180.F1    net (fanout=11)       0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X105Y183.G2    net (fanout=9)        0.357   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X104Y186.F1    net (fanout=5)        0.391   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y186.F3    net (fanout=3)        0.551   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y186.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.675ns (4.120ns logic, 3.555ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 5)
  Clock Path Skew:      -0.142ns (0.452 - 0.594)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y152.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X91Y156.G1     net (fanout=5)        0.967   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X91Y156.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X91Y156.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X91Y156.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X89Y156.F2     net (fanout=3)        0.372   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X89Y156.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y155.G2     net (fanout=7)        0.415   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y155.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X82Y151.G3     net (fanout=40)       1.074   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X82Y151.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X83Y150.SR     net (fanout=1)        1.069   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X83Y150.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (3.678ns logic, 3.897ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.361 - 0.415)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X105Y180.G4    net (fanout=21)       1.251   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X105Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y179.G4    net (fanout=16)       0.519   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X104Y180.F1    net (fanout=11)       0.527   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X105Y183.G2    net (fanout=9)        0.357   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X105Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X104Y186.F1    net (fanout=5)        0.391   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X106Y186.F3    net (fanout=3)        0.551   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X106Y186.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (4.065ns logic, 3.596ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.648ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.347 - 0.407)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X104Y176.G1    net (fanout=27)       1.050   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X104Y176.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y181.G4    net (fanout=17)       0.903   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X105Y181.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X105Y181.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X107Y189.G4    net (fanout=8)        0.852   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X107Y189.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>11
    SLICE_X106Y182.G4    net (fanout=5)        0.838   ftop/gbe0/gmac/gmac/txRS_crc/N1
    SLICE_X106Y182.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<18>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.648ns (3.495ns logic, 4.153ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 5)
  Clock Path Skew:      -0.087ns (0.491 - 0.578)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y151.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X91Y157.G2     net (fanout=5)        0.879   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X91Y157.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X91Y156.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X91Y156.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X89Y156.F2     net (fanout=3)        0.372   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X89Y156.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y155.G2     net (fanout=7)        0.415   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y155.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X80Y161.G2     net (fanout=40)       1.223   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X80Y161.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N78
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<10>_SW0
    SLICE_X81Y160.SR     net (fanout=1)        0.970   ftop/gbe0/gmac/txfun_inF/N76
    SLICE_X81Y160.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<10>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (3.750ns logic, 3.859ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.582ns (Levels of Logic = 5)
  Clock Path Skew:      -0.113ns (0.465 - 0.578)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y151.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X91Y157.G2     net (fanout=5)        0.879   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X91Y157.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X91Y156.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X91Y156.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X89Y156.F2     net (fanout=3)        0.372   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X89Y156.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y156.G3     net (fanout=7)        0.065   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X80Y150.G4     net (fanout=40)       1.463   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X80Y150.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N40
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<33>_SW0
    SLICE_X81Y150.SR     net (fanout=1)        1.053   ftop/gbe0/gmac/txfun_inF/N26
    SLICE_X81Y150.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<33>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                      7.582ns (3.750ns logic, 3.832ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 5)
  Clock Path Skew:      -0.126ns (0.452 - 0.578)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y151.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X91Y157.G2     net (fanout=5)        0.879   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X91Y157.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X91Y156.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X91Y156.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X89Y156.F2     net (fanout=3)        0.372   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X89Y156.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y155.G2     net (fanout=7)        0.415   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y155.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X82Y151.G3     net (fanout=40)       1.074   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X82Y151.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N42
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X83Y150.SR     net (fanout=1)        1.069   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X83Y150.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<25>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (3.750ns logic, 3.809ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.245 - 0.299)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y152.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X91Y156.G1     net (fanout=5)        0.967   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X91Y156.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X91Y156.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X91Y156.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X89Y156.F2     net (fanout=3)        0.372   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X89Y156.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y156.G3     net (fanout=7)        0.065   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X93Y153.G1     net (fanout=40)       1.574   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X93Y153.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N34
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<35>_SW0
    SLICE_X91Y152.SR     net (fanout=1)        1.013   ftop/gbe0/gmac/txfun_inF/N22
    SLICE_X91Y152.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<35>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                      7.614ns (3.623ns logic, 3.991ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.538ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.695 - 0.798)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y178.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    C26.SR               net (fanout=67)       2.563   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    C26.OTCLK2           Tiosrcko              0.379   gmii_txd<6>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (0.975ns logic, 2.563ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.538ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.699 - 0.798)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y178.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    G21.SR               net (fanout=67)       2.563   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    G21.OTCLK2           Tiosrcko              0.379   gmii_txd<7>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (0.975ns logic, 2.563ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.245 - 0.283)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_9 to ftop/gbe0/gmac/txfun_inF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y151.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_9
    SLICE_X91Y157.G2     net (fanout=5)        0.879   ftop/gbe0/gmac/txfun_inF_D_OUT<9>
    SLICE_X91Y157.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X91Y156.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X91Y156.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X89Y156.F2     net (fanout=3)        0.372   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X89Y156.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y156.G3     net (fanout=7)        0.065   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X88Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X93Y153.G1     net (fanout=40)       1.574   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X93Y153.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N34
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<35>_SW0
    SLICE_X91Y152.SR     net (fanout=1)        1.013   ftop/gbe0/gmac/txfun_inF/N22
    SLICE_X91Y152.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<35>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (3.695ns logic, 3.903ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.564ns (Levels of Logic = 0)
  Clock Path Skew:      -0.056ns (0.695 - 0.751)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_6 to ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y187.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txData<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_6
    C26.O2               net (fanout=2)        2.335   ftop/gbe0/gmac/gmac/txRS_txData<6>
    C26.OTCLK2           Tioock                0.708   gmii_txd<6>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (1.229ns logic, 2.335ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.027 - 0.034)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_4 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y63.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    SLICE_X102Y60.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
    SLICE_X102Y60.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.638ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.027 - 0.034)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_4 to ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y63.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_4
    SLICE_X102Y60.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<4>
    SLICE_X102Y60.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.405 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_15 to ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y68.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_15
    SLICE_X100Y68.BY     net (fanout=2)        0.340   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
    SLICE_X100Y68.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<15>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.347ns logic, 0.340ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.405 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_15 to ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y68.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_15
    SLICE_X100Y68.BY     net (fanout=2)        0.340   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
    SLICE_X100Y68.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<15>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.348ns logic, 0.340ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.081 - 0.065)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_39 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y77.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_39
    SLICE_X102Y75.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
    SLICE_X102Y75.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.347ns logic, 0.341ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.081 - 0.065)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_39 to ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y77.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_39
    SLICE_X102Y75.BY     net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<39>
    SLICE_X102Y75.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<39>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.348ns logic, 0.341ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.772 - 0.662)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_28 to ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y74.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<28>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_28
    SLICE_X106Y71.BY     net (fanout=2)        0.511   ftop/gbe0/gmac/rxfun_outF_D_OUT<28>
    SLICE_X106Y71.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<28>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.289ns logic, 0.511ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.772 - 0.662)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_28 to ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y74.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<28>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_28
    SLICE_X106Y71.BY     net (fanout=2)        0.511   ftop/gbe0/gmac/rxfun_outF_D_OUT<28>
    SLICE_X106Y71.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<28>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem29.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.290ns logic, 0.511ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.536 - 0.395)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y73.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X108Y72.BX     net (fanout=3)        0.325   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X108Y72.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.413 - 0.311)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y94.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X102Y94.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X102Y94.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y171.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X99Y170.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X99Y170.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_7 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.271 - 0.220)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_7 to ftop/gbe0/gmac/txfun_inF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y153.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txF/dDoutReg_7
    SLICE_X89Y153.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/txF_dD_OUT<7>
    SLICE_X89Y153.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<7>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.713 - 0.610)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5 to ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y169.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5
    SLICE_X95Y167.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<5>
    SLICE_X95Y167.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.518ns logic, 0.328ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.416 - 0.338)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y168.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2
    SLICE_X99Y168.BX     net (fanout=13)       0.344   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<2>
    SLICE_X99Y168.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.481ns logic, 0.344ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.111 - 0.094)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y167.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X95Y166.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X95Y166.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.025 - 0.031)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y158.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X79Y157.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X79Y157.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (0.451 - 0.352)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y76.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X102Y76.BX     net (fanout=3)        0.346   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X102Y76.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.519ns logic, 0.346ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.075 - 0.046)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_37 to ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y81.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_37
    SLICE_X104Y77.BY     net (fanout=2)        0.508   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
    SLICE_X104Y77.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<37>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.289ns logic, 0.508ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.075 - 0.046)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_37 to ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y81.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_37
    SLICE_X104Y77.BY     net (fanout=2)        0.508   ftop/gbe0/gmac/rxfun_outF_D_OUT<37>
    SLICE_X104Y77.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<37>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.290ns logic, 0.508ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.769ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.036 - 0.040)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_1 to ftop/gbe0/gmac/rxfun_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y79.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<1>
                                                       ftop/gbe0/gmac/rxfun_sr_1
    SLICE_X101Y80.BX     net (fanout=3)        0.311   ftop/gbe0/gmac/rxfun_sr<1>
    SLICE_X101Y80.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.458ns logic, 0.311ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X104Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X104Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X104Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X104Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X100Y97.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X100Y97.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X100Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X100Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X100Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X100Y171.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X100Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X100Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X100Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X100Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X100Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X100Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.338ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.319 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y109.CE     net (fanout=17)       1.754   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.267ns (2.442ns logic, 4.825ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.319 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y109.CE     net (fanout=17)       1.754   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.267ns (2.442ns logic, 4.825ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.319 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y134.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y115.F1    net (fanout=20)       1.606   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.G2    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y109.CE     net (fanout=17)       1.754   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (2.442ns logic, 4.706ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.319 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y134.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y115.F1    net (fanout=20)       1.606   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.G2    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y109.CE     net (fanout=17)       1.754   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (2.442ns logic, 4.706ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.278 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y112.CE     net (fanout=17)       1.557   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (2.442ns logic, 4.628ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.278 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y112.CE     net (fanout=17)       1.557   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (2.442ns logic, 4.628ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.103ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.319 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y121.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y115.G2    net (fanout=4)        0.953   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.G2    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y109.CE     net (fanout=17)       1.754   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (3.029ns logic, 4.074ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.103ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.319 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y121.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y115.G2    net (fanout=4)        0.953   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y115.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y115.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.G2    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y109.CE     net (fanout=17)       1.754   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y109.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (3.029ns logic, 4.074ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.312 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y113.CE     net (fanout=17)       1.552   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y113.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      7.065ns (2.442ns logic, 4.623ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.312 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y113.CE     net (fanout=17)       1.552   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y113.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.065ns (2.442ns logic, 4.623ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.312 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y112.CE     net (fanout=17)       1.552   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      7.065ns (2.442ns logic, 4.623ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.312 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y112.CE     net (fanout=17)       1.552   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      7.065ns (2.442ns logic, 4.623ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.317 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y110.CE     net (fanout=17)       1.536   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.049ns (2.442ns logic, 4.607ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.317 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y110.CE     net (fanout=17)       1.536   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.049ns (2.442ns logic, 4.607ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.335 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X100Y110.CE    net (fanout=17)       1.543   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X100Y110.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      7.056ns (2.442ns logic, 4.614ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.056ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.335 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.F1    net (fanout=3)        0.863   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X104Y118.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.G3    net (fanout=2)        1.208   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X100Y110.CE    net (fanout=17)       1.543   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X100Y110.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      7.056ns (2.442ns logic, 4.614ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (0.278 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y134.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y115.F1    net (fanout=20)       1.606   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.G2    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y112.CE     net (fanout=17)       1.557   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (2.442ns logic, 4.509ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (0.278 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y134.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y115.F1    net (fanout=20)       1.606   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.G2    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X96Y112.CE     net (fanout=17)       1.557   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X96Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (2.442ns logic, 4.509ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.312 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y134.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y115.F1    net (fanout=20)       1.606   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.G2    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y112.CE     net (fanout=17)       1.552   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (2.442ns logic, 4.504ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.312 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y134.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y115.F1    net (fanout=20)       1.606   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y115.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.G2    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X101Y113.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y121.F1    net (fanout=34)       1.000   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y121.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X98Y112.CE     net (fanout=17)       1.552   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X98Y112.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (2.442ns logic, 4.504ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.403 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y99.G2     net (fanout=13)       0.409   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y99.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.395ns logic, 0.409ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.403 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y98.G2     net (fanout=13)       0.409   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y98.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.395ns logic, 0.409ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.403 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y98.G2     net (fanout=13)       0.409   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y98.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.395ns logic, 0.409ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.403 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X102Y99.G2     net (fanout=13)       0.409   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X102Y99.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.395ns logic, 0.409ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.045 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y100.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X101Y100.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X101Y100.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y108.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X105Y107.BX    net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X105Y107.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.458ns logic, 0.324ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y113.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X103Y112.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X103Y112.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.458ns logic, 0.319ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.403 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y98.G1     net (fanout=10)       0.442   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y98.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.418ns logic, 0.442ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.403 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y98.G1     net (fanout=10)       0.442   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y98.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.418ns logic, 0.442ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.403 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y99.G1     net (fanout=10)       0.442   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y99.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.418ns logic, 0.442ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.403 - 0.336)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y99.G1     net (fanout=10)       0.442   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y99.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.418ns logic, 0.442ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.025 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y116.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X102Y114.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X102Y114.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.045 - 0.033)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y99.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X100Y101.BX    net (fanout=1)        0.302   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X100Y101.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.402 - 0.359)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y135.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X105Y134.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X105Y134.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.036 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y114.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X102Y113.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X102Y113.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.057 - 0.045)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y110.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    SLICE_X105Y108.BX    net (fanout=5)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
    SLICE_X105Y108.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.479ns logic, 0.356ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.046 - 0.040)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y98.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X98Y98.BX      net (fanout=4)        0.349   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X98Y98.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.498ns logic, 0.349ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.052 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y112.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X104Y110.BX    net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X104Y110.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.977ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.436 - 0.327)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y98.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y97.G3     net (fanout=13)       0.501   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y97.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (0.476ns logic, 0.501ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.977ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.436 - 0.327)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y98.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y97.G3     net (fanout=13)       0.501   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y97.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.977ns (0.476ns logic, 0.501ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y102.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y102.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y102.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y102.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X102Y108.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X102Y108.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y109.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y109.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y101.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y100.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X100Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X100Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X100Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X100Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.283ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 0)
  Clock Path Skew:      -5.146ns (-1.305 - 3.841)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y46.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y40.SR      net (fanout=3)        1.108   ftop/clkN210/rstInD
    SLICE_X71Y40.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (1.029ns logic, 1.108ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.654ns (Levels of Logic = 0)
  Clock Path Skew:      -3.598ns (-0.525 - 3.073)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y46.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y40.SR      net (fanout=3)        0.887   ftop/clkN210/rstInD
    SLICE_X71Y40.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.767ns logic, 0.887ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y40.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y40.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y40.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 662678 paths analyzed, 16236 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.248ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clkdv_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.726ns (Levels of Logic = 0)
  Clock Path Skew:      -5.144ns (-1.303 - 3.841)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clkdv_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y46.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X70Y24.SR      net (fanout=3)        1.697   ftop/clkN210/rstInD
    SLICE_X70Y24.CLK     Tsrck                 0.433   ftop/sys1Rst
                                                       ftop/clkN210/clkdv_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (1.029ns logic, 1.697ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.992ns (Levels of Logic = 10)
  Clock Path Skew:      -0.256ns (0.717 - 0.973)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/dcpReqF/data0_reg_70 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y49.YQ      Tcko                  0.524   ftop/edcp/dcpReqF_D_OUT<70>
                                                       ftop/edcp/dcpReqF/data0_reg_70
    SLICE_X61Y54.F2      net (fanout=4)        0.626   ftop/edcp/dcpReqF_D_OUT<70>
    SLICE_X61Y54.X       Tilo                  0.562   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
    SLICE_X61Y58.G4      net (fanout=1)        0.491   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408136
    SLICE_X61Y58.F3      net (fanout=3)        0.041   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440
    SLICE_X61Y58.X       Tilo                  0.562   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.G3      net (fanout=1)        0.716   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.992ns (6.799ns logic, 10.193ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/dcpReqF/data0_reg_38 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.934ns (Levels of Logic = 9)
  Clock Path Skew:      -0.206ns (0.717 - 0.923)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/dcpReqF/data0_reg_38 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y51.YQ      Tcko                  0.596   ftop/edcp/dcpReqF_D_OUT<38>
                                                       ftop/edcp/dcpReqF/data0_reg_38
    SLICE_X61Y54.G2      net (fanout=6)        0.629   ftop/edcp/dcpReqF_D_OUT<38>
    SLICE_X61Y54.Y       Tilo                  0.561   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
                                                       ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d4388120
    SLICE_X62Y59.F4      net (fanout=1)        0.804   ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d4388120
    SLICE_X62Y59.X       Tilo                  0.601   ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d438
                                                       ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d4388136
    SLICE_X58Y66.G2      net (fanout=5)        0.834   ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d438
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.934ns (6.348ns logic, 10.586ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.134ns (Levels of Logic = 11)
  Clock Path Skew:      0.021ns (0.744 - 0.723)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X33Y112.G1     net (fanout=123)      2.235   ftop/cp/cpReq<6>
    SLICE_X33Y112.Y      Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<9>7
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X29Y85.F2      net (fanout=19)       2.537   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X29Y85.X       Tilo                  0.562   ftop/cp/N440
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y79.G4      net (fanout=1)        0.510   ftop/cp/N440
    SLICE_X28Y79.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y79.F3      net (fanout=2)        0.031   ftop/cp/N85
    SLICE_X28Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y76.G3      net (fanout=3)        0.292   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y76.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X45Y108.G4     net (fanout=8)        2.047   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X45Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X40Y110.G1     net (fanout=7)        0.895   ftop/cp/cpRespF_ENQ
    SLICE_X40Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X40Y123.G1     net (fanout=40)       1.074   ftop/cp/cpRespF/d0h
    SLICE_X40Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X41Y123.SR     net (fanout=1)        1.027   ftop/cp/cpRespF/N54
    SLICE_X41Y123.CLK    Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     17.134ns (6.486ns logic, 10.648ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.854ns (Levels of Logic = 9)
  Clock Path Skew:      -0.256ns (0.717 - 0.973)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/dcpReqF/data0_reg_39 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y48.YQ      Tcko                  0.524   ftop/edcp/dcpReqF_D_OUT<39>
                                                       ftop/edcp/dcpReqF/data0_reg_39
    SLICE_X61Y54.G3      net (fanout=6)        0.621   ftop/edcp/dcpReqF_D_OUT<39>
    SLICE_X61Y54.Y       Tilo                  0.561   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
                                                       ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d4388120
    SLICE_X62Y59.F4      net (fanout=1)        0.804   ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d4388120
    SLICE_X62Y59.X       Tilo                  0.601   ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d438
                                                       ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d4388136
    SLICE_X58Y66.G2      net (fanout=5)        0.834   ftop/edcp/dcpReqF_first__12_BITS_39_TO_32_17_EQ_IF_lastT_ETC___d438
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.854ns (6.276ns logic, 10.578ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.133ns (Levels of Logic = 11)
  Clock Path Skew:      0.024ns (0.747 - 0.723)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X33Y112.G1     net (fanout=123)      2.235   ftop/cp/cpReq<6>
    SLICE_X33Y112.Y      Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<9>7
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X29Y85.F2      net (fanout=19)       2.537   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X29Y85.X       Tilo                  0.562   ftop/cp/N440
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y79.G4      net (fanout=1)        0.510   ftop/cp/N440
    SLICE_X28Y79.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y79.F3      net (fanout=2)        0.031   ftop/cp/N85
    SLICE_X28Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y76.G3      net (fanout=3)        0.292   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y76.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X45Y108.G4     net (fanout=8)        2.047   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X45Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X40Y110.G1     net (fanout=7)        0.895   ftop/cp/cpRespF_ENQ
    SLICE_X40Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X41Y118.F2     net (fanout=40)       1.038   ftop/cp/cpRespF/d0h
    SLICE_X41Y118.X      Tilo                  0.562   ftop/cp/cpRespF/N66
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X40Y119.SR     net (fanout=1)        1.116   ftop/cp/cpRespF/N66
    SLICE_X40Y119.CLK    Tsrck                 0.433   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     17.133ns (6.432ns logic, 10.701ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.909ns (Levels of Logic = 10)
  Clock Path Skew:      -0.183ns (0.717 - 0.900)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/dcpReqF/data0_reg_67 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y54.YQ      Tcko                  0.524   ftop/edcp/dcpReqF_D_OUT<67>
                                                       ftop/edcp/dcpReqF/data0_reg_67
    SLICE_X63Y56.F2      net (fanout=4)        0.486   ftop/edcp/dcpReqF_D_OUT<67>
    SLICE_X63Y56.X       Tilo                  0.562   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440853
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440853
    SLICE_X61Y58.G3      net (fanout=1)        0.548   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440853
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408136
    SLICE_X61Y58.F3      net (fanout=3)        0.041   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440
    SLICE_X61Y58.X       Tilo                  0.562   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.G3      net (fanout=1)        0.716   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.909ns (6.799ns logic, 10.110ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.912ns (Levels of Logic = 10)
  Clock Path Skew:      -0.179ns (0.717 - 0.896)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/dcpReqF/data0_reg_65 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y58.YQ      Tcko                  0.596   ftop/edcp/dcpReqF_D_OUT<65>
                                                       ftop/edcp/dcpReqF/data0_reg_65
    SLICE_X65Y58.G3      net (fanout=4)        0.655   ftop/edcp/dcpReqF_D_OUT<65>
    SLICE_X65Y58.Y       Tilo                  0.561   ftop/edcp/dcpReqF/N34
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440826
    SLICE_X61Y58.G2      net (fanout=1)        0.311   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440826
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408136
    SLICE_X61Y58.F3      net (fanout=3)        0.041   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440
    SLICE_X61Y58.X       Tilo                  0.562   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.G3      net (fanout=1)        0.716   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.912ns (6.870ns logic, 10.042ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/lastTag_3 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.908ns (Levels of Logic = 10)
  Clock Path Skew:      -0.181ns (0.717 - 0.898)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/lastTag_3 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.XQ      Tcko                  0.521   ftop/edcp/lastTag<3>
                                                       ftop/edcp/lastTag_3
    SLICE_X63Y56.F1      net (fanout=2)        0.488   ftop/edcp/lastTag<3>
    SLICE_X63Y56.X       Tilo                  0.562   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440853
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440853
    SLICE_X61Y58.G3      net (fanout=1)        0.548   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440853
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408136
    SLICE_X61Y58.F3      net (fanout=3)        0.041   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440
    SLICE_X61Y58.X       Tilo                  0.562   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.G3      net (fanout=1)        0.716   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.908ns (6.796ns logic, 10.112ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.888ns (Levels of Logic = 10)
  Clock Path Skew:      -0.191ns (0.717 - 0.908)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/dcpReqF/data0_reg_66 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y58.YQ      Tcko                  0.596   ftop/edcp/dcpReqF_D_OUT<66>
                                                       ftop/edcp/dcpReqF/data0_reg_66
    SLICE_X63Y56.F3      net (fanout=4)        0.393   ftop/edcp/dcpReqF_D_OUT<66>
    SLICE_X63Y56.X       Tilo                  0.562   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440853
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440853
    SLICE_X61Y58.G3      net (fanout=1)        0.548   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440853
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408136
    SLICE_X61Y58.F3      net (fanout=3)        0.041   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440
    SLICE_X61Y58.X       Tilo                  0.562   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.G3      net (fanout=1)        0.716   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.888ns (6.871ns logic, 10.017ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.822ns (Levels of Logic = 10)
  Clock Path Skew:      -0.245ns (0.728 - 0.973)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/dcpReqF/data0_reg_70 to ftop/edcp/dcpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y49.YQ      Tcko                  0.524   ftop/edcp/dcpReqF_D_OUT<70>
                                                       ftop/edcp/dcpReqF/data0_reg_70
    SLICE_X61Y54.F2      net (fanout=4)        0.626   ftop/edcp/dcpReqF_D_OUT<70>
    SLICE_X61Y54.X       Tilo                  0.562   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
    SLICE_X61Y58.G4      net (fanout=1)        0.491   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408136
    SLICE_X61Y58.F3      net (fanout=3)        0.041   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440
    SLICE_X61Y58.X       Tilo                  0.562   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.G3      net (fanout=1)        0.716   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X62Y122.G2     net (fanout=43)       1.976   ftop/edcp/dcpRespF/d0h
    SLICE_X62Y122.Y      Tilo                  0.616   ftop/edcp/dcpRespF/N54
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<24>_SW0
    SLICE_X63Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N56
    SLICE_X63Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<24>
                                                       ftop/edcp/dcpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     16.822ns (6.814ns logic, 10.008ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/lastTag_6 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.868ns (Levels of Logic = 10)
  Clock Path Skew:      -0.188ns (0.717 - 0.905)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/lastTag_6 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y55.YQ      Tcko                  0.596   ftop/edcp/lastTag<7>
                                                       ftop/edcp/lastTag_6
    SLICE_X61Y54.F1      net (fanout=2)        0.430   ftop/edcp/lastTag<6>
    SLICE_X61Y54.X       Tilo                  0.562   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
    SLICE_X61Y58.G4      net (fanout=1)        0.491   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408136
    SLICE_X61Y58.F3      net (fanout=3)        0.041   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440
    SLICE_X61Y58.X       Tilo                  0.562   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.G3      net (fanout=1)        0.716   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.868ns (6.871ns logic, 9.997ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.860ns (Levels of Logic = 10)
  Clock Path Skew:      -0.194ns (0.717 - 0.911)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/dcpReqF/data0_reg_71 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y53.YQ      Tcko                  0.596   ftop/edcp/dcpReqF_D_OUT<71>
                                                       ftop/edcp/dcpReqF/data0_reg_71
    SLICE_X61Y54.F3      net (fanout=4)        0.422   ftop/edcp/dcpReqF_D_OUT<71>
    SLICE_X61Y54.X       Tilo                  0.562   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
    SLICE_X61Y58.G4      net (fanout=1)        0.491   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408120
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408136
    SLICE_X61Y58.F3      net (fanout=3)        0.041   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440
    SLICE_X61Y58.X       Tilo                  0.562   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.G3      net (fanout=1)        0.716   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.860ns (6.871ns logic, 9.989ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edcp/dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/edcp/dcpRespF/data0_reg_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.868ns (Levels of Logic = 10)
  Clock Path Skew:      -0.179ns (0.717 - 0.896)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edcp/dcpReqF/data0_reg_64 to ftop/edcp/dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y59.YQ      Tcko                  0.524   ftop/edcp/dcpReqF_D_OUT<64>
                                                       ftop/edcp/dcpReqF/data0_reg_64
    SLICE_X65Y58.G2      net (fanout=4)        0.683   ftop/edcp/dcpReqF_D_OUT<64>
    SLICE_X65Y58.Y       Tilo                  0.561   ftop/edcp/dcpReqF/N34
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440826
    SLICE_X61Y58.G2      net (fanout=1)        0.311   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440826
    SLICE_X61Y58.Y       Tilo                  0.561   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d4408136
    SLICE_X61Y58.F3      net (fanout=3)        0.041   ftop/edcp/dcpReqF_first__12_BITS_71_TO_64_30_EQ_IF_lastT_ETC___d440
    SLICE_X61Y58.X       Tilo                  0.562   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.G3      net (fanout=1)        0.716   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request15
    SLICE_X58Y66.Y       Tilo                  0.616   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0
    SLICE_X58Y66.F4      net (fanout=1)        0.035   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33_SW0/O
    SLICE_X58Y66.X       Tilo                  0.601   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.G3      net (fanout=1)        0.499   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request33
    SLICE_X60Y73.Y       Tilo                  0.616   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request85
    SLICE_X61Y107.G1     net (fanout=20)       2.261   ftop/edcp/WILL_FIRE_RL_dcp_to_cp_request
    SLICE_X61Y107.Y      Tilo                  0.561   ftop/edcp/dcpRespF/data1_reg<41>
                                                       ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.F1      net (fanout=58)       1.545   ftop/edcp/MUX_dcpRespF_enq_1__SEL_1
    SLICE_X60Y73.X       Tilo                  0.601   ftop/edcp/dcpRespF_ENQ
                                                       ftop/edcp/dcpRespF_ENQ1
    SLICE_X63Y96.G3      net (fanout=7)        0.841   ftop/edcp/dcpRespF_ENQ
    SLICE_X63Y96.Y       Tilo                  0.561   ftop/edcp/dcpRespF/N01
                                                       ftop/edcp/dcpRespF/d0h1
    SLICE_X64Y122.F1     net (fanout=43)       2.161   ftop/edcp/dcpRespF/d0h
    SLICE_X64Y122.X      Tilo                  0.601   ftop/edcp/dcpRespF/N78
                                                       ftop/edcp/dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X65Y122.SR     net (fanout=1)        0.977   ftop/edcp/dcpRespF/N78
    SLICE_X65Y122.CLK    Tsrck                 0.433   ftop/edcp/dcpRespF_D_OUT<13>
                                                       ftop/edcp/dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.868ns (6.798ns logic, 10.070ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.033ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.711 - 0.723)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X33Y112.G1     net (fanout=123)      2.235   ftop/cp/cpReq<6>
    SLICE_X33Y112.Y      Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<9>7
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X29Y85.F2      net (fanout=19)       2.537   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X29Y85.X       Tilo                  0.562   ftop/cp/N440
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y79.G4      net (fanout=1)        0.510   ftop/cp/N440
    SLICE_X28Y79.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y79.F3      net (fanout=2)        0.031   ftop/cp/N85
    SLICE_X28Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y76.G3      net (fanout=3)        0.292   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y76.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X45Y108.G4     net (fanout=8)        2.047   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X45Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X40Y110.G1     net (fanout=7)        0.895   ftop/cp/cpRespF_ENQ
    SLICE_X40Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X39Y115.G3     net (fanout=40)       1.114   ftop/cp/cpRespF/d0h
    SLICE_X39Y115.Y      Tilo                  0.561   ftop/cp/cpRespF/N58
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X38Y114.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N46
    SLICE_X38Y114.CLK    Tsrck                 0.433   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     17.033ns (6.431ns logic, 10.602ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.070ns (Levels of Logic = 11)
  Clock Path Skew:      0.036ns (0.759 - 0.723)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X33Y112.G1     net (fanout=123)      2.235   ftop/cp/cpReq<6>
    SLICE_X33Y112.Y      Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<9>7
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X29Y85.F2      net (fanout=19)       2.537   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X29Y85.X       Tilo                  0.562   ftop/cp/N440
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y79.G4      net (fanout=1)        0.510   ftop/cp/N440
    SLICE_X28Y79.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y79.F3      net (fanout=2)        0.031   ftop/cp/N85
    SLICE_X28Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y76.G3      net (fanout=3)        0.292   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y76.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X45Y108.G4     net (fanout=8)        2.047   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X45Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X40Y110.G1     net (fanout=7)        0.895   ftop/cp/cpRespF_ENQ
    SLICE_X40Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X40Y116.G4     net (fanout=40)       1.023   ftop/cp/cpRespF/d0h
    SLICE_X40Y116.Y      Tilo                  0.616   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X41Y116.SR     net (fanout=1)        1.014   ftop/cp/cpRespF/N48
    SLICE_X41Y116.CLK    Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.070ns (6.486ns logic, 10.584ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.037ns (Levels of Logic = 11)
  Clock Path Skew:      0.018ns (0.741 - 0.723)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X33Y112.G1     net (fanout=123)      2.235   ftop/cp/cpReq<6>
    SLICE_X33Y112.Y      Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<9>7
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X29Y85.F2      net (fanout=19)       2.537   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X29Y85.X       Tilo                  0.562   ftop/cp/N440
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y79.G4      net (fanout=1)        0.510   ftop/cp/N440
    SLICE_X28Y79.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y79.F3      net (fanout=2)        0.031   ftop/cp/N85
    SLICE_X28Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y76.G3      net (fanout=3)        0.292   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y76.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X45Y108.G4     net (fanout=8)        2.047   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X45Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X40Y110.G1     net (fanout=7)        0.895   ftop/cp/cpRespF_ENQ
    SLICE_X40Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X40Y121.G3     net (fanout=40)       0.977   ftop/cp/cpRespF/d0h
    SLICE_X40Y121.Y      Tilo                  0.616   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X41Y121.SR     net (fanout=1)        1.027   ftop/cp/cpRespF/N74
    SLICE_X41Y121.CLK    Tsrck                 0.433   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     17.037ns (6.486ns logic, 10.551ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.940ns (Levels of Logic = 11)
  Clock Path Skew:      -0.076ns (0.744 - 0.820)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.YQ      Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X30Y73.G4      net (fanout=8)        1.461   ftop/cp/cpReq<24>
    SLICE_X30Y73.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19479<2>
                                                       ftop/cp/Msub_wn___1__h20268_cy<1>11
    SLICE_X28Y73.F2      net (fanout=2)        0.336   ftop/cp/Msub_wn___1__h20268_cy<1>
    SLICE_X28Y73.X       Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X28Y68.G4      net (fanout=7)        0.322   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X28Y68.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X27Y58.G4      net (fanout=11)       1.695   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/cp/wci_respF_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X29Y76.G1      net (fanout=8)        1.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X29Y76.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X45Y108.G4     net (fanout=8)        2.047   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X45Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X40Y110.G1     net (fanout=7)        0.895   ftop/cp/cpRespF_ENQ
    SLICE_X40Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X40Y123.G1     net (fanout=40)       1.074   ftop/cp/cpRespF/d0h
    SLICE_X40Y123.Y      Tilo                  0.616   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X41Y123.SR     net (fanout=1)        1.027   ftop/cp/cpRespF/N54
    SLICE_X41Y123.CLK    Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     16.940ns (6.543ns logic, 10.397ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.939ns (Levels of Logic = 11)
  Clock Path Skew:      -0.073ns (0.747 - 0.820)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.YQ      Tcko                  0.524   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X30Y73.G4      net (fanout=8)        1.461   ftop/cp/cpReq<24>
    SLICE_X30Y73.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h19479<2>
                                                       ftop/cp/Msub_wn___1__h20268_cy<1>11
    SLICE_X28Y73.F2      net (fanout=2)        0.336   ftop/cp/Msub_wn___1__h20268_cy<1>
    SLICE_X28Y73.X       Tilo                  0.601   ftop/cp/_theResult_____1__h19497<2>
                                                       ftop/cp/_theResult_____1__h19497<2>1
    SLICE_X28Y68.G4      net (fanout=7)        0.322   ftop/cp/_theResult_____1__h19497<2>
    SLICE_X28Y68.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X27Y58.G4      net (fanout=11)       1.695   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X27Y58.Y       Tilo                  0.561   ftop/cp/wci_respF_D_IN<0>7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X29Y76.G1      net (fanout=8)        1.540   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X29Y76.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X45Y108.G4     net (fanout=8)        2.047   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X45Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X40Y110.G1     net (fanout=7)        0.895   ftop/cp/cpRespF_ENQ
    SLICE_X40Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X41Y118.F2     net (fanout=40)       1.038   ftop/cp/cpRespF/d0h
    SLICE_X41Y118.X      Tilo                  0.562   ftop/cp/cpRespF/N66
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X40Y119.SR     net (fanout=1)        1.116   ftop/cp/cpRespF/N66
    SLICE_X40Y119.CLK    Tsrck                 0.433   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     16.939ns (6.489ns logic, 10.450ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.048ns (Levels of Logic = 11)
  Clock Path Skew:      0.036ns (0.759 - 0.723)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y86.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X33Y112.G1     net (fanout=123)      2.235   ftop/cp/cpReq<6>
    SLICE_X33Y112.Y      Tilo                  0.561   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563<9>7
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X29Y85.F2      net (fanout=19)       2.537   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X29Y85.X       Tilo                  0.562   ftop/cp/N440
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X28Y79.G4      net (fanout=1)        0.510   ftop/cp/N440
    SLICE_X28Y79.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X28Y79.F3      net (fanout=2)        0.031   ftop/cp/N85
    SLICE_X28Y79.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y76.G3      net (fanout=3)        0.292   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X29Y76.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X29Y77.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X29Y78.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X29Y79.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X45Y108.G4     net (fanout=8)        2.047   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X45Y108.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X40Y110.G1     net (fanout=7)        0.895   ftop/cp/cpRespF_ENQ
    SLICE_X40Y110.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X40Y116.F1     net (fanout=40)       1.059   ftop/cp/cpRespF/d0h
    SLICE_X40Y116.X      Tilo                  0.601   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<17>_SW0
    SLICE_X40Y117.SR     net (fanout=1)        0.971   ftop/cp/cpRespF/N62
    SLICE_X40Y117.CLK    Tsrck                 0.433   ftop/cp_server_response_get<17>
                                                       ftop/cp/cpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     17.048ns (6.471ns logic, 10.577ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.367 - 0.288)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y149.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X12Y148.BY     net (fanout=2)        0.326   ftop/cp/td<5>
    SLICE_X12Y148.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.367 - 0.288)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y149.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X12Y148.BY     net (fanout=2)        0.326   ftop/cp/td<5>
    SLICE_X12Y148.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.323 - 0.274)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y51.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<33>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ
    SLICE_X72Y53.BX      net (fanout=1)        0.302   U_ila_pro_0/U0/iDATA<33>
    SLICE_X72Y53.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<33>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.265ns logic, 0.302ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[17].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[17].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y69.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<17>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[17].U_DQ
    SLICE_X76Y68.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<17>
    SLICE_X76Y68.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<17>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[55].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[55].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y84.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<55>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[55].U_DQ
    SLICE_X76Y84.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<55>
    SLICE_X76Y84.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<55>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.382 - 0.292)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y70.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_6
    SLICE_X12Y70.BY      net (fanout=2)        0.345   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X12Y70.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_6 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.382 - 0.292)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_6 to ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y70.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_6
    SLICE_X12Y70.BY      net (fanout=2)        0.345   ftop/cp_wci_Vm_9_MData<6>
    SLICE_X12Y70.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<6>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.290ns logic, 0.345ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[19].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.045 - 0.039)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[19].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y80.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<19>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[19].U_DQ
    SLICE_X72Y81.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<19>
    SLICE_X72Y81.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<19>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.344 - 0.274)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y23.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X32Y22.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_7_MData<17>
    SLICE_X32Y22.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_16 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.338 - 0.261)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_16 to ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y155.YQ     Tcko                  0.419   ftop/cp/td<17>
                                                       ftop/cp/td_16
    SLICE_X16Y155.BY     net (fanout=2)        0.341   ftop/cp/td<16>
    SLICE_X16Y155.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<48>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_17 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.344 - 0.274)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_17 to ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y23.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<17>
                                                       ftop/cp/wci_reqF_q_0_17
    SLICE_X32Y22.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_7_MData<17>
    SLICE_X32Y22.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_16 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.338 - 0.261)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_16 to ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y155.YQ     Tcko                  0.419   ftop/cp/td<17>
                                                       ftop/cp/td_16
    SLICE_X16Y155.BY     net (fanout=2)        0.341   ftop/cp/td<16>
    SLICE_X16Y155.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<48>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem49.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_7 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.276 - 0.228)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_7 to ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y27.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_q_0_7
    SLICE_X22Y26.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<7>
    SLICE_X22Y26.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.576 - 0.495)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_34 to ftop/gbe0/gmac/txF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y134.YQ     Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<34>
                                                       ftop/gbe0/eRespF/data0_reg_34
    SLICE_X84Y136.BY     net (fanout=2)        0.354   ftop/gbe0/eRespF_D_OUT<34>
    SLICE_X84Y136.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txF/_varindex0000<34>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.289ns logic, 0.354ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_7 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.276 - 0.228)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_7 to ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y27.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<7>
                                                       ftop/cp/wci_reqF_q_0_7
    SLICE_X22Y26.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<7>
    SLICE_X22Y26.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.576 - 0.495)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_34 to ftop/gbe0/gmac/txF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y134.YQ     Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<34>
                                                       ftop/gbe0/eRespF/data0_reg_34
    SLICE_X84Y136.BY     net (fanout=2)        0.354   ftop/gbe0/eRespF_D_OUT<34>
    SLICE_X84Y136.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txF/_varindex0000<34>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.290ns logic, 0.354ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_11 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.277 - 0.239)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_11 to ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_1_q_0_11
    SLICE_X22Y81.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_9_MData<11>
    SLICE_X22Y81.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_11 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.277 - 0.239)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_11 to ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_1_q_0_11
    SLICE_X22Y81.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_9_MData<11>
    SLICE_X22Y81.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_12 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.336 - 0.310)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_12 to ftop/gbewrk/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y98.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<13>
                                                       ftop/cp/wci_reqF_1_q_0_12
    SLICE_X26Y98.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<12>
    SLICE_X26Y98.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_6 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.121 - 0.091)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_6 to ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y44.XQ      Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_6
                                                       ftop/pwrk/i2cC_vrReadData_6
    SLICE_X66Y43.BY      net (fanout=3)        0.338   ftop/pwrk/i2cC_vrReadData_6
    SLICE_X66Y43.CLK     Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<6>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.266ns logic, 0.338ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Location pin: SLICE_X8Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Location pin: SLICE_X8Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg1/SR
  Location pin: SLICE_X8Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg1/SR
  Location pin: SLICE_X8Y154.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_11/SR
  Location pin: SLICE_X12Y140.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_11/SR
  Location pin: SLICE_X12Y140.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_10/SR
  Location pin: SLICE_X12Y140.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_10/SR
  Location pin: SLICE_X12Y140.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X16Y151.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X16Y151.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X16Y151.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X16Y151.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_13/SR
  Location pin: SLICE_X16Y141.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_13/SR
  Location pin: SLICE_X16Y141.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_12/SR
  Location pin: SLICE_X16Y141.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_12/SR
  Location pin: SLICE_X16Y141.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X16Y148.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X16Y148.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X16Y148.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X16Y148.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      8.624ns|            0|            0|            2|       662679|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.283ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     17.248ns|          N/A|            0|            0|       662678|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.338|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.807|         |    3.641|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.248|         |         |         |
sys0_clkp      |   17.248|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.248|         |         |         |
sys0_clkp      |   17.248|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 678853 paths, 0 nets, and 31873 connections

Design statistics:
   Minimum period:  17.248ns{1}   (Maximum frequency:  57.978MHz)
   Maximum path delay from/to any node:   1.235ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep  8 11:06:30 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 606 MB



