--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml calc_project_top.twx calc_project_top.ncd -o
calc_project_top.twr calc_project_top.pcf

Design file:              calc_project_top.ncd
Physical constraint file: calc_project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 3565 paths analyzed, 1053 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.411ns.
--------------------------------------------------------------------------------

Paths for end point core_uut/state_FSM_FFd8 (SLICE_X24Y22.A6), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_L/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.350ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.426 - 0.452)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_L/state_FSM_FFd2 to core_uut/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.447   ee201_debouncer_L/state_FSM_FFd3
                                                       ee201_debouncer_L/state_FSM_FFd2
    SLICE_X25Y20.C1      net (fanout=10)       2.810   ee201_debouncer_L/state_FSM_FFd2
    SLICE_X25Y20.CMUX    Tilo                  0.313   core_uut/state_FSM_FFd7
                                                       core_uut/state_FSM_FFd8-In1
    SLICE_X24Y22.A6      net (fanout=1)        0.439   core_uut/state_FSM_FFd8-In1
    SLICE_X24Y22.CLK     Tas                   0.341   core_uut/state_FSM_FFd9
                                                       core_uut/state_FSM_FFd8-In2
                                                       core_uut/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      4.350ns (1.101ns logic, 3.249ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_R/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.119ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.426 - 0.446)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_R/state_FSM_FFd2 to core_uut/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.408   ee201_debouncer_R/state_FSM_FFd3
                                                       ee201_debouncer_R/state_FSM_FFd2
    SLICE_X25Y20.C5      net (fanout=10)       2.618   ee201_debouncer_R/state_FSM_FFd2
    SLICE_X25Y20.CMUX    Tilo                  0.313   core_uut/state_FSM_FFd7
                                                       core_uut/state_FSM_FFd8-In1
    SLICE_X24Y22.A6      net (fanout=1)        0.439   core_uut/state_FSM_FFd8-In1
    SLICE_X24Y22.CLK     Tas                   0.341   core_uut/state_FSM_FFd9
                                                       core_uut/state_FSM_FFd8-In2
                                                       core_uut/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (1.062ns logic, 3.057ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd9 (FF)
  Destination:          core_uut/state_FSM_FFd8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd9 to core_uut/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.BQ      Tcko                  0.408   core_uut/state_FSM_FFd9
                                                       core_uut/state_FSM_FFd9
    SLICE_X25Y20.C3      net (fanout=5)        0.670   core_uut/state_FSM_FFd9
    SLICE_X25Y20.CMUX    Tilo                  0.313   core_uut/state_FSM_FFd7
                                                       core_uut/state_FSM_FFd8-In1
    SLICE_X24Y22.A6      net (fanout=1)        0.439   core_uut/state_FSM_FFd8-In1
    SLICE_X24Y22.CLK     Tas                   0.341   core_uut/state_FSM_FFd9
                                                       core_uut/state_FSM_FFd8-In2
                                                       core_uut/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (1.062ns logic, 1.109ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/state_FSM_FFd10 (SLICE_X25Y20.D5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_L/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.432 - 0.452)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_L/state_FSM_FFd2 to core_uut/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.447   ee201_debouncer_L/state_FSM_FFd3
                                                       ee201_debouncer_L/state_FSM_FFd2
    SLICE_X25Y20.C1      net (fanout=10)       2.810   ee201_debouncer_L/state_FSM_FFd2
    SLICE_X25Y20.C       Tilo                  0.259   core_uut/state_FSM_FFd7
                                                       core_uut/state_FSM_FFd10-In1
    SLICE_X25Y20.D5      net (fanout=1)        0.209   core_uut/state_FSM_FFd10-In1
    SLICE_X25Y20.CLK     Tas                   0.227   core_uut/state_FSM_FFd7
                                                       core_uut/state_FSM_FFd10-In2
                                                       core_uut/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.933ns logic, 3.019ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_R/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.432 - 0.446)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_R/state_FSM_FFd2 to core_uut/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.408   ee201_debouncer_R/state_FSM_FFd3
                                                       ee201_debouncer_R/state_FSM_FFd2
    SLICE_X25Y20.C5      net (fanout=10)       2.618   ee201_debouncer_R/state_FSM_FFd2
    SLICE_X25Y20.C       Tilo                  0.259   core_uut/state_FSM_FFd7
                                                       core_uut/state_FSM_FFd10-In1
    SLICE_X25Y20.D5      net (fanout=1)        0.209   core_uut/state_FSM_FFd10-In1
    SLICE_X25Y20.CLK     Tas                   0.227   core_uut/state_FSM_FFd7
                                                       core_uut/state_FSM_FFd10-In2
                                                       core_uut/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      3.721ns (0.894ns logic, 2.827ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd9 (FF)
  Destination:          core_uut/state_FSM_FFd10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.150 - 0.153)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd9 to core_uut/state_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.BQ      Tcko                  0.408   core_uut/state_FSM_FFd9
                                                       core_uut/state_FSM_FFd9
    SLICE_X25Y20.C3      net (fanout=5)        0.670   core_uut/state_FSM_FFd9
    SLICE_X25Y20.C       Tilo                  0.259   core_uut/state_FSM_FFd7
                                                       core_uut/state_FSM_FFd10-In1
    SLICE_X25Y20.D5      net (fanout=1)        0.209   core_uut/state_FSM_FFd10-In1
    SLICE_X25Y20.CLK     Tas                   0.227   core_uut/state_FSM_FFd7
                                                       core_uut/state_FSM_FFd10-In2
                                                       core_uut/state_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.894ns logic, 0.879ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/state_FSM_FFd12 (SLICE_X24Y21.B4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_R/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.429 - 0.446)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_R/state_FSM_FFd2 to core_uut/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.408   ee201_debouncer_R/state_FSM_FFd3
                                                       ee201_debouncer_R/state_FSM_FFd2
    SLICE_X24Y21.A1      net (fanout=10)       2.744   ee201_debouncer_R/state_FSM_FFd2
    SLICE_X24Y21.A       Tilo                  0.205   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In_SW0
    SLICE_X24Y21.B4      net (fanout=1)        0.379   N13
    SLICE_X24Y21.CLK     Tas                   0.213   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In
                                                       core_uut/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (0.826ns logic, 3.123ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ee201_debouncer_L/state_FSM_FFd2 (FF)
  Destination:          core_uut/state_FSM_FFd12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.429 - 0.452)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ee201_debouncer_L/state_FSM_FFd2 to core_uut/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.447   ee201_debouncer_L/state_FSM_FFd3
                                                       ee201_debouncer_L/state_FSM_FFd2
    SLICE_X24Y21.A4      net (fanout=10)       2.469   ee201_debouncer_L/state_FSM_FFd2
    SLICE_X24Y21.A       Tilo                  0.205   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In_SW0
    SLICE_X24Y21.B4      net (fanout=1)        0.379   N13
    SLICE_X24Y21.CLK     Tas                   0.213   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In
                                                       core_uut/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.865ns logic, 2.848ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd12 (FF)
  Destination:          core_uut/state_FSM_FFd12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.597ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd12 to core_uut/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.BMUX    Tshcko                0.455   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12
    SLICE_X24Y21.A3      net (fanout=8)        0.345   core_uut/state_FSM_FFd12
    SLICE_X24Y21.A       Tilo                  0.205   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In_SW0
    SLICE_X24Y21.B4      net (fanout=1)        0.379   N13
    SLICE_X24Y21.CLK     Tas                   0.213   core_uut/state_FSM_FFd2
                                                       core_uut/state_FSM_FFd12-In
                                                       core_uut/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      1.597ns (0.873ns logic, 0.724ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_D/debounce_count_8 (SLICE_X20Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_D/debounce_count_8 (FF)
  Destination:          ee201_debouncer_D/debounce_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_D/debounce_count_8 to ee201_debouncer_D/debounce_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.200   ee201_debouncer_D/MCEN_count<3>
                                                       ee201_debouncer_D/debounce_count_8
    SLICE_X20Y46.A6      net (fanout=2)        0.023   ee201_debouncer_D/debounce_count<8>
    SLICE_X20Y46.CLK     Tah         (-Th)    -0.190   ee201_debouncer_D/MCEN_count<3>
                                                       ee201_debouncer_D/state[5]_GND_6_o_select_29_OUT<8>1
                                                       ee201_debouncer_D/debounce_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_R/debounce_count_8 (SLICE_X20Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_R/debounce_count_8 (FF)
  Destination:          ee201_debouncer_R/debounce_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_R/debounce_count_8 to ee201_debouncer_R/debounce_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.AQ      Tcko                  0.200   ee201_debouncer_R/MCEN_count<3>
                                                       ee201_debouncer_R/debounce_count_8
    SLICE_X20Y54.A6      net (fanout=2)        0.026   ee201_debouncer_R/debounce_count<8>
    SLICE_X20Y54.CLK     Tah         (-Th)    -0.190   ee201_debouncer_R/MCEN_count<3>
                                                       ee201_debouncer_R/state[5]_GND_6_o_select_29_OUT<8>1
                                                       ee201_debouncer_R/debounce_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/state_FSM_FFd11 (SLICE_X24Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/state_FSM_FFd11 (FF)
  Destination:          core_uut/state_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/state_FSM_FFd11 to core_uut/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.AQ      Tcko                  0.200   core_uut/state_FSM_FFd14
                                                       core_uut/state_FSM_FFd11
    SLICE_X24Y23.A6      net (fanout=7)        0.037   core_uut/state_FSM_FFd11
    SLICE_X24Y23.CLK     Tah         (-Th)    -0.190   core_uut/state_FSM_FFd14
                                                       core_uut/state_FSM_FFd11-In
                                                       core_uut/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIV_CLK<3>/CLK
  Logical resource: DIV_CLK_0/CK
  Location pin: SLICE_X24Y10.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X24Y10.SR
  Clock network: BtnU_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    4.411|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3565 paths, 0 nets, and 1270 connections

Design statistics:
   Minimum period:   4.411ns{1}   (Maximum frequency: 226.706MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 04 22:48:18 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



