-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity color_mapping_log_generic_float_s_log0_lut_table_ap_fixed_float_0_5_64_array_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 49; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 64
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of color_mapping_log_generic_float_s_log0_lut_table_ap_fixed_float_0_5_64_array_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "1111111101111100000111101111110101011001001111101", 1 => "1111111101111100000111101111110101011001001111101", 2 => "1111111101111100000111101111110101011001001111101", 3 => "0000011110011100110011011100001001001100111000010", 
    4 => "0000011110011100110011011100001001001100111000010", 5 => "0001000000000001101101111011001011110111011110001", 6 => "0001000000000001101101111011001011110111011110001", 7 => "0001100010101111011111010101101010110010100010000", 
    8 => "0001100010101111011111010101101010110010100010000", 9 => "0001100010101111011111010101101010110010100010000", 10 => "0010000110101011001111000000000110101001000001111", 11 => "0010000110101011001111000000000110101001000001111", 
    12 => "0010101011111010100111111101010000000001101110100", 13 => "0010101011111010100111111101010000000001101110100", 14 => "0010101011111010100111111101010000000001101110100", 15 => "0011010010100011111110010111011001101110111100101", 
    16 => "0011010010100011111110010111011001101110111100101", 17 => "0011010010100011111110010111011001101110111100101", 18 => "0011111010101110010101111101011011000000101001011", 19 => "0011111010101110010101111101011011000000101001011", 
    20 => "0011111010101110010101111101011011000000101001011", 21 => "0011111010101110010101111101011011000000101001011", 22 => "0100100100100001101001110100001000101100101011010", 23 => "0100100100100001101001110100001000101100101011010", 
    24 => "0100100100100001101001110100001000101100101011010", 25 => "0100100100100001101001110100001000101100101011010", 26 => "0101010000000110110101110001101000111011110011100", 27 => "0101010000000110110101110001101000111011110011100", 
    28 => "0101010000000110110101110001101000111011110011100", 29 => "0101010000000110110101110001101000111011110011100", 30 => "0101111101101000000001111110110010111001100100110", 31 => "0101111101101000000001111110110010111001100100110", 
    32 => "1011001111011000100101000001000111010100110010100", 33 => "1011001111011000100101000001000111010100110010100", 34 => "1011100111011110101011000100111010101010101001101", 35 => "1011100111011110101011000100111010101010101001101", 
    36 => "1100000000001001111011100010001010011100110000101", 37 => "1100000000001001111011100010001010011100110000101", 38 => "1100000000001001111011100010001010011100110000101", 39 => "1100011001011100001011110110111000100100000010101", 
    40 => "1100011001011100001011110110111000100100000010101", 41 => "1100011001011100001011110110111000100100000010101", 42 => "1100110011010111011010011100001101110000100100010", 43 => "1100110011010111011010011100001101110000100100010", 
    44 => "1101001101111101101111100001110000001010000101110", 45 => "1101001101111101101111100001110000001010000101110", 46 => "1101001101111101101111100001110000001010000101110", 47 => "1101101001010001011110010000110100011001010101001", 
    48 => "1101101001010001011110010000110100011001010101001", 49 => "1101101001010001011110010000110100011001010101001", 50 => "1110000101010101000101111000111100101110010011000", 51 => "1110000101010101000101111000111100101110010011000", 
    52 => "1110000101010101000101111000111100101110010011000", 53 => "1110000101010101000101111000111100101110010011000", 54 => "1110100010001011010011000111001001110011110100111", 55 => "1110100010001011010011000111001001110011110100111", 
    56 => "1110100010001011010011000111001001110011110100111", 57 => "1110111111110111000001101001110101010000100011011", 58 => "1110111111110111000001101001110101010000100011011", 59 => "1110111111110111000001101001110101010000100011011", 
    60 => "1110111111110111000001101001110101010000100011011", 61 => "1111011110011011011110000011100110111011001100100", 62 => "1111011110011011011110000011100110111011001100100", 63 => "1111011110011011011110000011100110111011001100100");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

