chip {
    io: [
        output,
        output,
        output,
        output,
    ],
    cabs: [
        cab 1 with clocks 1, - {
            cams: [
                GainInv as gain1 {},
                GainInv as gain2 {},
            ]
        },
        cab 2 with clocks 1, - {
            cams: [
                GainInv as gain3 {},
                GainInv as gain4 {},
            ]
        },
        cab 3 with clocks 1, - {
            cams: [
                GainInv as gain5 {},
                GainInv as gain6 {},
            ]
        },
        cab 4 with clocks 1, - {
            cams: [
                GainInv as gain7 {},
                GainInv as gain8 {},
            ]
        }
    ],
    routing: [
        gain1 -> io1,
        gain4 -> io2,
        gain5 -> io4,
        gain7 -> io3,
    ]
}
