{:input (genetic.representation/genetic-representation "../mediumcorpus/57731.632A9A51.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_13, wire1_16, wire2_19, wire3_22, wire4_12, wire5_15, wire6_18, wire7_21);\n  wire \\:missing_edge ;\n  input wire0_13;\n  wire wire0_13;\n  wire wire10;\n  wire wire11_12;\n  wire wire11_13;\n  wire wire14_15;\n  wire wire14_16;\n  wire wire17_18;\n  wire wire17_19;\n  input wire1_16;\n  wire wire1_16;\n  wire wire20_21;\n  wire wire20_22;\n  input wire2_19;\n  wire wire2_19;\n  input wire3_22;\n  wire wire3_22;\n  output wire4_12;\n  wire wire4_12;\n  output wire5_15;\n  wire wire5_15;\n  output wire6_18;\n  wire wire6_18;\n  output wire7_21;\n  wire wire7_21;\n  wire wire8;\n  wire wire9;\n  assign wire8 = 1'h0;\n  assign wire9 = 1'h1;\n  assign wire10 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire20_22 = wire3_22;\n  assign wire7_21 = wire20_21;\n  assign wire20_21 = wire20_22;\n  assign wire17_19 = wire2_19;\n  assign wire6_18 = wire17_18;\n  assign wire17_18 = wire17_19;\n  assign wire14_16 = wire1_16;\n  assign wire5_15 = wire14_15;\n  assign wire14_15 = wire14_16;\n  assign wire11_13 = wire0_13;\n  assign wire4_12 = wire11_12;\n  assign wire11_12 = wire11_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:3.1-48.10\" *)\nmodule postsynth(wire0_13, wire1_16, wire2_19, wire3_22, wire4_12, wire5_15, wire6_18, wire7_21);\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:5.9-5.17\" *)\n  input wire0_13;\n  wire wire0_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:7.8-7.14\" *)\n  wire wire10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:8.8-8.17\" *)\n  wire wire11_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:9.8-9.17\" *)\n  wire wire11_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:10.8-10.17\" *)\n  wire wire14_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:11.8-11.17\" *)\n  wire wire14_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:12.8-12.17\" *)\n  wire wire17_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:13.8-13.17\" *)\n  wire wire17_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:14.9-14.17\" *)\n  input wire1_16;\n  wire wire1_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:16.8-16.17\" *)\n  wire wire20_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:17.8-17.17\" *)\n  wire wire20_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:18.9-18.17\" *)\n  input wire2_19;\n  wire wire2_19;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:20.9-20.17\" *)\n  input wire3_22;\n  wire wire3_22;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:22.10-22.18\" *)\n  output wire4_12;\n  wire wire4_12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:24.10-24.18\" *)\n  output wire5_15;\n  wire wire5_15;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:26.10-26.18\" *)\n  output wire6_18;\n  wire wire6_18;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:28.10-28.18\" *)\n  output wire7_21;\n  wire wire7_21;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:30.8-30.13\" *)\n  wire wire8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/34805D85.v:31.8-31.13\" *)\n  wire wire9;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10 = 1'h0;\n  assign wire11_12 = wire0_13;\n  assign wire11_13 = wire0_13;\n  assign wire14_15 = wire1_16;\n  assign wire14_16 = wire1_16;\n  assign wire17_18 = wire2_19;\n  assign wire17_19 = wire2_19;\n  assign wire20_21 = wire3_22;\n  assign wire20_22 = wire3_22;\n  assign wire4_12 = wire0_13;\n  assign wire5_15 = wire1_16;\n  assign wire6_18 = wire2_19;\n  assign wire7_21 = wire3_22;\n  assign wire8 = 1'h0;\n  assign wire9 = 1'h1;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}