INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator\accelerator.hlsrun_csim_summary, at 10/20/24 17:26:48
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator -config C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg -cmdlineconfig C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Oct 20 17:26:51 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'dy32' on host 'ryn-b10-pc-12.ad.rice.edu' (Windows NT_amd64 version 10.0) on Sun Oct 20 17:26:52 -0500 2024
INFO: [HLS 200-10] In directory 'C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test'
INFO: [HLS 200-2005] Using work_dir C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/accelerator 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/accelerator.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/act_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/act_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/array.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/array.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/bias_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/bias_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/error_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/error_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM-2024-2025/RTL_test/weight_pe.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/GIM-2024-2025/RTL_test/weight_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM-2024-2025/RTL_test/main.cpp' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM-2024-2025/RTL_test/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1465] Applying ini 'clock=33MHz' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(15)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30.303ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(16)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM-2024-2025/RTL_test/bias_pe_rtl_test/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../main.cpp in debug mode
csim.mk:88: recipe for target 'obj/main.o' failed
In file included from ../../../../../main.cpp:2:
In file included from ../../../../../gim_model.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
In file included from ../../../../../main.cpp:2:
../../../../../gim_model.h:74:30: error: expected ';' after top level declarator
                                fixed_16 return_array[2])
                                                         ^
                                                         ;
1 warning and 1 error generated.
make: *** [obj/main.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.777 seconds; peak allocated memory: 142.098 MB.
