
serila com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cb8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08005e48  08005e48  00006e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006244  08006244  00008098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006244  08006244  00007244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800624c  0800624c  00008098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800624c  0800624c  0000724c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006250  08006250  00007250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  08006254  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a24  20000098  080062ec  00008098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000abc  080062ec  00008abc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2b7  00000000  00000000  000080c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022d7  00000000  00000000  0001537f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b08  00000000  00000000  00017658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000869  00000000  00000000  00018160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026d8a  00000000  00000000  000189c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cff0  00000000  00000000  0003f753  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9b5d  00000000  00000000  0004c743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001362a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000378c  00000000  00000000  001362e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  00139a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005e30 	.word	0x08005e30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	08005e30 	.word	0x08005e30

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <filesystem_init>:
    "BLUE",
    "clear",
    NULL // Sentinel value to mark the end of the array
};

void filesystem_init(void) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
    // Initialize the root directory
    strncpy(root_dir.name, "/", MAX_FILENAME_SIZE);
 80005d0:	2210      	movs	r2, #16
 80005d2:	490a      	ldr	r1, [pc, #40]	@ (80005fc <filesystem_init+0x30>)
 80005d4:	480a      	ldr	r0, [pc, #40]	@ (8000600 <filesystem_init+0x34>)
 80005d6:	f004 fc2c 	bl	8004e32 <strncpy>
    root_dir.parent = &root_dir; // Root's parent is itself
 80005da:	4b09      	ldr	r3, [pc, #36]	@ (8000600 <filesystem_init+0x34>)
 80005dc:	4a08      	ldr	r2, [pc, #32]	@ (8000600 <filesystem_init+0x34>)
 80005de:	611a      	str	r2, [r3, #16]
    root_dir.subdirs = NULL;
 80005e0:	4b07      	ldr	r3, [pc, #28]	@ (8000600 <filesystem_init+0x34>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	615a      	str	r2, [r3, #20]
    root_dir.files = NULL;
 80005e6:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <filesystem_init+0x34>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	619a      	str	r2, [r3, #24]
    root_dir.next = NULL;
 80005ec:	4b04      	ldr	r3, [pc, #16]	@ (8000600 <filesystem_init+0x34>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	61da      	str	r2, [r3, #28]

    // Set the current directory to root
    current_dir = &root_dir;
 80005f2:	4b04      	ldr	r3, [pc, #16]	@ (8000604 <filesystem_init+0x38>)
 80005f4:	4a02      	ldr	r2, [pc, #8]	@ (8000600 <filesystem_init+0x34>)
 80005f6:	601a      	str	r2, [r3, #0]
}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	08005e8c 	.word	0x08005e8c
 8000600:	200000b4 	.word	0x200000b4
 8000604:	200000d4 	.word	0x200000d4

08000608 <fs_get_cwd_path>:

void set_current_dir(Directory* dir) {
    current_dir = dir;
}

void fs_get_cwd_path(char* buf, int size) {
 8000608:	b580      	push	{r7, lr}
 800060a:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 800060e:	af02      	add	r7, sp, #8
 8000610:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000614:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000618:	6018      	str	r0, [r3, #0]
 800061a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800061e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000622:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 8000624:	4b2a      	ldr	r3, [pc, #168]	@ (80006d0 <fs_get_cwd_path+0xc8>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a2a      	ldr	r2, [pc, #168]	@ (80006d4 <fs_get_cwd_path+0xcc>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d10d      	bne.n	800064a <fs_get_cwd_path+0x42>
        snprintf(buf, size, "/");
 800062e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000632:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000636:	6819      	ldr	r1, [r3, #0]
 8000638:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800063c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000640:	4a25      	ldr	r2, [pc, #148]	@ (80006d8 <fs_get_cwd_path+0xd0>)
 8000642:	6818      	ldr	r0, [r3, #0]
 8000644:	f004 fb62 	bl	8004d0c <sniprintf>
 8000648:	e03e      	b.n	80006c8 <fs_get_cwd_path+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 800064a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800064e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000652:	4618      	mov	r0, r3
 8000654:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000658:	461a      	mov	r2, r3
 800065a:	2100      	movs	r1, #0
 800065c:	f004 fbcf 	bl	8004dfe <memset>
    Directory* dir = current_dir;
 8000660:	4b1b      	ldr	r3, [pc, #108]	@ (80006d0 <fs_get_cwd_path+0xc8>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 8000668:	e01a      	b.n	80006a0 <fs_get_cwd_path+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 800066a:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 800066e:	f107 000c 	add.w	r0, r7, #12
 8000672:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000676:	9300      	str	r3, [sp, #0]
 8000678:	4613      	mov	r3, r2
 800067a:	4a18      	ldr	r2, [pc, #96]	@ (80006dc <fs_get_cwd_path+0xd4>)
 800067c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000680:	f004 fb44 	bl	8004d0c <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 8000684:	f107 010c 	add.w	r1, r7, #12
 8000688:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800068c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000690:	4618      	mov	r0, r3
 8000692:	f004 fbce 	bl	8004e32 <strncpy>
        dir = dir->parent;
 8000696:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800069a:	691b      	ldr	r3, [r3, #16]
 800069c:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 80006a0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80006a4:	4a0b      	ldr	r2, [pc, #44]	@ (80006d4 <fs_get_cwd_path+0xcc>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d1df      	bne.n	800066a <fs_get_cwd_path+0x62>
    }

    snprintf(buf, size, "%s", path);
 80006aa:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80006ae:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80006b2:	6819      	ldr	r1, [r3, #0]
 80006b4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80006b8:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 80006bc:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 80006c0:	4a07      	ldr	r2, [pc, #28]	@ (80006e0 <fs_get_cwd_path+0xd8>)
 80006c2:	6800      	ldr	r0, [r0, #0]
 80006c4:	f004 fb22 	bl	8004d0c <sniprintf>
}
 80006c8:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	200000d4 	.word	0x200000d4
 80006d4:	200000b4 	.word	0x200000b4
 80006d8:	08005e8c 	.word	0x08005e8c
 80006dc:	08005e90 	.word	0x08005e90
 80006e0:	08005e98 	.word	0x08005e98

080006e4 <fs_pwd>:

void fs_pwd(char* buf, int size) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80006ea:	af02      	add	r7, sp, #8
 80006ec:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80006f0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80006f4:	6018      	str	r0, [r3, #0]
 80006f6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80006fa:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80006fe:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 8000700:	4b2a      	ldr	r3, [pc, #168]	@ (80007ac <fs_pwd+0xc8>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a2a      	ldr	r2, [pc, #168]	@ (80007b0 <fs_pwd+0xcc>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d10d      	bne.n	8000726 <fs_pwd+0x42>
        snprintf(buf, size, "/\r\n");
 800070a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800070e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000712:	6819      	ldr	r1, [r3, #0]
 8000714:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000718:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800071c:	4a25      	ldr	r2, [pc, #148]	@ (80007b4 <fs_pwd+0xd0>)
 800071e:	6818      	ldr	r0, [r3, #0]
 8000720:	f004 faf4 	bl	8004d0c <sniprintf>
 8000724:	e03e      	b.n	80007a4 <fs_pwd+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 8000726:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800072a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800072e:	4618      	mov	r0, r3
 8000730:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000734:	461a      	mov	r2, r3
 8000736:	2100      	movs	r1, #0
 8000738:	f004 fb61 	bl	8004dfe <memset>
    Directory* dir = current_dir;
 800073c:	4b1b      	ldr	r3, [pc, #108]	@ (80007ac <fs_pwd+0xc8>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 8000744:	e01a      	b.n	800077c <fs_pwd+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 8000746:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 800074a:	f107 000c 	add.w	r0, r7, #12
 800074e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000752:	9300      	str	r3, [sp, #0]
 8000754:	4613      	mov	r3, r2
 8000756:	4a18      	ldr	r2, [pc, #96]	@ (80007b8 <fs_pwd+0xd4>)
 8000758:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800075c:	f004 fad6 	bl	8004d0c <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 8000760:	f107 010c 	add.w	r1, r7, #12
 8000764:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000768:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800076c:	4618      	mov	r0, r3
 800076e:	f004 fb60 	bl	8004e32 <strncpy>
        dir = dir->parent;
 8000772:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000776:	691b      	ldr	r3, [r3, #16]
 8000778:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 800077c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000780:	4a0b      	ldr	r2, [pc, #44]	@ (80007b0 <fs_pwd+0xcc>)
 8000782:	4293      	cmp	r3, r2
 8000784:	d1df      	bne.n	8000746 <fs_pwd+0x62>
    }

    snprintf(buf, size, "%s\r\n", path);
 8000786:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800078a:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800078e:	6819      	ldr	r1, [r3, #0]
 8000790:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000794:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 8000798:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 800079c:	4a07      	ldr	r2, [pc, #28]	@ (80007bc <fs_pwd+0xd8>)
 800079e:	6800      	ldr	r0, [r0, #0]
 80007a0:	f004 fab4 	bl	8004d0c <sniprintf>
}
 80007a4:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	200000d4 	.word	0x200000d4
 80007b0:	200000b4 	.word	0x200000b4
 80007b4:	08005e9c 	.word	0x08005e9c
 80007b8:	08005e90 	.word	0x08005e90
 80007bc:	08005ea0 	.word	0x08005ea0

080007c0 <fs_ls>:

void fs_ls(char* buf, int size) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
    Directory* dir;
    File* file;
    int offset = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	60fb      	str	r3, [r7, #12]

    // List subdirectories
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 80007ce:	4b20      	ldr	r3, [pc, #128]	@ (8000850 <fs_ls+0x90>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	695b      	ldr	r3, [r3, #20]
 80007d4:	617b      	str	r3, [r7, #20]
 80007d6:	e011      	b.n	80007fc <fs_ls+0x3c>
        offset += snprintf(buf + offset, size - offset, "d %s\r\n", dir->name);
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	18d0      	adds	r0, r2, r3
 80007de:	683a      	ldr	r2, [r7, #0]
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	1ad3      	subs	r3, r2, r3
 80007e4:	4619      	mov	r1, r3
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	4a1a      	ldr	r2, [pc, #104]	@ (8000854 <fs_ls+0x94>)
 80007ea:	f004 fa8f 	bl	8004d0c <sniprintf>
 80007ee:	4602      	mov	r2, r0
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	4413      	add	r3, r2
 80007f4:	60fb      	str	r3, [r7, #12]
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	69db      	ldr	r3, [r3, #28]
 80007fa:	617b      	str	r3, [r7, #20]
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d1ea      	bne.n	80007d8 <fs_ls+0x18>
    }

    // List files
    for (file = current_dir->files; file != NULL; file = file->next) {
 8000802:	4b13      	ldr	r3, [pc, #76]	@ (8000850 <fs_ls+0x90>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	613b      	str	r3, [r7, #16]
 800080a:	e011      	b.n	8000830 <fs_ls+0x70>
        offset += snprintf(buf + offset, size - offset, "f %s\r\n", file->name);
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	18d0      	adds	r0, r2, r3
 8000812:	683a      	ldr	r2, [r7, #0]
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	1ad3      	subs	r3, r2, r3
 8000818:	4619      	mov	r1, r3
 800081a:	693b      	ldr	r3, [r7, #16]
 800081c:	4a0e      	ldr	r2, [pc, #56]	@ (8000858 <fs_ls+0x98>)
 800081e:	f004 fa75 	bl	8004d0c <sniprintf>
 8000822:	4602      	mov	r2, r0
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	4413      	add	r3, r2
 8000828:	60fb      	str	r3, [r7, #12]
    for (file = current_dir->files; file != NULL; file = file->next) {
 800082a:	693b      	ldr	r3, [r7, #16]
 800082c:	699b      	ldr	r3, [r3, #24]
 800082e:	613b      	str	r3, [r7, #16]
 8000830:	693b      	ldr	r3, [r7, #16]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d1ea      	bne.n	800080c <fs_ls+0x4c>
    }

    if (offset == 0) {
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d105      	bne.n	8000848 <fs_ls+0x88>
        snprintf(buf, size, "\r\n");
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	4a07      	ldr	r2, [pc, #28]	@ (800085c <fs_ls+0x9c>)
 8000840:	4619      	mov	r1, r3
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f004 fa62 	bl	8004d0c <sniprintf>
    }
}
 8000848:	bf00      	nop
 800084a:	3718      	adds	r7, #24
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200000d4 	.word	0x200000d4
 8000854:	08005ea8 	.word	0x08005ea8
 8000858:	08005eb0 	.word	0x08005eb0
 800085c:	08005eb8 	.word	0x08005eb8

08000860 <fs_mkdir>:

int fs_mkdir(char* name) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d009      	beq.n	8000882 <fs_mkdir+0x22>
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d005      	beq.n	8000882 <fs_mkdir+0x22>
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f7ff fcb4 	bl	80001e4 <strlen>
 800087c:	4603      	mov	r3, r0
 800087e:	2b0f      	cmp	r3, #15
 8000880:	d902      	bls.n	8000888 <fs_mkdir+0x28>
        return -1; // Invalid name
 8000882:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000886:	e03a      	b.n	80008fe <fs_mkdir+0x9e>
    }

    // Check if a directory with the same name already exists
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8000888:	4b1f      	ldr	r3, [pc, #124]	@ (8000908 <fs_mkdir+0xa8>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	695b      	ldr	r3, [r3, #20]
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	e00d      	b.n	80008ae <fs_mkdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	6879      	ldr	r1, [r7, #4]
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fc9a 	bl	80001d0 <strcmp>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d102      	bne.n	80008a8 <fs_mkdir+0x48>
            return -2; // Directory already exists
 80008a2:	f06f 0301 	mvn.w	r3, #1
 80008a6:	e02a      	b.n	80008fe <fs_mkdir+0x9e>
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	69db      	ldr	r3, [r3, #28]
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d1ee      	bne.n	8000892 <fs_mkdir+0x32>
        }
    }

    Directory* new_dir = (Directory*)malloc(sizeof(Directory));
 80008b4:	2020      	movs	r0, #32
 80008b6:	f004 f8a9 	bl	8004a0c <malloc>
 80008ba:	4603      	mov	r3, r0
 80008bc:	60bb      	str	r3, [r7, #8]
    if (new_dir == NULL) {
 80008be:	68bb      	ldr	r3, [r7, #8]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d102      	bne.n	80008ca <fs_mkdir+0x6a>
        return -3; // Malloc failed
 80008c4:	f06f 0302 	mvn.w	r3, #2
 80008c8:	e019      	b.n	80008fe <fs_mkdir+0x9e>
    }

    strncpy(new_dir->name, name, MAX_FILENAME_SIZE);
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	2210      	movs	r2, #16
 80008ce:	6879      	ldr	r1, [r7, #4]
 80008d0:	4618      	mov	r0, r3
 80008d2:	f004 faae 	bl	8004e32 <strncpy>
    new_dir->parent = current_dir;
 80008d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000908 <fs_mkdir+0xa8>)
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	611a      	str	r2, [r3, #16]
    new_dir->subdirs = NULL;
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	2200      	movs	r2, #0
 80008e2:	615a      	str	r2, [r3, #20]
    new_dir->files = NULL;
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	2200      	movs	r2, #0
 80008e8:	619a      	str	r2, [r3, #24]

    // Add to the list of subdirectories
    new_dir->next = current_dir->subdirs;
 80008ea:	4b07      	ldr	r3, [pc, #28]	@ (8000908 <fs_mkdir+0xa8>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	695a      	ldr	r2, [r3, #20]
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	61da      	str	r2, [r3, #28]
    current_dir->subdirs = new_dir;
 80008f4:	4b04      	ldr	r3, [pc, #16]	@ (8000908 <fs_mkdir+0xa8>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	68ba      	ldr	r2, [r7, #8]
 80008fa:	615a      	str	r2, [r3, #20]

    return 0; // Success
 80008fc:	2300      	movs	r3, #0
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3710      	adds	r7, #16
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	200000d4 	.word	0x200000d4

0800090c <fs_cd>:

int fs_cd(char* name) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d003      	beq.n	8000922 <fs_cd+0x16>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d102      	bne.n	8000928 <fs_cd+0x1c>
        return -1; // Invalid name
 8000922:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000926:	e02c      	b.n	8000982 <fs_cd+0x76>
    }

    if (strcmp(name, "..") == 0) {
 8000928:	4918      	ldr	r1, [pc, #96]	@ (800098c <fs_cd+0x80>)
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	f7ff fc50 	bl	80001d0 <strcmp>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d10b      	bne.n	800094e <fs_cd+0x42>
        if (current_dir->parent != NULL) {
 8000936:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <fs_cd+0x84>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	691b      	ldr	r3, [r3, #16]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d004      	beq.n	800094a <fs_cd+0x3e>
            current_dir = current_dir->parent;
 8000940:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <fs_cd+0x84>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	691b      	ldr	r3, [r3, #16]
 8000946:	4a12      	ldr	r2, [pc, #72]	@ (8000990 <fs_cd+0x84>)
 8000948:	6013      	str	r3, [r2, #0]
        }
        return 0; // Success
 800094a:	2300      	movs	r3, #0
 800094c:	e019      	b.n	8000982 <fs_cd+0x76>
    }

    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 800094e:	4b10      	ldr	r3, [pc, #64]	@ (8000990 <fs_cd+0x84>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	695b      	ldr	r3, [r3, #20]
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	e00f      	b.n	8000978 <fs_cd+0x6c>
        if (strcmp(dir->name, name) == 0) {
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	6879      	ldr	r1, [r7, #4]
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fc37 	bl	80001d0 <strcmp>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d104      	bne.n	8000972 <fs_cd+0x66>
            current_dir = dir;
 8000968:	4a09      	ldr	r2, [pc, #36]	@ (8000990 <fs_cd+0x84>)
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	6013      	str	r3, [r2, #0]
            return 0; // Success
 800096e:	2300      	movs	r3, #0
 8000970:	e007      	b.n	8000982 <fs_cd+0x76>
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	69db      	ldr	r3, [r3, #28]
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d1ec      	bne.n	8000958 <fs_cd+0x4c>
        }
    }

    return -2; // Directory not found
 800097e:	f06f 0301 	mvn.w	r3, #1
}
 8000982:	4618      	mov	r0, r3
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	08005ebc 	.word	0x08005ebc
 8000990:	200000d4 	.word	0x200000d4

08000994 <fs_rmdir>:

int fs_rmdir(char* name) {
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d003      	beq.n	80009aa <fs_rmdir+0x16>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d102      	bne.n	80009b0 <fs_rmdir+0x1c>
        return -1; // Invalid name
 80009aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009ae:	e03d      	b.n	8000a2c <fs_rmdir+0x98>
    }

    Directory* dir_to_remove = NULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
    Directory* prev_dir = NULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	613b      	str	r3, [r7, #16]

    // Find the directory to remove
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 80009b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000a34 <fs_rmdir+0xa0>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	695b      	ldr	r3, [r3, #20]
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	e00f      	b.n	80009e2 <fs_rmdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	6879      	ldr	r1, [r7, #4]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f7ff fc02 	bl	80001d0 <strcmp>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d102      	bne.n	80009d8 <fs_rmdir+0x44>
            dir_to_remove = dir;
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	617b      	str	r3, [r7, #20]
            break;
 80009d6:	e007      	b.n	80009e8 <fs_rmdir+0x54>
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	69db      	ldr	r3, [r3, #28]
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d1ec      	bne.n	80009c2 <fs_rmdir+0x2e>
        }
    }

    if (dir_to_remove == NULL) {
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d102      	bne.n	80009f4 <fs_rmdir+0x60>
        return -2; // Directory not found
 80009ee:	f06f 0301 	mvn.w	r3, #1
 80009f2:	e01b      	b.n	8000a2c <fs_rmdir+0x98>
    }

    if (dir_to_remove->subdirs != NULL || dir_to_remove->files != NULL) {
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	695b      	ldr	r3, [r3, #20]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d103      	bne.n	8000a04 <fs_rmdir+0x70>
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	699b      	ldr	r3, [r3, #24]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d002      	beq.n	8000a0a <fs_rmdir+0x76>
        return -3; // Directory not empty
 8000a04:	f06f 0302 	mvn.w	r3, #2
 8000a08:	e010      	b.n	8000a2c <fs_rmdir+0x98>
    }

    // Remove the directory from the list
    if (prev_dir == NULL) {
 8000a0a:	693b      	ldr	r3, [r7, #16]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d105      	bne.n	8000a1c <fs_rmdir+0x88>
        current_dir->subdirs = dir_to_remove->next;
 8000a10:	4b08      	ldr	r3, [pc, #32]	@ (8000a34 <fs_rmdir+0xa0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	697a      	ldr	r2, [r7, #20]
 8000a16:	69d2      	ldr	r2, [r2, #28]
 8000a18:	615a      	str	r2, [r3, #20]
 8000a1a:	e003      	b.n	8000a24 <fs_rmdir+0x90>
    } else {
        prev_dir->next = dir_to_remove->next;
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	69da      	ldr	r2, [r3, #28]
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	61da      	str	r2, [r3, #28]
    }

    free(dir_to_remove);
 8000a24:	6978      	ldr	r0, [r7, #20]
 8000a26:	f003 fff9 	bl	8004a1c <free>

    return 0; // Success
 8000a2a:	2300      	movs	r3, #0
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3718      	adds	r7, #24
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	200000d4 	.word	0x200000d4

08000a38 <fs_touch>:

int fs_touch(char* name) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d009      	beq.n	8000a5a <fs_touch+0x22>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d005      	beq.n	8000a5a <fs_touch+0x22>
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff fbc8 	bl	80001e4 <strlen>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b0f      	cmp	r3, #15
 8000a58:	d902      	bls.n	8000a60 <fs_touch+0x28>
        return -1; // Invalid name
 8000a5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a5e:	e036      	b.n	8000ace <fs_touch+0x96>
    }

    // Check if a file with the same name already exists
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000a60:	4b1d      	ldr	r3, [pc, #116]	@ (8000ad8 <fs_touch+0xa0>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	699b      	ldr	r3, [r3, #24]
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	e00d      	b.n	8000a86 <fs_touch+0x4e>
        if (strcmp(file->name, name) == 0) {
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	6879      	ldr	r1, [r7, #4]
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fbae 	bl	80001d0 <strcmp>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d102      	bne.n	8000a80 <fs_touch+0x48>
            return -2; // File already exists
 8000a7a:	f06f 0301 	mvn.w	r3, #1
 8000a7e:	e026      	b.n	8000ace <fs_touch+0x96>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	699b      	ldr	r3, [r3, #24]
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d1ee      	bne.n	8000a6a <fs_touch+0x32>
        }
    }

    File* new_file = (File*)malloc(sizeof(File));
 8000a8c:	201c      	movs	r0, #28
 8000a8e:	f003 ffbd 	bl	8004a0c <malloc>
 8000a92:	4603      	mov	r3, r0
 8000a94:	60bb      	str	r3, [r7, #8]
    if (new_file == NULL) {
 8000a96:	68bb      	ldr	r3, [r7, #8]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d102      	bne.n	8000aa2 <fs_touch+0x6a>
        return -3; // Malloc failed
 8000a9c:	f06f 0302 	mvn.w	r3, #2
 8000aa0:	e015      	b.n	8000ace <fs_touch+0x96>
    }

    strncpy(new_file->name, name, MAX_FILENAME_SIZE);
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	2210      	movs	r2, #16
 8000aa6:	6879      	ldr	r1, [r7, #4]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f004 f9c2 	bl	8004e32 <strncpy>
    new_file->data = NULL;
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	611a      	str	r2, [r3, #16]
    new_file->size = 0;
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	615a      	str	r2, [r3, #20]

    // Add to the list of files
    new_file->next = current_dir->files;
 8000aba:	4b07      	ldr	r3, [pc, #28]	@ (8000ad8 <fs_touch+0xa0>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	699a      	ldr	r2, [r3, #24]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	619a      	str	r2, [r3, #24]
    current_dir->files = new_file;
 8000ac4:	4b04      	ldr	r3, [pc, #16]	@ (8000ad8 <fs_touch+0xa0>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	68ba      	ldr	r2, [r7, #8]
 8000aca:	619a      	str	r2, [r3, #24]

    return 0; // Success
 8000acc:	2300      	movs	r3, #0
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	200000d4 	.word	0x200000d4

08000adc <fs_cat>:

int fs_cat(char* name) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d003      	beq.n	8000af2 <fs_cat+0x16>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d102      	bne.n	8000af8 <fs_cat+0x1c>
        return -1; // Invalid name
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000af6:	e016      	b.n	8000b26 <fs_cat+0x4a>
    }

    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000af8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b30 <fs_cat+0x54>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	699b      	ldr	r3, [r3, #24]
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	e00c      	b.n	8000b1c <fs_cat+0x40>
        if (strcmp(file->name, name) == 0) {
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	6879      	ldr	r1, [r7, #4]
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fb62 	bl	80001d0 <strcmp>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d101      	bne.n	8000b16 <fs_cat+0x3a>
            if (file->size == 0) {
                // For now, we just print a message for empty files
                // Later, we would print file->data
            }
            return 0; // Success
 8000b12:	2300      	movs	r3, #0
 8000b14:	e007      	b.n	8000b26 <fs_cat+0x4a>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	699b      	ldr	r3, [r3, #24]
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d1ef      	bne.n	8000b02 <fs_cat+0x26>
        }
    }

    return -2; // File not found
 8000b22:	f06f 0301 	mvn.w	r3, #1
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3710      	adds	r7, #16
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	200000d4 	.word	0x200000d4

08000b34 <fs_rm>:

int fs_rm(char* name) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d003      	beq.n	8000b4a <fs_rm+0x16>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d102      	bne.n	8000b50 <fs_rm+0x1c>
        return -1; // Invalid name
 8000b4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b4e:	e03b      	b.n	8000bc8 <fs_rm+0x94>
    }

    File* file_to_remove = NULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]
    File* prev_file = NULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	613b      	str	r3, [r7, #16]

    // Find the file to remove
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 8000b58:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd0 <fs_rm+0x9c>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	699b      	ldr	r3, [r3, #24]
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	e00f      	b.n	8000b82 <fs_rm+0x4e>
        if (strcmp(file->name, name) == 0) {
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	6879      	ldr	r1, [r7, #4]
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff fb32 	bl	80001d0 <strcmp>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d102      	bne.n	8000b78 <fs_rm+0x44>
            file_to_remove = file;
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	617b      	str	r3, [r7, #20]
            break;
 8000b76:	e007      	b.n	8000b88 <fs_rm+0x54>
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	613b      	str	r3, [r7, #16]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d1ec      	bne.n	8000b62 <fs_rm+0x2e>
        }
    }

    if (file_to_remove == NULL) {
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d102      	bne.n	8000b94 <fs_rm+0x60>
        return -2; // File not found
 8000b8e:	f06f 0301 	mvn.w	r3, #1
 8000b92:	e019      	b.n	8000bc8 <fs_rm+0x94>
    }

    // Remove the file from the list
    if (prev_file == NULL) {
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d105      	bne.n	8000ba6 <fs_rm+0x72>
        current_dir->files = file_to_remove->next;
 8000b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd0 <fs_rm+0x9c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	697a      	ldr	r2, [r7, #20]
 8000ba0:	6992      	ldr	r2, [r2, #24]
 8000ba2:	619a      	str	r2, [r3, #24]
 8000ba4:	e003      	b.n	8000bae <fs_rm+0x7a>
    } else {
        prev_file->next = file_to_remove->next;
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	699a      	ldr	r2, [r3, #24]
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	619a      	str	r2, [r3, #24]
    }

    if (file_to_remove->data != NULL) {
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	691b      	ldr	r3, [r3, #16]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d004      	beq.n	8000bc0 <fs_rm+0x8c>
        free(file_to_remove->data);
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	691b      	ldr	r3, [r3, #16]
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f003 ff2e 	bl	8004a1c <free>
    }
    free(file_to_remove);
 8000bc0:	6978      	ldr	r0, [r7, #20]
 8000bc2:	f003 ff2b 	bl	8004a1c <free>

    return 0; // Success
 8000bc6:	2300      	movs	r3, #0
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	200000d4 	.word	0x200000d4

08000bd4 <parse_command>:

void parse_command(char* buffer, char** command, char** args) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
    *command = strtok(buffer, " \r\n");
 8000be0:	4908      	ldr	r1, [pc, #32]	@ (8000c04 <parse_command+0x30>)
 8000be2:	68f8      	ldr	r0, [r7, #12]
 8000be4:	f004 f938 	bl	8004e58 <strtok>
 8000be8:	4602      	mov	r2, r0
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	601a      	str	r2, [r3, #0]
    *args = strtok(NULL, "\r\n");
 8000bee:	4906      	ldr	r1, [pc, #24]	@ (8000c08 <parse_command+0x34>)
 8000bf0:	2000      	movs	r0, #0
 8000bf2:	f004 f931 	bl	8004e58 <strtok>
 8000bf6:	4602      	mov	r2, r0
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	601a      	str	r2, [r3, #0]
}
 8000bfc:	bf00      	nop
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	08005ec0 	.word	0x08005ec0
 8000c08:	08005eb8 	.word	0x08005eb8

08000c0c <fs_autocomplete>:

int fs_autocomplete(char* buffer, int len, char* out_buffer) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b090      	sub	sp, #64	@ 0x40
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
    if (len == 0) return 0;
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d101      	bne.n	8000c22 <fs_autocomplete+0x16>
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e0da      	b.n	8000dd8 <fs_autocomplete+0x1cc>

    char partial_name[MAX_FILENAME_SIZE];
    strncpy(partial_name, buffer, len);
 8000c22:	68ba      	ldr	r2, [r7, #8]
 8000c24:	f107 0314 	add.w	r3, r7, #20
 8000c28:	68f9      	ldr	r1, [r7, #12]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f004 f901 	bl	8004e32 <strncpy>
    partial_name[len] = 0; // Null-terminate the partial name
 8000c30:	f107 0214 	add.w	r2, r7, #20
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	4413      	add	r3, r2
 8000c38:	2200      	movs	r2, #0
 8000c3a:	701a      	strb	r2, [r3, #0]

    char* best_match = NULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    int match_count = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	63bb      	str	r3, [r7, #56]	@ 0x38

    // If at the beginning of the command, try to autocomplete commands first
    if (buffer == inBuffer) { // inBuffer is the start of the whole input
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	4a66      	ldr	r2, [pc, #408]	@ (8000de0 <fs_autocomplete+0x1d4>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d131      	bne.n	8000cb0 <fs_autocomplete+0xa4>
        for (int i = 0; commands[i] != NULL; i++) {
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000c50:	e028      	b.n	8000ca4 <fs_autocomplete+0x98>
            if (strncmp(commands[i], partial_name, len) == 0) {
 8000c52:	4a64      	ldr	r2, [pc, #400]	@ (8000de4 <fs_autocomplete+0x1d8>)
 8000c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c5a:	68ba      	ldr	r2, [r7, #8]
 8000c5c:	f107 0114 	add.w	r1, r7, #20
 8000c60:	4618      	mov	r0, r3
 8000c62:	f004 f8d4 	bl	8004e0e <strncmp>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d118      	bne.n	8000c9e <fs_autocomplete+0x92>
                if (best_match == NULL) {
 8000c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d107      	bne.n	8000c82 <fs_autocomplete+0x76>
                    best_match = (char*)commands[i];
 8000c72:	4a5c      	ldr	r2, [pc, #368]	@ (8000de4 <fs_autocomplete+0x1d8>)
 8000c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    match_count = 1;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000c80:	e00d      	b.n	8000c9e <fs_autocomplete+0x92>
                } else {
                    if (strcmp(best_match, commands[i]) != 0) {
 8000c82:	4a58      	ldr	r2, [pc, #352]	@ (8000de4 <fs_autocomplete+0x1d8>)
 8000c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000c8e:	f7ff fa9f 	bl	80001d0 <strcmp>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d002      	beq.n	8000c9e <fs_autocomplete+0x92>
                        match_count++;
 8000c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (int i = 0; commands[i] != NULL; i++) {
 8000c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ca4:	4a4f      	ldr	r2, [pc, #316]	@ (8000de4 <fs_autocomplete+0x1d8>)
 8000ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ca8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1d0      	bne.n	8000c52 <fs_autocomplete+0x46>
                }
            }
        }
    }

    if (match_count == 1) {
 8000cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d118      	bne.n	8000ce8 <fs_autocomplete+0xdc>
        int completion_len = strlen(best_match) - len;
 8000cb6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000cb8:	f7ff fa94 	bl	80001e4 <strlen>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (completion_len > 0) {
 8000cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	dd0e      	ble.n	8000ce8 <fs_autocomplete+0xdc>
            strncpy(out_buffer, best_match + len, completion_len);
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000cce:	4413      	add	r3, r2
 8000cd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f004 f8ac 	bl	8004e32 <strncpy>
            out_buffer[completion_len] = 0;
 8000cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	4413      	add	r3, r2
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	701a      	strb	r2, [r3, #0]
            return completion_len;
 8000ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ce6:	e077      	b.n	8000dd8 <fs_autocomplete+0x1cc>
        }
    }

    // If no unique command completion or if not at the beginning, try files/directories
    if (match_count != 1 || buffer != inBuffer) {
 8000ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d103      	bne.n	8000cf6 <fs_autocomplete+0xea>
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	4a3b      	ldr	r2, [pc, #236]	@ (8000de0 <fs_autocomplete+0x1d4>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d053      	beq.n	8000d9e <fs_autocomplete+0x192>
        match_count = 0; // Reset for file/directory search
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
        best_match = NULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c

        // Check subdirectories
        for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8000cfe:	4b3a      	ldr	r3, [pc, #232]	@ (8000de8 <fs_autocomplete+0x1dc>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	695b      	ldr	r3, [r3, #20]
 8000d04:	633b      	str	r3, [r7, #48]	@ 0x30
 8000d06:	e01f      	b.n	8000d48 <fs_autocomplete+0x13c>
            if (strncmp(dir->name, partial_name, len) == 0) {
 8000d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d0a:	68ba      	ldr	r2, [r7, #8]
 8000d0c:	f107 0114 	add.w	r1, r7, #20
 8000d10:	4618      	mov	r0, r3
 8000d12:	f004 f87c 	bl	8004e0e <strncmp>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d112      	bne.n	8000d42 <fs_autocomplete+0x136>
                if (best_match == NULL) {
 8000d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d104      	bne.n	8000d2c <fs_autocomplete+0x120>
                    best_match = dir->name;
 8000d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    match_count = 1;
 8000d26:	2301      	movs	r3, #1
 8000d28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d2a:	e00a      	b.n	8000d42 <fs_autocomplete+0x136>
                } else {
                    if (strcmp(best_match, dir->name) != 0) {
 8000d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d2e:	4619      	mov	r1, r3
 8000d30:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000d32:	f7ff fa4d 	bl	80001d0 <strcmp>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d002      	beq.n	8000d42 <fs_autocomplete+0x136>
                        match_count++;
 8000d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d3e:	3301      	adds	r3, #1
 8000d40:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8000d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d44:	69db      	ldr	r3, [r3, #28]
 8000d46:	633b      	str	r3, [r7, #48]	@ 0x30
 8000d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d1dc      	bne.n	8000d08 <fs_autocomplete+0xfc>
                }
            }
        }

        // Check files
        for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000d4e:	4b26      	ldr	r3, [pc, #152]	@ (8000de8 <fs_autocomplete+0x1dc>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d56:	e01f      	b.n	8000d98 <fs_autocomplete+0x18c>
            if (strncmp(file->name, partial_name, len) == 0) {
 8000d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	f107 0114 	add.w	r1, r7, #20
 8000d60:	4618      	mov	r0, r3
 8000d62:	f004 f854 	bl	8004e0e <strncmp>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d112      	bne.n	8000d92 <fs_autocomplete+0x186>
                if (best_match == NULL) {
 8000d6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d104      	bne.n	8000d7c <fs_autocomplete+0x170>
                    best_match = file->name;
 8000d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    match_count = 1;
 8000d76:	2301      	movs	r3, #1
 8000d78:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d7a:	e00a      	b.n	8000d92 <fs_autocomplete+0x186>
                } else {
                    if (strcmp(best_match, file->name) != 0) {
 8000d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d7e:	4619      	mov	r1, r3
 8000d80:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000d82:	f7ff fa25 	bl	80001d0 <strcmp>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d002      	beq.n	8000d92 <fs_autocomplete+0x186>
                        match_count++;
 8000d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d8e:	3301      	adds	r3, #1
 8000d90:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d1dc      	bne.n	8000d58 <fs_autocomplete+0x14c>
                }
            }
        }
    }

    if (match_count == 1) {
 8000d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d118      	bne.n	8000dd6 <fs_autocomplete+0x1ca>
        int completion_len = strlen(best_match) - len;
 8000da4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000da6:	f7ff fa1d 	bl	80001e4 <strlen>
 8000daa:	4602      	mov	r2, r0
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	627b      	str	r3, [r7, #36]	@ 0x24
        if (completion_len > 0) {
 8000db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	dd0e      	ble.n	8000dd6 <fs_autocomplete+0x1ca>
            strncpy(out_buffer, best_match + len, completion_len);
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000dbc:	4413      	add	r3, r2
 8000dbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f004 f835 	bl	8004e32 <strncpy>
            out_buffer[completion_len] = 0;
 8000dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	4413      	add	r3, r2
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
            return completion_len;
 8000dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dd4:	e000      	b.n	8000dd8 <fs_autocomplete+0x1cc>
        }
    }
    return 0;
 8000dd6:	2300      	movs	r3, #0
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3740      	adds	r7, #64	@ 0x40
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000164 	.word	0x20000164
 8000de4:	20000000 	.word	0x20000000
 8000de8:	200000d4 	.word	0x200000d4

08000dec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dec:	b5b0      	push	{r4, r5, r7, lr}
 8000dee:	f5ad 6d30 	sub.w	sp, sp, #2816	@ 0xb00
 8000df2:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
    char* command = NULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	f8c7 3ae8 	str.w	r3, [r7, #2792]	@ 0xae8
    char* args = NULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	f8c7 3ae4 	str.w	r3, [r7, #2788]	@ 0xae4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e00:	f000 fe01 	bl	8001a06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e04:	f000 fafa 	bl	80013fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e08:	f000 fb7a 	bl	8001500 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e0c:	f000 fb48 	bl	80014a0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    filesystem_init();
 8000e10:	f7ff fbdc 	bl	80005cc <filesystem_init>
	const char initMsg[] = "MicroSTM-OS initialized\r\n";
 8000e14:	f607 23f8 	addw	r3, r7, #2808	@ 0xaf8
 8000e18:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8000e1c:	4abd      	ldr	r2, [pc, #756]	@ (8001114 <main+0x328>)
 8000e1e:	461c      	mov	r4, r3
 8000e20:	4615      	mov	r5, r2
 8000e22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e26:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e2a:	c403      	stmia	r4!, {r0, r1}
 8000e2c:	8022      	strh	r2, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)initMsg, (uint16_t)strlen(initMsg), 1000);
 8000e2e:	f507 7132 	add.w	r1, r7, #712	@ 0x2c8
 8000e32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e36:	2219      	movs	r2, #25
 8000e38:	48b7      	ldr	r0, [pc, #732]	@ (8001118 <main+0x32c>)
 8000e3a:	f002 fd19 	bl	8003870 <HAL_UART_Transmit>
    
    char prompt[MAX_PATH_SIZE + 3];
    fs_get_cwd_path(prompt, MAX_PATH_SIZE);
 8000e3e:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 8000e42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff fbde 	bl	8000608 <fs_get_cwd_path>
    strcat(prompt, "> ");
 8000e4c:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff f9c7 	bl	80001e4 <strlen>
 8000e56:	4603      	mov	r3, r0
 8000e58:	461a      	mov	r2, r3
 8000e5a:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 8000e5e:	4413      	add	r3, r2
 8000e60:	4aae      	ldr	r2, [pc, #696]	@ (800111c <main+0x330>)
 8000e62:	8811      	ldrh	r1, [r2, #0]
 8000e64:	7892      	ldrb	r2, [r2, #2]
 8000e66:	8019      	strh	r1, [r3, #0]
 8000e68:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart2, (uint8_t*)prompt, (uint16_t)strlen(prompt), 1000);
 8000e6a:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff f9b8 	bl	80001e4 <strlen>
 8000e74:	4603      	mov	r3, r0
 8000e76:	b29a      	uxth	r2, r3
 8000e78:	f507 71e2 	add.w	r1, r7, #452	@ 0x1c4
 8000e7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e80:	48a5      	ldr	r0, [pc, #660]	@ (8001118 <main+0x32c>)
 8000e82:	f002 fcf5 	bl	8003870 <HAL_UART_Transmit>

  	  USART2->CR1 |= USART_CR1_RXNEIE;
 8000e86:	4ba6      	ldr	r3, [pc, #664]	@ (8001120 <main+0x334>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4aa5      	ldr	r2, [pc, #660]	@ (8001120 <main+0x334>)
 8000e8c:	f043 0320 	orr.w	r3, r3, #32
 8000e90:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
  	  if (dataRxd == true){
 8000e92:	4ba4      	ldr	r3, [pc, #656]	@ (8001124 <main+0x338>)
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f000 8231 	beq.w	80012fe <main+0x512>
  		  dataRxd = false;
 8000e9c:	4ba1      	ldr	r3, [pc, #644]	@ (8001124 <main+0x338>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	701a      	strb	r2, [r3, #0]
  
            parse_command(inBuffer, &command, &args);
 8000ea2:	f607 22e4 	addw	r2, r7, #2788	@ 0xae4
 8000ea6:	f607 23e8 	addw	r3, r7, #2792	@ 0xae8
 8000eaa:	4619      	mov	r1, r3
 8000eac:	489e      	ldr	r0, [pc, #632]	@ (8001128 <main+0x33c>)
 8000eae:	f7ff fe91 	bl	8000bd4 <parse_command>
  
            if (command != NULL && strlen(command) > 0) {
 8000eb2:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f000 81f7 	beq.w	80012aa <main+0x4be>
 8000ebc:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	f000 81f1 	beq.w	80012aa <main+0x4be>
                // Debug print
                snprintf(outBuffer, sizeof(outBuffer), "Command: '%s', Args: '%s'\r\n", command, args ? args : "");
 8000ec8:	f8d7 2ae8 	ldr.w	r2, [r7, #2792]	@ 0xae8
 8000ecc:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d002      	beq.n	8000eda <main+0xee>
 8000ed4:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 8000ed8:	e000      	b.n	8000edc <main+0xf0>
 8000eda:	4b94      	ldr	r3, [pc, #592]	@ (800112c <main+0x340>)
 8000edc:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8000ee0:	9300      	str	r3, [sp, #0]
 8000ee2:	4613      	mov	r3, r2
 8000ee4:	4a92      	ldr	r2, [pc, #584]	@ (8001130 <main+0x344>)
 8000ee6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eea:	f003 ff0f 	bl	8004d0c <sniprintf>
                HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, strlen(outBuffer), 1000);
 8000eee:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff f976 	bl	80001e4 <strlen>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8000f00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f04:	4884      	ldr	r0, [pc, #528]	@ (8001118 <main+0x32c>)
 8000f06:	f002 fcb3 	bl	8003870 <HAL_UART_Transmit>
  
                if (strcmp(command, "BLUE") == 0) {
 8000f0a:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 8000f0e:	4989      	ldr	r1, [pc, #548]	@ (8001134 <main+0x348>)
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff f95d 	bl	80001d0 <strcmp>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d129      	bne.n	8000f70 <main+0x184>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 8000f1c:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d00f      	beq.n	8000f44 <main+0x158>
 8000f24:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 8000f28:	4983      	ldr	r1, [pc, #524]	@ (8001138 <main+0x34c>)
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff f950 	bl	80001d0 <strcmp>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d106      	bne.n	8000f44 <main+0x158>
                        GPIOC->ODR |= (1 << 6);
 8000f36:	4b81      	ldr	r3, [pc, #516]	@ (800113c <main+0x350>)
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	4a80      	ldr	r2, [pc, #512]	@ (800113c <main+0x350>)
 8000f3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f40:	6153      	str	r3, [r2, #20]
 8000f42:	e1b2      	b.n	80012aa <main+0x4be>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 8000f44:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	f000 81ae 	beq.w	80012aa <main+0x4be>
 8000f4e:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 8000f52:	497b      	ldr	r1, [pc, #492]	@ (8001140 <main+0x354>)
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff f93b 	bl	80001d0 <strcmp>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	f040 81a4 	bne.w	80012aa <main+0x4be>
                        GPIOC->ODR &= ~(1 << 6);
 8000f62:	4b76      	ldr	r3, [pc, #472]	@ (800113c <main+0x350>)
 8000f64:	695b      	ldr	r3, [r3, #20]
 8000f66:	4a75      	ldr	r2, [pc, #468]	@ (800113c <main+0x350>)
 8000f68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000f6c:	6153      	str	r3, [r2, #20]
 8000f6e:	e19c      	b.n	80012aa <main+0x4be>
                    }
                } else if (strcmp(command, "help") == 0) {
 8000f70:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 8000f74:	4973      	ldr	r1, [pc, #460]	@ (8001144 <main+0x358>)
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff f92a 	bl	80001d0 <strcmp>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d114      	bne.n	8000fac <main+0x1c0>
                    const char helpMsg[] =
 8000f82:	f607 23f8 	addw	r3, r7, #2808	@ 0xaf8
 8000f86:	f6a3 23f4 	subw	r3, r3, #2804	@ 0xaf4
 8000f8a:	4a6f      	ldr	r2, [pc, #444]	@ (8001148 <main+0x35c>)
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	4611      	mov	r1, r2
 8000f90:	f240 1349 	movw	r3, #329	@ 0x149
 8000f94:	461a      	mov	r2, r3
 8000f96:	f004 f83e 	bl	8005016 <memcpy>
                        "  mkdir, rmdir        - Create/remove directories\r\n"
                        "  rm, cp, mv          - Manage files\r\n"
                        "  touch, find         - Create/search files\r\n"
                        "  cat, head, tail     - View file contents\r\n"
                        "  BLUE ON / BLUE OFF  - Control onboard LED\r\n";
                    HAL_UART_Transmit(&huart2, (uint8_t*)helpMsg, (uint16_t)strlen(helpMsg), 1000);
 8000f9a:	1d39      	adds	r1, r7, #4
 8000f9c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fa0:	f44f 72a4 	mov.w	r2, #328	@ 0x148
 8000fa4:	485c      	ldr	r0, [pc, #368]	@ (8001118 <main+0x32c>)
 8000fa6:	f002 fc63 	bl	8003870 <HAL_UART_Transmit>
 8000faa:	e17e      	b.n	80012aa <main+0x4be>
                } else if (strcmp(command, "pwd") == 0) {
 8000fac:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 8000fb0:	4966      	ldr	r1, [pc, #408]	@ (800114c <main+0x360>)
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff f90c 	bl	80001d0 <strcmp>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d115      	bne.n	8000fea <main+0x1fe>
                    fs_pwd(outBuffer, sizeof(outBuffer));
 8000fbe:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8000fc2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fb8c 	bl	80006e4 <fs_pwd>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, (uint16_t)strlen(outBuffer), 1000);
 8000fcc:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff f907 	bl	80001e4 <strlen>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 8000fde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fe2:	484d      	ldr	r0, [pc, #308]	@ (8001118 <main+0x32c>)
 8000fe4:	f002 fc44 	bl	8003870 <HAL_UART_Transmit>
 8000fe8:	e15f      	b.n	80012aa <main+0x4be>
                } else if (strcmp(command, "ls") == 0) {
 8000fea:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 8000fee:	4958      	ldr	r1, [pc, #352]	@ (8001150 <main+0x364>)
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff f8ed 	bl	80001d0 <strcmp>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d115      	bne.n	8001028 <main+0x23c>
                    fs_ls(outBuffer, sizeof(outBuffer));
 8000ffc:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8001000:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fbdb 	bl	80007c0 <fs_ls>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, (uint16_t)strlen(outBuffer), 1000);
 800100a:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff f8e8 	bl	80001e4 <strlen>
 8001014:	4603      	mov	r3, r0
 8001016:	b29a      	uxth	r2, r3
 8001018:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 800101c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001020:	483d      	ldr	r0, [pc, #244]	@ (8001118 <main+0x32c>)
 8001022:	f002 fc25 	bl	8003870 <HAL_UART_Transmit>
 8001026:	e140      	b.n	80012aa <main+0x4be>
                } else if (strcmp(command, "mkdir") == 0) {
 8001028:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 800102c:	4949      	ldr	r1, [pc, #292]	@ (8001154 <main+0x368>)
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff f8ce 	bl	80001d0 <strcmp>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d11e      	bne.n	8001078 <main+0x28c>
                    if (fs_mkdir(args) != 0) {
 800103a:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff fc0e 	bl	8000860 <fs_mkdir>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	f000 812f 	beq.w	80012aa <main+0x4be>
                        const char errMsg[] = "mkdir failed\r\n";
 800104c:	f607 23f8 	addw	r3, r7, #2808	@ 0xaf8
 8001050:	f6a3 1344 	subw	r3, r3, #2372	@ 0x944
 8001054:	4a40      	ldr	r2, [pc, #256]	@ (8001158 <main+0x36c>)
 8001056:	461c      	mov	r4, r3
 8001058:	4613      	mov	r3, r2
 800105a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800105c:	c407      	stmia	r4!, {r0, r1, r2}
 800105e:	8023      	strh	r3, [r4, #0]
 8001060:	3402      	adds	r4, #2
 8001062:	0c1b      	lsrs	r3, r3, #16
 8001064:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001066:	f507 71da 	add.w	r1, r7, #436	@ 0x1b4
 800106a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800106e:	220e      	movs	r2, #14
 8001070:	4829      	ldr	r0, [pc, #164]	@ (8001118 <main+0x32c>)
 8001072:	f002 fbfd 	bl	8003870 <HAL_UART_Transmit>
 8001076:	e118      	b.n	80012aa <main+0x4be>
                    }
                } else if (strcmp(command, "cd") == 0) {
 8001078:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 800107c:	4937      	ldr	r1, [pc, #220]	@ (800115c <main+0x370>)
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff f8a6 	bl	80001d0 <strcmp>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d11b      	bne.n	80010c2 <main+0x2d6>
                    if (fs_cd(args) != 0) {
 800108a:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fc3c 	bl	800090c <fs_cd>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	f000 8107 	beq.w	80012aa <main+0x4be>
                        const char errMsg[] = "cd failed\r-n";
 800109c:	f607 23f8 	addw	r3, r7, #2808	@ 0xaf8
 80010a0:	f6a3 1354 	subw	r3, r3, #2388	@ 0x954
 80010a4:	4a2e      	ldr	r2, [pc, #184]	@ (8001160 <main+0x374>)
 80010a6:	461c      	mov	r4, r3
 80010a8:	4613      	mov	r3, r2
 80010aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010ac:	c407      	stmia	r4!, {r0, r1, r2}
 80010ae:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 80010b0:	f507 71d2 	add.w	r1, r7, #420	@ 0x1a4
 80010b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010b8:	220c      	movs	r2, #12
 80010ba:	4817      	ldr	r0, [pc, #92]	@ (8001118 <main+0x32c>)
 80010bc:	f002 fbd8 	bl	8003870 <HAL_UART_Transmit>
 80010c0:	e0f3      	b.n	80012aa <main+0x4be>
                    }
                } else if (strcmp(command, "rmdir") == 0) {
 80010c2:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 80010c6:	4927      	ldr	r1, [pc, #156]	@ (8001164 <main+0x378>)
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff f881 	bl	80001d0 <strcmp>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d14b      	bne.n	800116c <main+0x380>
                    if (fs_rmdir(args) != 0) {
 80010d4:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fc5b 	bl	8000994 <fs_rmdir>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	f000 80e2 	beq.w	80012aa <main+0x4be>
                        const char errMsg[] = "rmdir failed\r\n";
 80010e6:	f607 23f8 	addw	r3, r7, #2808	@ 0xaf8
 80010ea:	f6a3 1364 	subw	r3, r3, #2404	@ 0x964
 80010ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001168 <main+0x37c>)
 80010f0:	461c      	mov	r4, r3
 80010f2:	4613      	mov	r3, r2
 80010f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010f6:	c407      	stmia	r4!, {r0, r1, r2}
 80010f8:	8023      	strh	r3, [r4, #0]
 80010fa:	3402      	adds	r4, #2
 80010fc:	0c1b      	lsrs	r3, r3, #16
 80010fe:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001100:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8001104:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001108:	220e      	movs	r2, #14
 800110a:	4803      	ldr	r0, [pc, #12]	@ (8001118 <main+0x32c>)
 800110c:	f002 fbb0 	bl	8003870 <HAL_UART_Transmit>
 8001110:	e0cb      	b.n	80012aa <main+0x4be>
 8001112:	bf00      	nop
 8001114:	08005f4c 	.word	0x08005f4c
 8001118:	200000d8 	.word	0x200000d8
 800111c:	08005ec4 	.word	0x08005ec4
 8001120:	40004400 	.word	0x40004400
 8001124:	20000964 	.word	0x20000964
 8001128:	20000164 	.word	0x20000164
 800112c:	08005ec8 	.word	0x08005ec8
 8001130:	08005ecc 	.word	0x08005ecc
 8001134:	08005ee8 	.word	0x08005ee8
 8001138:	08005ef0 	.word	0x08005ef0
 800113c:	48000800 	.word	0x48000800
 8001140:	08005ef4 	.word	0x08005ef4
 8001144:	08005ef8 	.word	0x08005ef8
 8001148:	08005f68 	.word	0x08005f68
 800114c:	08005f00 	.word	0x08005f00
 8001150:	08005f04 	.word	0x08005f04
 8001154:	08005f08 	.word	0x08005f08
 8001158:	080060b4 	.word	0x080060b4
 800115c:	08005f10 	.word	0x08005f10
 8001160:	080060c4 	.word	0x080060c4
 8001164:	08005f14 	.word	0x08005f14
 8001168:	080060d4 	.word	0x080060d4
                    }
                } else if (strcmp(command, "clear") == 0) {
 800116c:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 8001170:	4994      	ldr	r1, [pc, #592]	@ (80013c4 <main+0x5d8>)
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff f82c 	bl	80001d0 <strcmp>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d111      	bne.n	80011a2 <main+0x3b6>
                    const char clearScreen[] = "\033[2J\033[H";
 800117e:	f607 23f8 	addw	r3, r7, #2808	@ 0xaf8
 8001182:	f6a3 136c 	subw	r3, r3, #2412	@ 0x96c
 8001186:	4a90      	ldr	r2, [pc, #576]	@ (80013c8 <main+0x5dc>)
 8001188:	e892 0003 	ldmia.w	r2, {r0, r1}
 800118c:	e883 0003 	stmia.w	r3, {r0, r1}
                    HAL_UART_Transmit(&huart2, (uint8_t*)clearScreen, strlen(clearScreen), 1000);
 8001190:	f507 71c6 	add.w	r1, r7, #396	@ 0x18c
 8001194:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001198:	2207      	movs	r2, #7
 800119a:	488c      	ldr	r0, [pc, #560]	@ (80013cc <main+0x5e0>)
 800119c:	f002 fb68 	bl	8003870 <HAL_UART_Transmit>
 80011a0:	e083      	b.n	80012aa <main+0x4be>
                } else if (strcmp(command, "touch") == 0) {
 80011a2:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 80011a6:	498a      	ldr	r1, [pc, #552]	@ (80013d0 <main+0x5e4>)
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff f811 	bl	80001d0 <strcmp>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d11d      	bne.n	80011f0 <main+0x404>
                    if (fs_touch(args) != 0) {
 80011b4:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fc3d 	bl	8000a38 <fs_touch>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d072      	beq.n	80012aa <main+0x4be>
                        const char errMsg[] = "touch failed\r\n";
 80011c4:	f607 23f8 	addw	r3, r7, #2808	@ 0xaf8
 80011c8:	f6a3 137c 	subw	r3, r3, #2428	@ 0x97c
 80011cc:	4a81      	ldr	r2, [pc, #516]	@ (80013d4 <main+0x5e8>)
 80011ce:	461c      	mov	r4, r3
 80011d0:	4613      	mov	r3, r2
 80011d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011d4:	c407      	stmia	r4!, {r0, r1, r2}
 80011d6:	8023      	strh	r3, [r4, #0]
 80011d8:	3402      	adds	r4, #2
 80011da:	0c1b      	lsrs	r3, r3, #16
 80011dc:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 80011de:	f507 71be 	add.w	r1, r7, #380	@ 0x17c
 80011e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011e6:	220e      	movs	r2, #14
 80011e8:	4878      	ldr	r0, [pc, #480]	@ (80013cc <main+0x5e0>)
 80011ea:	f002 fb41 	bl	8003870 <HAL_UART_Transmit>
 80011ee:	e05c      	b.n	80012aa <main+0x4be>
                    }
                } else if (strcmp(command, "cat") == 0) {
 80011f0:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 80011f4:	4978      	ldr	r1, [pc, #480]	@ (80013d8 <main+0x5ec>)
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7fe ffea 	bl	80001d0 <strcmp>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d11a      	bne.n	8001238 <main+0x44c>
                    if (fs_cat(args) != 0) {
 8001202:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fc68 	bl	8000adc <fs_cat>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d04b      	beq.n	80012aa <main+0x4be>
                        const char errMsg[] = "cat failed\r\n";
 8001212:	f607 23f8 	addw	r3, r7, #2808	@ 0xaf8
 8001216:	f6a3 138c 	subw	r3, r3, #2444	@ 0x98c
 800121a:	4a70      	ldr	r2, [pc, #448]	@ (80013dc <main+0x5f0>)
 800121c:	461c      	mov	r4, r3
 800121e:	4613      	mov	r3, r2
 8001220:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001222:	c407      	stmia	r4!, {r0, r1, r2}
 8001224:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001226:	f507 71b6 	add.w	r1, r7, #364	@ 0x16c
 800122a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800122e:	220c      	movs	r2, #12
 8001230:	4866      	ldr	r0, [pc, #408]	@ (80013cc <main+0x5e0>)
 8001232:	f002 fb1d 	bl	8003870 <HAL_UART_Transmit>
 8001236:	e038      	b.n	80012aa <main+0x4be>
                    }
                } else if (strcmp(command, "rm") == 0) {
 8001238:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 800123c:	4968      	ldr	r1, [pc, #416]	@ (80013e0 <main+0x5f4>)
 800123e:	4618      	mov	r0, r3
 8001240:	f7fe ffc6 	bl	80001d0 <strcmp>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d118      	bne.n	800127c <main+0x490>
                    if (fs_rm(args) != 0) {
 800124a:	f8d7 3ae4 	ldr.w	r3, [r7, #2788]	@ 0xae4
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff fc70 	bl	8000b34 <fs_rm>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d027      	beq.n	80012aa <main+0x4be>
                        const char errMsg[] = "rm failed\r\n";
 800125a:	f607 23f8 	addw	r3, r7, #2808	@ 0xaf8
 800125e:	f6a3 1398 	subw	r3, r3, #2456	@ 0x998
 8001262:	4a60      	ldr	r2, [pc, #384]	@ (80013e4 <main+0x5f8>)
 8001264:	ca07      	ldmia	r2, {r0, r1, r2}
 8001266:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 800126a:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 800126e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001272:	220b      	movs	r2, #11
 8001274:	4855      	ldr	r0, [pc, #340]	@ (80013cc <main+0x5e0>)
 8001276:	f002 fafb 	bl	8003870 <HAL_UART_Transmit>
 800127a:	e016      	b.n	80012aa <main+0x4be>
                    }
                } else {
                    snprintf(outBuffer, sizeof(outBuffer), "Unknown command: %s\r\n", command);
 800127c:	f8d7 3ae8 	ldr.w	r3, [r7, #2792]	@ 0xae8
 8001280:	f507 7039 	add.w	r0, r7, #740	@ 0x2e4
 8001284:	4a58      	ldr	r2, [pc, #352]	@ (80013e8 <main+0x5fc>)
 8001286:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800128a:	f003 fd3f 	bl	8004d0c <sniprintf>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, strlen(outBuffer), 1000);
 800128e:	f507 7339 	add.w	r3, r7, #740	@ 0x2e4
 8001292:	4618      	mov	r0, r3
 8001294:	f7fe ffa6 	bl	80001e4 <strlen>
 8001298:	4603      	mov	r3, r0
 800129a:	b29a      	uxth	r2, r3
 800129c:	f507 7139 	add.w	r1, r7, #740	@ 0x2e4
 80012a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012a4:	4849      	ldr	r0, [pc, #292]	@ (80013cc <main+0x5e0>)
 80012a6:	f002 fae3 	bl	8003870 <HAL_UART_Transmit>
  			  }
            }
            
            // Clear the input buffer for the next command
            memset(inBuffer, 0, sizeof(inBuffer));
 80012aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012ae:	2100      	movs	r1, #0
 80012b0:	484e      	ldr	r0, [pc, #312]	@ (80013ec <main+0x600>)
 80012b2:	f003 fda4 	bl	8004dfe <memset>
  
            fs_get_cwd_path(prompt, MAX_PATH_SIZE);
 80012b6:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 80012ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f9a2 	bl	8000608 <fs_get_cwd_path>
            strcat(prompt, "> ");
 80012c4:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7fe ff8b 	bl	80001e4 <strlen>
 80012ce:	4603      	mov	r3, r0
 80012d0:	461a      	mov	r2, r3
 80012d2:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 80012d6:	4413      	add	r3, r2
 80012d8:	4a45      	ldr	r2, [pc, #276]	@ (80013f0 <main+0x604>)
 80012da:	8811      	ldrh	r1, [r2, #0]
 80012dc:	7892      	ldrb	r2, [r2, #2]
 80012de:	8019      	strh	r1, [r3, #0]
 80012e0:	709a      	strb	r2, [r3, #2]
            HAL_UART_Transmit(&huart2, (uint8_t*)prompt, (uint16_t)strlen(prompt), 1000);
 80012e2:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7fe ff7c 	bl	80001e4 <strlen>
 80012ec:	4603      	mov	r3, r0
 80012ee:	b29a      	uxth	r2, r3
 80012f0:	f507 71e2 	add.w	r1, r7, #452	@ 0x1c4
 80012f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012f8:	4834      	ldr	r0, [pc, #208]	@ (80013cc <main+0x5e0>)
 80012fa:	f002 fab9 	bl	8003870 <HAL_UART_Transmit>
  	  }
  
      if (tabCompletion == true) {
 80012fe:	4b3d      	ldr	r3, [pc, #244]	@ (80013f4 <main+0x608>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	f43f adc5 	beq.w	8000e92 <main+0xa6>
          tabCompletion = false;
 8001308:	4b3a      	ldr	r3, [pc, #232]	@ (80013f4 <main+0x608>)
 800130a:	2200      	movs	r2, #0
 800130c:	701a      	strb	r2, [r3, #0]
          char completion_buffer[MAX_FILENAME_SIZE];
          
          // Find the start of the current word to autocomplete
          int current_word_start = inPointer;
 800130e:	4b3a      	ldr	r3, [pc, #232]	@ (80013f8 <main+0x60c>)
 8001310:	881b      	ldrh	r3, [r3, #0]
 8001312:	f8c7 3af4 	str.w	r3, [r7, #2804]	@ 0xaf4
          while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 8001316:	e004      	b.n	8001322 <main+0x536>
              current_word_start--;
 8001318:	f8d7 3af4 	ldr.w	r3, [r7, #2804]	@ 0xaf4
 800131c:	3b01      	subs	r3, #1
 800131e:	f8c7 3af4 	str.w	r3, [r7, #2804]	@ 0xaf4
          while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 8001322:	f8d7 3af4 	ldr.w	r3, [r7, #2804]	@ 0xaf4
 8001326:	2b00      	cmp	r3, #0
 8001328:	dd06      	ble.n	8001338 <main+0x54c>
 800132a:	f8d7 3af4 	ldr.w	r3, [r7, #2804]	@ 0xaf4
 800132e:	3b01      	subs	r3, #1
 8001330:	4a2e      	ldr	r2, [pc, #184]	@ (80013ec <main+0x600>)
 8001332:	5cd3      	ldrb	r3, [r2, r3]
 8001334:	2b20      	cmp	r3, #32
 8001336:	d1ef      	bne.n	8001318 <main+0x52c>
          }
          
          int partial_len = inPointer - current_word_start;
 8001338:	4b2f      	ldr	r3, [pc, #188]	@ (80013f8 <main+0x60c>)
 800133a:	881b      	ldrh	r3, [r3, #0]
 800133c:	461a      	mov	r2, r3
 800133e:	f8d7 3af4 	ldr.w	r3, [r7, #2804]	@ 0xaf4
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	f8c7 3af0 	str.w	r3, [r7, #2800]	@ 0xaf0
          
          if (partial_len > 0) {
 8001348:	f8d7 3af0 	ldr.w	r3, [r7, #2800]	@ 0xaf0
 800134c:	2b00      	cmp	r3, #0
 800134e:	f77f ada0 	ble.w	8000e92 <main+0xa6>
              int completed_len = fs_autocomplete(inBuffer + current_word_start, partial_len, completion_buffer);
 8001352:	f8d7 3af4 	ldr.w	r3, [r7, #2804]	@ 0xaf4
 8001356:	4a25      	ldr	r2, [pc, #148]	@ (80013ec <main+0x600>)
 8001358:	4413      	add	r3, r2
 800135a:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800135e:	f8d7 1af0 	ldr.w	r1, [r7, #2800]	@ 0xaf0
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fc52 	bl	8000c0c <fs_autocomplete>
 8001368:	f8c7 0aec 	str.w	r0, [r7, #2796]	@ 0xaec
              if (completed_len > 0) {
 800136c:	f8d7 3aec 	ldr.w	r3, [r7, #2796]	@ 0xaec
 8001370:	2b00      	cmp	r3, #0
 8001372:	f77f ad8e 	ble.w	8000e92 <main+0xa6>
                  HAL_UART_Transmit(&huart2, (uint8_t*)completion_buffer, completed_len, 1000);
 8001376:	f8d7 3aec 	ldr.w	r3, [r7, #2796]	@ 0xaec
 800137a:	b29a      	uxth	r2, r3
 800137c:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8001380:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001384:	4811      	ldr	r0, [pc, #68]	@ (80013cc <main+0x5e0>)
 8001386:	f002 fa73 	bl	8003870 <HAL_UART_Transmit>
                  strncpy(inBuffer + inPointer, completion_buffer, completed_len);
 800138a:	4b1b      	ldr	r3, [pc, #108]	@ (80013f8 <main+0x60c>)
 800138c:	881b      	ldrh	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	4b16      	ldr	r3, [pc, #88]	@ (80013ec <main+0x600>)
 8001392:	4413      	add	r3, r2
 8001394:	f8d7 2aec 	ldr.w	r2, [r7, #2796]	@ 0xaec
 8001398:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 800139c:	4618      	mov	r0, r3
 800139e:	f003 fd48 	bl	8004e32 <strncpy>
                  inPointer += completed_len;
 80013a2:	f8d7 3aec 	ldr.w	r3, [r7, #2796]	@ 0xaec
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	4b13      	ldr	r3, [pc, #76]	@ (80013f8 <main+0x60c>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	4413      	add	r3, r2
 80013ae:	b29a      	uxth	r2, r3
 80013b0:	4b11      	ldr	r3, [pc, #68]	@ (80013f8 <main+0x60c>)
 80013b2:	801a      	strh	r2, [r3, #0]
                  inBuffer[inPointer] = 0;
 80013b4:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <main+0x60c>)
 80013b6:	881b      	ldrh	r3, [r3, #0]
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b0c      	ldr	r3, [pc, #48]	@ (80013ec <main+0x600>)
 80013bc:	2100      	movs	r1, #0
 80013be:	5499      	strb	r1, [r3, r2]
  	  if (dataRxd == true){
 80013c0:	e567      	b.n	8000e92 <main+0xa6>
 80013c2:	bf00      	nop
 80013c4:	08005f1c 	.word	0x08005f1c
 80013c8:	080060e4 	.word	0x080060e4
 80013cc:	200000d8 	.word	0x200000d8
 80013d0:	08005f24 	.word	0x08005f24
 80013d4:	080060ec 	.word	0x080060ec
 80013d8:	08005f2c 	.word	0x08005f2c
 80013dc:	080060fc 	.word	0x080060fc
 80013e0:	08005f30 	.word	0x08005f30
 80013e4:	0800610c 	.word	0x0800610c
 80013e8:	08005f34 	.word	0x08005f34
 80013ec:	20000164 	.word	0x20000164
 80013f0:	08005ec4 	.word	0x08005ec4
 80013f4:	20000965 	.word	0x20000965
 80013f8:	20000160 	.word	0x20000160

080013fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b096      	sub	sp, #88	@ 0x58
 8001400:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001402:	f107 0314 	add.w	r3, r7, #20
 8001406:	2244      	movs	r2, #68	@ 0x44
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f003 fcf7 	bl	8004dfe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001410:	463b      	mov	r3, r7
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
 800141c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800141e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001422:	f000 fec5 	bl	80021b0 <HAL_PWREx_ControlVoltageScaling>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800142c:	f000 f8a8 	bl	8001580 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001430:	2302      	movs	r3, #2
 8001432:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001434:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001438:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800143a:	2310      	movs	r3, #16
 800143c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800143e:	2302      	movs	r3, #2
 8001440:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001442:	2302      	movs	r3, #2
 8001444:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001446:	2301      	movs	r3, #1
 8001448:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800144a:	230a      	movs	r3, #10
 800144c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800144e:	2307      	movs	r3, #7
 8001450:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001452:	2302      	movs	r3, #2
 8001454:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001456:	2302      	movs	r3, #2
 8001458:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	4618      	mov	r0, r3
 8001460:	f000 fefc 	bl	800225c <HAL_RCC_OscConfig>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800146a:	f000 f889 	bl	8001580 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800146e:	230f      	movs	r3, #15
 8001470:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001472:	2303      	movs	r3, #3
 8001474:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001482:	463b      	mov	r3, r7
 8001484:	2104      	movs	r1, #4
 8001486:	4618      	mov	r0, r3
 8001488:	f001 fac4 	bl	8002a14 <HAL_RCC_ClockConfig>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001492:	f000 f875 	bl	8001580 <Error_Handler>
  }
}
 8001496:	bf00      	nop
 8001498:	3758      	adds	r7, #88	@ 0x58
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014a4:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014a6:	4a15      	ldr	r2, [pc, #84]	@ (80014fc <MX_USART2_UART_Init+0x5c>)
 80014a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014aa:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014b2:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014be:	4b0e      	ldr	r3, [pc, #56]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014c6:	220c      	movs	r2, #12
 80014c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ca:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d0:	4b09      	ldr	r3, [pc, #36]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014d6:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014d8:	2200      	movs	r2, #0
 80014da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014dc:	4b06      	ldr	r3, [pc, #24]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014de:	2200      	movs	r2, #0
 80014e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014e2:	4805      	ldr	r0, [pc, #20]	@ (80014f8 <MX_USART2_UART_Init+0x58>)
 80014e4:	f002 f976 	bl	80037d4 <HAL_UART_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014ee:	f000 f847 	bl	8001580 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200000d8 	.word	0x200000d8
 80014fc:	40004400 	.word	0x40004400

08001500 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001506:	f107 030c 	add.w	r3, r7, #12
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
 8001514:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001516:	4b18      	ldr	r3, [pc, #96]	@ (8001578 <MX_GPIO_Init+0x78>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	4a17      	ldr	r2, [pc, #92]	@ (8001578 <MX_GPIO_Init+0x78>)
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001522:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <MX_GPIO_Init+0x78>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800152e:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <MX_GPIO_Init+0x78>)
 8001530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001532:	4a11      	ldr	r2, [pc, #68]	@ (8001578 <MX_GPIO_Init+0x78>)
 8001534:	f043 0304 	orr.w	r3, r3, #4
 8001538:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800153a:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <MX_GPIO_Init+0x78>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153e:	f003 0304 	and.w	r3, r3, #4
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 800154c:	480b      	ldr	r0, [pc, #44]	@ (800157c <MX_GPIO_Init+0x7c>)
 800154e:	f000 fe09 	bl	8002164 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001552:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001556:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001558:	2301      	movs	r3, #1
 800155a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001560:	2300      	movs	r3, #0
 8001562:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	4619      	mov	r1, r3
 800156a:	4804      	ldr	r0, [pc, #16]	@ (800157c <MX_GPIO_Init+0x7c>)
 800156c:	f000 fc50 	bl	8001e10 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001570:	bf00      	nop
 8001572:	3720      	adds	r7, #32
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40021000 	.word	0x40021000
 800157c:	48000800 	.word	0x48000800

08001580 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001584:	b672      	cpsid	i
}
 8001586:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <Error_Handler+0x8>

0800158c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001592:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <HAL_MspInit+0x44>)
 8001594:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001596:	4a0e      	ldr	r2, [pc, #56]	@ (80015d0 <HAL_MspInit+0x44>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6613      	str	r3, [r2, #96]	@ 0x60
 800159e:	4b0c      	ldr	r3, [pc, #48]	@ (80015d0 <HAL_MspInit+0x44>)
 80015a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015aa:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <HAL_MspInit+0x44>)
 80015ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ae:	4a08      	ldr	r2, [pc, #32]	@ (80015d0 <HAL_MspInit+0x44>)
 80015b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80015b6:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <HAL_MspInit+0x44>)
 80015b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	40021000 	.word	0x40021000

080015d4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b0ac      	sub	sp, #176	@ 0xb0
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	2288      	movs	r2, #136	@ 0x88
 80015f2:	2100      	movs	r1, #0
 80015f4:	4618      	mov	r0, r3
 80015f6:	f003 fc02 	bl	8004dfe <memset>
  if(huart->Instance==USART2)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a25      	ldr	r2, [pc, #148]	@ (8001694 <HAL_UART_MspInit+0xc0>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d143      	bne.n	800168c <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001604:	2302      	movs	r3, #2
 8001606:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001608:	2300      	movs	r3, #0
 800160a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800160c:	f107 0314 	add.w	r3, r7, #20
 8001610:	4618      	mov	r0, r3
 8001612:	f001 fc23 	bl	8002e5c <HAL_RCCEx_PeriphCLKConfig>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800161c:	f7ff ffb0 	bl	8001580 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001620:	4b1d      	ldr	r3, [pc, #116]	@ (8001698 <HAL_UART_MspInit+0xc4>)
 8001622:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001624:	4a1c      	ldr	r2, [pc, #112]	@ (8001698 <HAL_UART_MspInit+0xc4>)
 8001626:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800162a:	6593      	str	r3, [r2, #88]	@ 0x58
 800162c:	4b1a      	ldr	r3, [pc, #104]	@ (8001698 <HAL_UART_MspInit+0xc4>)
 800162e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001638:	4b17      	ldr	r3, [pc, #92]	@ (8001698 <HAL_UART_MspInit+0xc4>)
 800163a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163c:	4a16      	ldr	r2, [pc, #88]	@ (8001698 <HAL_UART_MspInit+0xc4>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001644:	4b14      	ldr	r3, [pc, #80]	@ (8001698 <HAL_UART_MspInit+0xc4>)
 8001646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001648:	f003 0301 	and.w	r3, r3, #1
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001650:	230c      	movs	r3, #12
 8001652:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001656:	2302      	movs	r3, #2
 8001658:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	2300      	movs	r3, #0
 800165e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001662:	2303      	movs	r3, #3
 8001664:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001668:	2307      	movs	r3, #7
 800166a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001672:	4619      	mov	r1, r3
 8001674:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001678:	f000 fbca 	bl	8001e10 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800167c:	2200      	movs	r2, #0
 800167e:	2100      	movs	r1, #0
 8001680:	2026      	movs	r0, #38	@ 0x26
 8001682:	f000 fb10 	bl	8001ca6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001686:	2026      	movs	r0, #38	@ 0x26
 8001688:	f000 fb29 	bl	8001cde <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800168c:	bf00      	nop
 800168e:	37b0      	adds	r7, #176	@ 0xb0
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40004400 	.word	0x40004400
 8001698:	40021000 	.word	0x40021000

0800169c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <NMI_Handler+0x4>

080016a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <HardFault_Handler+0x4>

080016ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <MemManage_Handler+0x4>

080016b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <BusFault_Handler+0x4>

080016bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <UsageFault_Handler+0x4>

080016c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr

080016d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016f2:	f000 f9dd 	bl	8001ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    uint32_t isr = USART2->ISR;
 8001702:	4b38      	ldr	r3, [pc, #224]	@ (80017e4 <USART2_IRQHandler+0xe8>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	60fb      	str	r3, [r7, #12]
    if (isr & USART_ISR_RXNE) {
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f003 0320 	and.w	r3, r3, #32
 800170e:	2b00      	cmp	r3, #0
 8001710:	d061      	beq.n	80017d6 <USART2_IRQHandler+0xda>
        char inByte = USART2->RDR;
 8001712:	4b34      	ldr	r3, [pc, #208]	@ (80017e4 <USART2_IRQHandler+0xe8>)
 8001714:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001716:	b29b      	uxth	r3, r3
 8001718:	b2db      	uxtb	r3, r3
 800171a:	72fb      	strb	r3, [r7, #11]

        if (inByte == '\r' || inByte == '\n') {
 800171c:	7afb      	ldrb	r3, [r7, #11]
 800171e:	2b0d      	cmp	r3, #13
 8001720:	d002      	beq.n	8001728 <USART2_IRQHandler+0x2c>
 8001722:	7afb      	ldrb	r3, [r7, #11]
 8001724:	2b0a      	cmp	r3, #10
 8001726:	d11d      	bne.n	8001764 <USART2_IRQHandler+0x68>
            // Echo newline
            char newline[] = "\r\n";
 8001728:	4a2f      	ldr	r2, [pc, #188]	@ (80017e8 <USART2_IRQHandler+0xec>)
 800172a:	f107 0308 	add.w	r3, r7, #8
 800172e:	6812      	ldr	r2, [r2, #0]
 8001730:	4611      	mov	r1, r2
 8001732:	8019      	strh	r1, [r3, #0]
 8001734:	3302      	adds	r3, #2
 8001736:	0c12      	lsrs	r2, r2, #16
 8001738:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit(&huart2, (uint8_t*)newline, sizeof(newline) - 1, 1000);
 800173a:	f107 0108 	add.w	r1, r7, #8
 800173e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001742:	2202      	movs	r2, #2
 8001744:	4829      	ldr	r0, [pc, #164]	@ (80017ec <USART2_IRQHandler+0xf0>)
 8001746:	f002 f893 	bl	8003870 <HAL_UART_Transmit>

            // Terminate the string and signal that data is ready
            inBuffer[inPointer] = 0;
 800174a:	4b29      	ldr	r3, [pc, #164]	@ (80017f0 <USART2_IRQHandler+0xf4>)
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	461a      	mov	r2, r3
 8001750:	4b28      	ldr	r3, [pc, #160]	@ (80017f4 <USART2_IRQHandler+0xf8>)
 8001752:	2100      	movs	r1, #0
 8001754:	5499      	strb	r1, [r3, r2]
            dataRxd = true;
 8001756:	4b28      	ldr	r3, [pc, #160]	@ (80017f8 <USART2_IRQHandler+0xfc>)
 8001758:	2201      	movs	r2, #1
 800175a:	701a      	strb	r2, [r3, #0]
            inPointer = 0;
 800175c:	4b24      	ldr	r3, [pc, #144]	@ (80017f0 <USART2_IRQHandler+0xf4>)
 800175e:	2200      	movs	r2, #0
 8001760:	801a      	strh	r2, [r3, #0]
        if (inByte == '\r' || inByte == '\n') {
 8001762:	e038      	b.n	80017d6 <USART2_IRQHandler+0xda>
            } else if (inByte == '\b' || inByte == 127) {
 8001764:	7afb      	ldrb	r3, [r7, #11]
 8001766:	2b08      	cmp	r3, #8
 8001768:	d002      	beq.n	8001770 <USART2_IRQHandler+0x74>
 800176a:	7afb      	ldrb	r3, [r7, #11]
 800176c:	2b7f      	cmp	r3, #127	@ 0x7f
 800176e:	d113      	bne.n	8001798 <USART2_IRQHandler+0x9c>
                // Handle backspace
                if (inPointer > 0) {
 8001770:	4b1f      	ldr	r3, [pc, #124]	@ (80017f0 <USART2_IRQHandler+0xf4>)
 8001772:	881b      	ldrh	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d02e      	beq.n	80017d6 <USART2_IRQHandler+0xda>
                    inPointer--;
 8001778:	4b1d      	ldr	r3, [pc, #116]	@ (80017f0 <USART2_IRQHandler+0xf4>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	3b01      	subs	r3, #1
 800177e:	b29a      	uxth	r2, r3
 8001780:	4b1b      	ldr	r3, [pc, #108]	@ (80017f0 <USART2_IRQHandler+0xf4>)
 8001782:	801a      	strh	r2, [r3, #0]
                    // Erase character from terminal: backspace, space, backspace
                    char backspace_seq[] = "\b \b";
 8001784:	4b1d      	ldr	r3, [pc, #116]	@ (80017fc <USART2_IRQHandler+0x100>)
 8001786:	607b      	str	r3, [r7, #4]
                    HAL_UART_Transmit(&huart2, (uint8_t*)backspace_seq, sizeof(backspace_seq) - 1, 1000);
 8001788:	1d39      	adds	r1, r7, #4
 800178a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800178e:	2203      	movs	r2, #3
 8001790:	4816      	ldr	r0, [pc, #88]	@ (80017ec <USART2_IRQHandler+0xf0>)
 8001792:	f002 f86d 	bl	8003870 <HAL_UART_Transmit>
                if (inPointer > 0) {
 8001796:	e01e      	b.n	80017d6 <USART2_IRQHandler+0xda>
                }
            } else if (inByte == '\t') {
 8001798:	7afb      	ldrb	r3, [r7, #11]
 800179a:	2b09      	cmp	r3, #9
 800179c:	d103      	bne.n	80017a6 <USART2_IRQHandler+0xaa>
                tabCompletion = true;
 800179e:	4b18      	ldr	r3, [pc, #96]	@ (8001800 <USART2_IRQHandler+0x104>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	701a      	strb	r2, [r3, #0]
 80017a4:	e017      	b.n	80017d6 <USART2_IRQHandler+0xda>
            } else {
                // Echo other characters and add to buffer
                if (inPointer < sizeof(inBuffer) - 1) {
 80017a6:	4b12      	ldr	r3, [pc, #72]	@ (80017f0 <USART2_IRQHandler+0xf4>)
 80017a8:	881b      	ldrh	r3, [r3, #0]
 80017aa:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d811      	bhi.n	80017d6 <USART2_IRQHandler+0xda>
                    HAL_UART_Transmit(&huart2, (uint8_t*)&inByte, 1, 1000);
 80017b2:	f107 010b 	add.w	r1, r7, #11
 80017b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ba:	2201      	movs	r2, #1
 80017bc:	480b      	ldr	r0, [pc, #44]	@ (80017ec <USART2_IRQHandler+0xf0>)
 80017be:	f002 f857 	bl	8003870 <HAL_UART_Transmit>
                    inBuffer[inPointer++] = inByte;
 80017c2:	4b0b      	ldr	r3, [pc, #44]	@ (80017f0 <USART2_IRQHandler+0xf4>)
 80017c4:	881b      	ldrh	r3, [r3, #0]
 80017c6:	1c5a      	adds	r2, r3, #1
 80017c8:	b291      	uxth	r1, r2
 80017ca:	4a09      	ldr	r2, [pc, #36]	@ (80017f0 <USART2_IRQHandler+0xf4>)
 80017cc:	8011      	strh	r1, [r2, #0]
 80017ce:	461a      	mov	r2, r3
 80017d0:	7af9      	ldrb	r1, [r7, #11]
 80017d2:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <USART2_IRQHandler+0xf8>)
 80017d4:	5499      	strb	r1, [r3, r2]
                }
            }
    }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017d6:	4805      	ldr	r0, [pc, #20]	@ (80017ec <USART2_IRQHandler+0xf0>)
 80017d8:	f002 f8d4 	bl	8003984 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017dc:	bf00      	nop
 80017de:	3710      	adds	r7, #16
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40004400 	.word	0x40004400
 80017e8:	08006118 	.word	0x08006118
 80017ec:	200000d8 	.word	0x200000d8
 80017f0:	20000160 	.word	0x20000160
 80017f4:	20000164 	.word	0x20000164
 80017f8:	20000964 	.word	0x20000964
 80017fc:	00082008 	.word	0x00082008
 8001800:	20000965 	.word	0x20000965

08001804 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return 1;
 8001808:	2301      	movs	r3, #1
}
 800180a:	4618      	mov	r0, r3
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <_kill>:

int _kill(int pid, int sig)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800181e:	f003 fbcd 	bl	8004fbc <__errno>
 8001822:	4603      	mov	r3, r0
 8001824:	2216      	movs	r2, #22
 8001826:	601a      	str	r2, [r3, #0]
  return -1;
 8001828:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800182c:	4618      	mov	r0, r3
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <_exit>:

void _exit (int status)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800183c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f7ff ffe7 	bl	8001814 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001846:	bf00      	nop
 8001848:	e7fd      	b.n	8001846 <_exit+0x12>

0800184a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b086      	sub	sp, #24
 800184e:	af00      	add	r7, sp, #0
 8001850:	60f8      	str	r0, [r7, #12]
 8001852:	60b9      	str	r1, [r7, #8]
 8001854:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001856:	2300      	movs	r3, #0
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	e00a      	b.n	8001872 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800185c:	f3af 8000 	nop.w
 8001860:	4601      	mov	r1, r0
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	1c5a      	adds	r2, r3, #1
 8001866:	60ba      	str	r2, [r7, #8]
 8001868:	b2ca      	uxtb	r2, r1
 800186a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	3301      	adds	r3, #1
 8001870:	617b      	str	r3, [r7, #20]
 8001872:	697a      	ldr	r2, [r7, #20]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	429a      	cmp	r2, r3
 8001878:	dbf0      	blt.n	800185c <_read+0x12>
  }

  return len;
 800187a:	687b      	ldr	r3, [r7, #4]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3718      	adds	r7, #24
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	e009      	b.n	80018aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	1c5a      	adds	r2, r3, #1
 800189a:	60ba      	str	r2, [r7, #8]
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	4618      	mov	r0, r3
 80018a0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	3301      	adds	r3, #1
 80018a8:	617b      	str	r3, [r7, #20]
 80018aa:	697a      	ldr	r2, [r7, #20]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	dbf1      	blt.n	8001896 <_write+0x12>
  }
  return len;
 80018b2:	687b      	ldr	r3, [r7, #4]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <_close>:

int _close(int file)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018e4:	605a      	str	r2, [r3, #4]
  return 0;
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <_isatty>:

int _isatty(int file)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018fc:	2301      	movs	r3, #1
}
 80018fe:	4618      	mov	r0, r3
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800190a:	b480      	push	{r7}
 800190c:	b085      	sub	sp, #20
 800190e:	af00      	add	r7, sp, #0
 8001910:	60f8      	str	r0, [r7, #12]
 8001912:	60b9      	str	r1, [r7, #8]
 8001914:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800192c:	4a14      	ldr	r2, [pc, #80]	@ (8001980 <_sbrk+0x5c>)
 800192e:	4b15      	ldr	r3, [pc, #84]	@ (8001984 <_sbrk+0x60>)
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001938:	4b13      	ldr	r3, [pc, #76]	@ (8001988 <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d102      	bne.n	8001946 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <_sbrk+0x64>)
 8001942:	4a12      	ldr	r2, [pc, #72]	@ (800198c <_sbrk+0x68>)
 8001944:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001946:	4b10      	ldr	r3, [pc, #64]	@ (8001988 <_sbrk+0x64>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	429a      	cmp	r2, r3
 8001952:	d207      	bcs.n	8001964 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001954:	f003 fb32 	bl	8004fbc <__errno>
 8001958:	4603      	mov	r3, r0
 800195a:	220c      	movs	r2, #12
 800195c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800195e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001962:	e009      	b.n	8001978 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001964:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <_sbrk+0x64>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800196a:	4b07      	ldr	r3, [pc, #28]	@ (8001988 <_sbrk+0x64>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4413      	add	r3, r2
 8001972:	4a05      	ldr	r2, [pc, #20]	@ (8001988 <_sbrk+0x64>)
 8001974:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001976:	68fb      	ldr	r3, [r7, #12]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3718      	adds	r7, #24
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20018000 	.word	0x20018000
 8001984:	00000400 	.word	0x00000400
 8001988:	20000968 	.word	0x20000968
 800198c:	20000ac0 	.word	0x20000ac0

08001990 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001994:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <SystemInit+0x20>)
 8001996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800199a:	4a05      	ldr	r2, [pc, #20]	@ (80019b0 <SystemInit+0x20>)
 800199c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <Reset_Handler>:
 80019b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019ec <LoopForever+0x2>
 80019b8:	f7ff ffea 	bl	8001990 <SystemInit>
 80019bc:	480c      	ldr	r0, [pc, #48]	@ (80019f0 <LoopForever+0x6>)
 80019be:	490d      	ldr	r1, [pc, #52]	@ (80019f4 <LoopForever+0xa>)
 80019c0:	4a0d      	ldr	r2, [pc, #52]	@ (80019f8 <LoopForever+0xe>)
 80019c2:	2300      	movs	r3, #0
 80019c4:	e002      	b.n	80019cc <LoopCopyDataInit>

080019c6 <CopyDataInit>:
 80019c6:	58d4      	ldr	r4, [r2, r3]
 80019c8:	50c4      	str	r4, [r0, r3]
 80019ca:	3304      	adds	r3, #4

080019cc <LoopCopyDataInit>:
 80019cc:	18c4      	adds	r4, r0, r3
 80019ce:	428c      	cmp	r4, r1
 80019d0:	d3f9      	bcc.n	80019c6 <CopyDataInit>
 80019d2:	4a0a      	ldr	r2, [pc, #40]	@ (80019fc <LoopForever+0x12>)
 80019d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001a00 <LoopForever+0x16>)
 80019d6:	2300      	movs	r3, #0
 80019d8:	e001      	b.n	80019de <LoopFillZerobss>

080019da <FillZerobss>:
 80019da:	6013      	str	r3, [r2, #0]
 80019dc:	3204      	adds	r2, #4

080019de <LoopFillZerobss>:
 80019de:	42a2      	cmp	r2, r4
 80019e0:	d3fb      	bcc.n	80019da <FillZerobss>
 80019e2:	f003 faf1 	bl	8004fc8 <__libc_init_array>
 80019e6:	f7ff fa01 	bl	8000dec <main>

080019ea <LoopForever>:
 80019ea:	e7fe      	b.n	80019ea <LoopForever>
 80019ec:	20018000 	.word	0x20018000
 80019f0:	20000000 	.word	0x20000000
 80019f4:	20000098 	.word	0x20000098
 80019f8:	08006254 	.word	0x08006254
 80019fc:	20000098 	.word	0x20000098
 8001a00:	20000abc 	.word	0x20000abc

08001a04 <ADC1_2_IRQHandler>:
 8001a04:	e7fe      	b.n	8001a04 <ADC1_2_IRQHandler>

08001a06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a10:	2003      	movs	r0, #3
 8001a12:	f000 f93d 	bl	8001c90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a16:	200f      	movs	r0, #15
 8001a18:	f000 f80e 	bl	8001a38 <HAL_InitTick>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d002      	beq.n	8001a28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	71fb      	strb	r3, [r7, #7]
 8001a26:	e001      	b.n	8001a2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a28:	f7ff fdb0 	bl	800158c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a40:	2300      	movs	r3, #0
 8001a42:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a44:	4b17      	ldr	r3, [pc, #92]	@ (8001aa4 <HAL_InitTick+0x6c>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d023      	beq.n	8001a94 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a4c:	4b16      	ldr	r3, [pc, #88]	@ (8001aa8 <HAL_InitTick+0x70>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b14      	ldr	r3, [pc, #80]	@ (8001aa4 <HAL_InitTick+0x6c>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	4619      	mov	r1, r3
 8001a56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a62:	4618      	mov	r0, r3
 8001a64:	f000 f949 	bl	8001cfa <HAL_SYSTICK_Config>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d10f      	bne.n	8001a8e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2b0f      	cmp	r3, #15
 8001a72:	d809      	bhi.n	8001a88 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a74:	2200      	movs	r2, #0
 8001a76:	6879      	ldr	r1, [r7, #4]
 8001a78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001a7c:	f000 f913 	bl	8001ca6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a80:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <HAL_InitTick+0x74>)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6013      	str	r3, [r2, #0]
 8001a86:	e007      	b.n	8001a98 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	73fb      	strb	r3, [r7, #15]
 8001a8c:	e004      	b.n	8001a98 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	73fb      	strb	r3, [r7, #15]
 8001a92:	e001      	b.n	8001a98 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000038 	.word	0x20000038
 8001aa8:	20000030 	.word	0x20000030
 8001aac:	20000034 	.word	0x20000034

08001ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ab4:	4b06      	ldr	r3, [pc, #24]	@ (8001ad0 <HAL_IncTick+0x20>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4b06      	ldr	r3, [pc, #24]	@ (8001ad4 <HAL_IncTick+0x24>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4413      	add	r3, r2
 8001ac0:	4a04      	ldr	r2, [pc, #16]	@ (8001ad4 <HAL_IncTick+0x24>)
 8001ac2:	6013      	str	r3, [r2, #0]
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	20000038 	.word	0x20000038
 8001ad4:	2000096c 	.word	0x2000096c

08001ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return uwTick;
 8001adc:	4b03      	ldr	r3, [pc, #12]	@ (8001aec <HAL_GetTick+0x14>)
 8001ade:	681b      	ldr	r3, [r3, #0]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	2000096c 	.word	0x2000096c

08001af0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b00:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <__NVIC_SetPriorityGrouping+0x44>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b06:	68ba      	ldr	r2, [r7, #8]
 8001b08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b22:	4a04      	ldr	r2, [pc, #16]	@ (8001b34 <__NVIC_SetPriorityGrouping+0x44>)
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	60d3      	str	r3, [r2, #12]
}
 8001b28:	bf00      	nop
 8001b2a:	3714      	adds	r7, #20
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	e000ed00 	.word	0xe000ed00

08001b38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b3c:	4b04      	ldr	r3, [pc, #16]	@ (8001b50 <__NVIC_GetPriorityGrouping+0x18>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	0a1b      	lsrs	r3, r3, #8
 8001b42:	f003 0307 	and.w	r3, r3, #7
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	db0b      	blt.n	8001b7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	f003 021f 	and.w	r2, r3, #31
 8001b6c:	4907      	ldr	r1, [pc, #28]	@ (8001b8c <__NVIC_EnableIRQ+0x38>)
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b72:	095b      	lsrs	r3, r3, #5
 8001b74:	2001      	movs	r0, #1
 8001b76:	fa00 f202 	lsl.w	r2, r0, r2
 8001b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b7e:	bf00      	nop
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	e000e100 	.word	0xe000e100

08001b90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	6039      	str	r1, [r7, #0]
 8001b9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	db0a      	blt.n	8001bba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	b2da      	uxtb	r2, r3
 8001ba8:	490c      	ldr	r1, [pc, #48]	@ (8001bdc <__NVIC_SetPriority+0x4c>)
 8001baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bae:	0112      	lsls	r2, r2, #4
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	440b      	add	r3, r1
 8001bb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb8:	e00a      	b.n	8001bd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	b2da      	uxtb	r2, r3
 8001bbe:	4908      	ldr	r1, [pc, #32]	@ (8001be0 <__NVIC_SetPriority+0x50>)
 8001bc0:	79fb      	ldrb	r3, [r7, #7]
 8001bc2:	f003 030f 	and.w	r3, r3, #15
 8001bc6:	3b04      	subs	r3, #4
 8001bc8:	0112      	lsls	r2, r2, #4
 8001bca:	b2d2      	uxtb	r2, r2
 8001bcc:	440b      	add	r3, r1
 8001bce:	761a      	strb	r2, [r3, #24]
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000e100 	.word	0xe000e100
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b089      	sub	sp, #36	@ 0x24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	f1c3 0307 	rsb	r3, r3, #7
 8001bfe:	2b04      	cmp	r3, #4
 8001c00:	bf28      	it	cs
 8001c02:	2304      	movcs	r3, #4
 8001c04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	3304      	adds	r3, #4
 8001c0a:	2b06      	cmp	r3, #6
 8001c0c:	d902      	bls.n	8001c14 <NVIC_EncodePriority+0x30>
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	3b03      	subs	r3, #3
 8001c12:	e000      	b.n	8001c16 <NVIC_EncodePriority+0x32>
 8001c14:	2300      	movs	r3, #0
 8001c16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c22:	43da      	mvns	r2, r3
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	401a      	ands	r2, r3
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c2c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	fa01 f303 	lsl.w	r3, r1, r3
 8001c36:	43d9      	mvns	r1, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c3c:	4313      	orrs	r3, r2
         );
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3724      	adds	r7, #36	@ 0x24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3b01      	subs	r3, #1
 8001c58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c5c:	d301      	bcc.n	8001c62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e00f      	b.n	8001c82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c62:	4a0a      	ldr	r2, [pc, #40]	@ (8001c8c <SysTick_Config+0x40>)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c6a:	210f      	movs	r1, #15
 8001c6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c70:	f7ff ff8e 	bl	8001b90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c74:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <SysTick_Config+0x40>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c7a:	4b04      	ldr	r3, [pc, #16]	@ (8001c8c <SysTick_Config+0x40>)
 8001c7c:	2207      	movs	r2, #7
 8001c7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	e000e010 	.word	0xe000e010

08001c90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f7ff ff29 	bl	8001af0 <__NVIC_SetPriorityGrouping>
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b086      	sub	sp, #24
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	4603      	mov	r3, r0
 8001cae:	60b9      	str	r1, [r7, #8]
 8001cb0:	607a      	str	r2, [r7, #4]
 8001cb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb8:	f7ff ff3e 	bl	8001b38 <__NVIC_GetPriorityGrouping>
 8001cbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	68b9      	ldr	r1, [r7, #8]
 8001cc2:	6978      	ldr	r0, [r7, #20]
 8001cc4:	f7ff ff8e 	bl	8001be4 <NVIC_EncodePriority>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cce:	4611      	mov	r1, r2
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff ff5d 	bl	8001b90 <__NVIC_SetPriority>
}
 8001cd6:	bf00      	nop
 8001cd8:	3718      	adds	r7, #24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b082      	sub	sp, #8
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff ff31 	bl	8001b54 <__NVIC_EnableIRQ>
}
 8001cf2:	bf00      	nop
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b082      	sub	sp, #8
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff ffa2 	bl	8001c4c <SysTick_Config>
 8001d08:	4603      	mov	r3, r0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b085      	sub	sp, #20
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d008      	beq.n	8001d3c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2204      	movs	r2, #4
 8001d2e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e022      	b.n	8001d82 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f022 020e 	bic.w	r2, r2, #14
 8001d4a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 0201 	bic.w	r2, r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d60:	f003 021c 	and.w	r2, r3, #28
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d68:	2101      	movs	r1, #1
 8001d6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d6e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b084      	sub	sp, #16
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d96:	2300      	movs	r3, #0
 8001d98:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d005      	beq.n	8001db2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2204      	movs	r2, #4
 8001daa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	73fb      	strb	r3, [r7, #15]
 8001db0:	e029      	b.n	8001e06 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f022 020e 	bic.w	r2, r2, #14
 8001dc0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 0201 	bic.w	r2, r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dd6:	f003 021c 	and.w	r2, r3, #28
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dde:	2101      	movs	r1, #1
 8001de0:	fa01 f202 	lsl.w	r2, r1, r2
 8001de4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2201      	movs	r2, #1
 8001dea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2200      	movs	r2, #0
 8001df2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d003      	beq.n	8001e06 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	4798      	blx	r3
    }
  }
  return status;
 8001e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3710      	adds	r7, #16
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b087      	sub	sp, #28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e1e:	e17f      	b.n	8002120 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	2101      	movs	r1, #1
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	fa01 f303 	lsl.w	r3, r1, r3
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 8171 	beq.w	800211a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f003 0303 	and.w	r3, r3, #3
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d005      	beq.n	8001e50 <HAL_GPIO_Init+0x40>
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 0303 	and.w	r3, r3, #3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d130      	bne.n	8001eb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	2203      	movs	r2, #3
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	43db      	mvns	r3, r3
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	4013      	ands	r3, r2
 8001e66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e86:	2201      	movs	r2, #1
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	43db      	mvns	r3, r3
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	4013      	ands	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	091b      	lsrs	r3, r3, #4
 8001e9c:	f003 0201 	and.w	r2, r3, #1
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f003 0303 	and.w	r3, r3, #3
 8001eba:	2b03      	cmp	r3, #3
 8001ebc:	d118      	bne.n	8001ef0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	08db      	lsrs	r3, r3, #3
 8001eda:	f003 0201 	and.w	r2, r3, #1
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f003 0303 	and.w	r3, r3, #3
 8001ef8:	2b03      	cmp	r3, #3
 8001efa:	d017      	beq.n	8001f2c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	2203      	movs	r2, #3
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	4013      	ands	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f003 0303 	and.w	r3, r3, #3
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d123      	bne.n	8001f80 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	08da      	lsrs	r2, r3, #3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3208      	adds	r2, #8
 8001f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f44:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	f003 0307 	and.w	r3, r3, #7
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	220f      	movs	r2, #15
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	691a      	ldr	r2, [r3, #16]
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	f003 0307 	and.w	r3, r3, #7
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	08da      	lsrs	r2, r3, #3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	3208      	adds	r2, #8
 8001f7a:	6939      	ldr	r1, [r7, #16]
 8001f7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	2203      	movs	r2, #3
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	43db      	mvns	r3, r3
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	4013      	ands	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 0203 	and.w	r2, r3, #3
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	f000 80ac 	beq.w	800211a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fc2:	4b5f      	ldr	r3, [pc, #380]	@ (8002140 <HAL_GPIO_Init+0x330>)
 8001fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc6:	4a5e      	ldr	r2, [pc, #376]	@ (8002140 <HAL_GPIO_Init+0x330>)
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fce:	4b5c      	ldr	r3, [pc, #368]	@ (8002140 <HAL_GPIO_Init+0x330>)
 8001fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	60bb      	str	r3, [r7, #8]
 8001fd8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fda:	4a5a      	ldr	r2, [pc, #360]	@ (8002144 <HAL_GPIO_Init+0x334>)
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	089b      	lsrs	r3, r3, #2
 8001fe0:	3302      	adds	r3, #2
 8001fe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	f003 0303 	and.w	r3, r3, #3
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	220f      	movs	r2, #15
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	693a      	ldr	r2, [r7, #16]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002004:	d025      	beq.n	8002052 <HAL_GPIO_Init+0x242>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a4f      	ldr	r2, [pc, #316]	@ (8002148 <HAL_GPIO_Init+0x338>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d01f      	beq.n	800204e <HAL_GPIO_Init+0x23e>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a4e      	ldr	r2, [pc, #312]	@ (800214c <HAL_GPIO_Init+0x33c>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d019      	beq.n	800204a <HAL_GPIO_Init+0x23a>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a4d      	ldr	r2, [pc, #308]	@ (8002150 <HAL_GPIO_Init+0x340>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d013      	beq.n	8002046 <HAL_GPIO_Init+0x236>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a4c      	ldr	r2, [pc, #304]	@ (8002154 <HAL_GPIO_Init+0x344>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d00d      	beq.n	8002042 <HAL_GPIO_Init+0x232>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a4b      	ldr	r2, [pc, #300]	@ (8002158 <HAL_GPIO_Init+0x348>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d007      	beq.n	800203e <HAL_GPIO_Init+0x22e>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a4a      	ldr	r2, [pc, #296]	@ (800215c <HAL_GPIO_Init+0x34c>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d101      	bne.n	800203a <HAL_GPIO_Init+0x22a>
 8002036:	2306      	movs	r3, #6
 8002038:	e00c      	b.n	8002054 <HAL_GPIO_Init+0x244>
 800203a:	2307      	movs	r3, #7
 800203c:	e00a      	b.n	8002054 <HAL_GPIO_Init+0x244>
 800203e:	2305      	movs	r3, #5
 8002040:	e008      	b.n	8002054 <HAL_GPIO_Init+0x244>
 8002042:	2304      	movs	r3, #4
 8002044:	e006      	b.n	8002054 <HAL_GPIO_Init+0x244>
 8002046:	2303      	movs	r3, #3
 8002048:	e004      	b.n	8002054 <HAL_GPIO_Init+0x244>
 800204a:	2302      	movs	r3, #2
 800204c:	e002      	b.n	8002054 <HAL_GPIO_Init+0x244>
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <HAL_GPIO_Init+0x244>
 8002052:	2300      	movs	r3, #0
 8002054:	697a      	ldr	r2, [r7, #20]
 8002056:	f002 0203 	and.w	r2, r2, #3
 800205a:	0092      	lsls	r2, r2, #2
 800205c:	4093      	lsls	r3, r2
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002064:	4937      	ldr	r1, [pc, #220]	@ (8002144 <HAL_GPIO_Init+0x334>)
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	089b      	lsrs	r3, r3, #2
 800206a:	3302      	adds	r3, #2
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002072:	4b3b      	ldr	r3, [pc, #236]	@ (8002160 <HAL_GPIO_Init+0x350>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	43db      	mvns	r3, r3
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	4013      	ands	r3, r2
 8002080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4313      	orrs	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002096:	4a32      	ldr	r2, [pc, #200]	@ (8002160 <HAL_GPIO_Init+0x350>)
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800209c:	4b30      	ldr	r3, [pc, #192]	@ (8002160 <HAL_GPIO_Init+0x350>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d003      	beq.n	80020c0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	4313      	orrs	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020c0:	4a27      	ldr	r2, [pc, #156]	@ (8002160 <HAL_GPIO_Init+0x350>)
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80020c6:	4b26      	ldr	r3, [pc, #152]	@ (8002160 <HAL_GPIO_Init+0x350>)
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	43db      	mvns	r3, r3
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	4013      	ands	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80020e2:	693a      	ldr	r2, [r7, #16]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002160 <HAL_GPIO_Init+0x350>)
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80020f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002160 <HAL_GPIO_Init+0x350>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	43db      	mvns	r3, r3
 80020fa:	693a      	ldr	r2, [r7, #16]
 80020fc:	4013      	ands	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002108:	2b00      	cmp	r3, #0
 800210a:	d003      	beq.n	8002114 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	4313      	orrs	r3, r2
 8002112:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002114:	4a12      	ldr	r2, [pc, #72]	@ (8002160 <HAL_GPIO_Init+0x350>)
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	3301      	adds	r3, #1
 800211e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	fa22 f303 	lsr.w	r3, r2, r3
 800212a:	2b00      	cmp	r3, #0
 800212c:	f47f ae78 	bne.w	8001e20 <HAL_GPIO_Init+0x10>
  }
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	371c      	adds	r7, #28
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	40021000 	.word	0x40021000
 8002144:	40010000 	.word	0x40010000
 8002148:	48000400 	.word	0x48000400
 800214c:	48000800 	.word	0x48000800
 8002150:	48000c00 	.word	0x48000c00
 8002154:	48001000 	.word	0x48001000
 8002158:	48001400 	.word	0x48001400
 800215c:	48001800 	.word	0x48001800
 8002160:	40010400 	.word	0x40010400

08002164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	807b      	strh	r3, [r7, #2]
 8002170:	4613      	mov	r3, r2
 8002172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002174:	787b      	ldrb	r3, [r7, #1]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800217a:	887a      	ldrh	r2, [r7, #2]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002180:	e002      	b.n	8002188 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002182:	887a      	ldrh	r2, [r7, #2]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002198:	4b04      	ldr	r3, [pc, #16]	@ (80021ac <HAL_PWREx_GetVoltageRange+0x18>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	40007000 	.word	0x40007000

080021b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021be:	d130      	bne.n	8002222 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021c0:	4b23      	ldr	r3, [pc, #140]	@ (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021cc:	d038      	beq.n	8002240 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021ce:	4b20      	ldr	r3, [pc, #128]	@ (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021de:	4b1d      	ldr	r3, [pc, #116]	@ (8002254 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2232      	movs	r2, #50	@ 0x32
 80021e4:	fb02 f303 	mul.w	r3, r2, r3
 80021e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002258 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80021ea:	fba2 2303 	umull	r2, r3, r2, r3
 80021ee:	0c9b      	lsrs	r3, r3, #18
 80021f0:	3301      	adds	r3, #1
 80021f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021f4:	e002      	b.n	80021fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021fc:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021fe:	695b      	ldr	r3, [r3, #20]
 8002200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002204:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002208:	d102      	bne.n	8002210 <HAL_PWREx_ControlVoltageScaling+0x60>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1f2      	bne.n	80021f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002210:	4b0f      	ldr	r3, [pc, #60]	@ (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800221c:	d110      	bne.n	8002240 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e00f      	b.n	8002242 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002222:	4b0b      	ldr	r3, [pc, #44]	@ (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800222a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800222e:	d007      	beq.n	8002240 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002230:	4b07      	ldr	r3, [pc, #28]	@ (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002238:	4a05      	ldr	r2, [pc, #20]	@ (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800223a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800223e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40007000 	.word	0x40007000
 8002254:	20000030 	.word	0x20000030
 8002258:	431bde83 	.word	0x431bde83

0800225c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e3ca      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800226e:	4b97      	ldr	r3, [pc, #604]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 030c 	and.w	r3, r3, #12
 8002276:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002278:	4b94      	ldr	r3, [pc, #592]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f003 0303 	and.w	r3, r3, #3
 8002280:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0310 	and.w	r3, r3, #16
 800228a:	2b00      	cmp	r3, #0
 800228c:	f000 80e4 	beq.w	8002458 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d007      	beq.n	80022a6 <HAL_RCC_OscConfig+0x4a>
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	2b0c      	cmp	r3, #12
 800229a:	f040 808b 	bne.w	80023b4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	f040 8087 	bne.w	80023b4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022a6:	4b89      	ldr	r3, [pc, #548]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d005      	beq.n	80022be <HAL_RCC_OscConfig+0x62>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	699b      	ldr	r3, [r3, #24]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e3a2      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1a      	ldr	r2, [r3, #32]
 80022c2:	4b82      	ldr	r3, [pc, #520]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0308 	and.w	r3, r3, #8
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d004      	beq.n	80022d8 <HAL_RCC_OscConfig+0x7c>
 80022ce:	4b7f      	ldr	r3, [pc, #508]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022d6:	e005      	b.n	80022e4 <HAL_RCC_OscConfig+0x88>
 80022d8:	4b7c      	ldr	r3, [pc, #496]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80022da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80022de:	091b      	lsrs	r3, r3, #4
 80022e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d223      	bcs.n	8002330 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a1b      	ldr	r3, [r3, #32]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 fd55 	bl	8002d9c <RCC_SetFlashLatencyFromMSIRange>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e383      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022fc:	4b73      	ldr	r3, [pc, #460]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a72      	ldr	r2, [pc, #456]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002302:	f043 0308 	orr.w	r3, r3, #8
 8002306:	6013      	str	r3, [r2, #0]
 8002308:	4b70      	ldr	r3, [pc, #448]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	496d      	ldr	r1, [pc, #436]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002316:	4313      	orrs	r3, r2
 8002318:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800231a:	4b6c      	ldr	r3, [pc, #432]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	021b      	lsls	r3, r3, #8
 8002328:	4968      	ldr	r1, [pc, #416]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800232a:	4313      	orrs	r3, r2
 800232c:	604b      	str	r3, [r1, #4]
 800232e:	e025      	b.n	800237c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002330:	4b66      	ldr	r3, [pc, #408]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a65      	ldr	r2, [pc, #404]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002336:	f043 0308 	orr.w	r3, r3, #8
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	4b63      	ldr	r3, [pc, #396]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	4960      	ldr	r1, [pc, #384]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800234e:	4b5f      	ldr	r3, [pc, #380]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	021b      	lsls	r3, r3, #8
 800235c:	495b      	ldr	r1, [pc, #364]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800235e:	4313      	orrs	r3, r2
 8002360:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d109      	bne.n	800237c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	4618      	mov	r0, r3
 800236e:	f000 fd15 	bl	8002d9c <RCC_SetFlashLatencyFromMSIRange>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e343      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800237c:	f000 fc4a 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 8002380:	4602      	mov	r2, r0
 8002382:	4b52      	ldr	r3, [pc, #328]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	091b      	lsrs	r3, r3, #4
 8002388:	f003 030f 	and.w	r3, r3, #15
 800238c:	4950      	ldr	r1, [pc, #320]	@ (80024d0 <HAL_RCC_OscConfig+0x274>)
 800238e:	5ccb      	ldrb	r3, [r1, r3]
 8002390:	f003 031f 	and.w	r3, r3, #31
 8002394:	fa22 f303 	lsr.w	r3, r2, r3
 8002398:	4a4e      	ldr	r2, [pc, #312]	@ (80024d4 <HAL_RCC_OscConfig+0x278>)
 800239a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800239c:	4b4e      	ldr	r3, [pc, #312]	@ (80024d8 <HAL_RCC_OscConfig+0x27c>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff fb49 	bl	8001a38 <HAL_InitTick>
 80023a6:	4603      	mov	r3, r0
 80023a8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d052      	beq.n	8002456 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	e327      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d032      	beq.n	8002422 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023bc:	4b43      	ldr	r3, [pc, #268]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a42      	ldr	r2, [pc, #264]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80023c2:	f043 0301 	orr.w	r3, r3, #1
 80023c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023c8:	f7ff fb86 	bl	8001ad8 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023d0:	f7ff fb82 	bl	8001ad8 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e310      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023e2:	4b3a      	ldr	r3, [pc, #232]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023ee:	4b37      	ldr	r3, [pc, #220]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a36      	ldr	r2, [pc, #216]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80023f4:	f043 0308 	orr.w	r3, r3, #8
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	4b34      	ldr	r3, [pc, #208]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	4931      	ldr	r1, [pc, #196]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002408:	4313      	orrs	r3, r2
 800240a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800240c:	4b2f      	ldr	r3, [pc, #188]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	492c      	ldr	r1, [pc, #176]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800241c:	4313      	orrs	r3, r2
 800241e:	604b      	str	r3, [r1, #4]
 8002420:	e01a      	b.n	8002458 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002422:	4b2a      	ldr	r3, [pc, #168]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a29      	ldr	r2, [pc, #164]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002428:	f023 0301 	bic.w	r3, r3, #1
 800242c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800242e:	f7ff fb53 	bl	8001ad8 <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002436:	f7ff fb4f 	bl	8001ad8 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e2dd      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002448:	4b20      	ldr	r3, [pc, #128]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f0      	bne.n	8002436 <HAL_RCC_OscConfig+0x1da>
 8002454:	e000      	b.n	8002458 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002456:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	d074      	beq.n	800254e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	2b08      	cmp	r3, #8
 8002468:	d005      	beq.n	8002476 <HAL_RCC_OscConfig+0x21a>
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	2b0c      	cmp	r3, #12
 800246e:	d10e      	bne.n	800248e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	2b03      	cmp	r3, #3
 8002474:	d10b      	bne.n	800248e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002476:	4b15      	ldr	r3, [pc, #84]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d064      	beq.n	800254c <HAL_RCC_OscConfig+0x2f0>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d160      	bne.n	800254c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e2ba      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002496:	d106      	bne.n	80024a6 <HAL_RCC_OscConfig+0x24a>
 8002498:	4b0c      	ldr	r3, [pc, #48]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a0b      	ldr	r2, [pc, #44]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 800249e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024a2:	6013      	str	r3, [r2, #0]
 80024a4:	e026      	b.n	80024f4 <HAL_RCC_OscConfig+0x298>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024ae:	d115      	bne.n	80024dc <HAL_RCC_OscConfig+0x280>
 80024b0:	4b06      	ldr	r3, [pc, #24]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a05      	ldr	r2, [pc, #20]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80024b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024ba:	6013      	str	r3, [r2, #0]
 80024bc:	4b03      	ldr	r3, [pc, #12]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a02      	ldr	r2, [pc, #8]	@ (80024cc <HAL_RCC_OscConfig+0x270>)
 80024c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024c6:	6013      	str	r3, [r2, #0]
 80024c8:	e014      	b.n	80024f4 <HAL_RCC_OscConfig+0x298>
 80024ca:	bf00      	nop
 80024cc:	40021000 	.word	0x40021000
 80024d0:	0800611c 	.word	0x0800611c
 80024d4:	20000030 	.word	0x20000030
 80024d8:	20000034 	.word	0x20000034
 80024dc:	4ba0      	ldr	r3, [pc, #640]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a9f      	ldr	r2, [pc, #636]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80024e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024e6:	6013      	str	r3, [r2, #0]
 80024e8:	4b9d      	ldr	r3, [pc, #628]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a9c      	ldr	r2, [pc, #624]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80024ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d013      	beq.n	8002524 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fc:	f7ff faec 	bl	8001ad8 <HAL_GetTick>
 8002500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002502:	e008      	b.n	8002516 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002504:	f7ff fae8 	bl	8001ad8 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b64      	cmp	r3, #100	@ 0x64
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e276      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002516:	4b92      	ldr	r3, [pc, #584]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d0f0      	beq.n	8002504 <HAL_RCC_OscConfig+0x2a8>
 8002522:	e014      	b.n	800254e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002524:	f7ff fad8 	bl	8001ad8 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800252c:	f7ff fad4 	bl	8001ad8 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b64      	cmp	r3, #100	@ 0x64
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e262      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800253e:	4b88      	ldr	r3, [pc, #544]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1f0      	bne.n	800252c <HAL_RCC_OscConfig+0x2d0>
 800254a:	e000      	b.n	800254e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800254c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d060      	beq.n	800261c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	2b04      	cmp	r3, #4
 800255e:	d005      	beq.n	800256c <HAL_RCC_OscConfig+0x310>
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	2b0c      	cmp	r3, #12
 8002564:	d119      	bne.n	800259a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	2b02      	cmp	r3, #2
 800256a:	d116      	bne.n	800259a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800256c:	4b7c      	ldr	r3, [pc, #496]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <HAL_RCC_OscConfig+0x328>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e23f      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002584:	4b76      	ldr	r3, [pc, #472]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	061b      	lsls	r3, r3, #24
 8002592:	4973      	ldr	r1, [pc, #460]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002598:	e040      	b.n	800261c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d023      	beq.n	80025ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a2:	4b6f      	ldr	r3, [pc, #444]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a6e      	ldr	r2, [pc, #440]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80025a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ae:	f7ff fa93 	bl	8001ad8 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025b6:	f7ff fa8f 	bl	8001ad8 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e21d      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025c8:	4b65      	ldr	r3, [pc, #404]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0f0      	beq.n	80025b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d4:	4b62      	ldr	r3, [pc, #392]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	061b      	lsls	r3, r3, #24
 80025e2:	495f      	ldr	r1, [pc, #380]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80025e4:	4313      	orrs	r3, r2
 80025e6:	604b      	str	r3, [r1, #4]
 80025e8:	e018      	b.n	800261c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ea:	4b5d      	ldr	r3, [pc, #372]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80025f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f6:	f7ff fa6f 	bl	8001ad8 <HAL_GetTick>
 80025fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025fc:	e008      	b.n	8002610 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025fe:	f7ff fa6b 	bl	8001ad8 <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	2b02      	cmp	r3, #2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e1f9      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002610:	4b53      	ldr	r3, [pc, #332]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1f0      	bne.n	80025fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0308 	and.w	r3, r3, #8
 8002624:	2b00      	cmp	r3, #0
 8002626:	d03c      	beq.n	80026a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d01c      	beq.n	800266a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002630:	4b4b      	ldr	r3, [pc, #300]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002632:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002636:	4a4a      	ldr	r2, [pc, #296]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002638:	f043 0301 	orr.w	r3, r3, #1
 800263c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002640:	f7ff fa4a 	bl	8001ad8 <HAL_GetTick>
 8002644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002648:	f7ff fa46 	bl	8001ad8 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e1d4      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800265a:	4b41      	ldr	r3, [pc, #260]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 800265c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0ef      	beq.n	8002648 <HAL_RCC_OscConfig+0x3ec>
 8002668:	e01b      	b.n	80026a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800266a:	4b3d      	ldr	r3, [pc, #244]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 800266c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002670:	4a3b      	ldr	r2, [pc, #236]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002672:	f023 0301 	bic.w	r3, r3, #1
 8002676:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800267a:	f7ff fa2d 	bl	8001ad8 <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002680:	e008      	b.n	8002694 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002682:	f7ff fa29 	bl	8001ad8 <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e1b7      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002694:	4b32      	ldr	r3, [pc, #200]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002696:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1ef      	bne.n	8002682 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0304 	and.w	r3, r3, #4
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 80a6 	beq.w	80027fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026b0:	2300      	movs	r3, #0
 80026b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80026b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d10d      	bne.n	80026dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026c0:	4b27      	ldr	r3, [pc, #156]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80026c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026c4:	4a26      	ldr	r2, [pc, #152]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80026c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80026cc:	4b24      	ldr	r3, [pc, #144]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 80026ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026d8:	2301      	movs	r3, #1
 80026da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026dc:	4b21      	ldr	r3, [pc, #132]	@ (8002764 <HAL_RCC_OscConfig+0x508>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d118      	bne.n	800271a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002764 <HAL_RCC_OscConfig+0x508>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a1d      	ldr	r2, [pc, #116]	@ (8002764 <HAL_RCC_OscConfig+0x508>)
 80026ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026f4:	f7ff f9f0 	bl	8001ad8 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026fc:	f7ff f9ec 	bl	8001ad8 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b02      	cmp	r3, #2
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e17a      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800270e:	4b15      	ldr	r3, [pc, #84]	@ (8002764 <HAL_RCC_OscConfig+0x508>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002716:	2b00      	cmp	r3, #0
 8002718:	d0f0      	beq.n	80026fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d108      	bne.n	8002734 <HAL_RCC_OscConfig+0x4d8>
 8002722:	4b0f      	ldr	r3, [pc, #60]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002724:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002728:	4a0d      	ldr	r2, [pc, #52]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 800272a:	f043 0301 	orr.w	r3, r3, #1
 800272e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002732:	e029      	b.n	8002788 <HAL_RCC_OscConfig+0x52c>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	2b05      	cmp	r3, #5
 800273a:	d115      	bne.n	8002768 <HAL_RCC_OscConfig+0x50c>
 800273c:	4b08      	ldr	r3, [pc, #32]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 800273e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002742:	4a07      	ldr	r2, [pc, #28]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002744:	f043 0304 	orr.w	r3, r3, #4
 8002748:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800274c:	4b04      	ldr	r3, [pc, #16]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 800274e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002752:	4a03      	ldr	r2, [pc, #12]	@ (8002760 <HAL_RCC_OscConfig+0x504>)
 8002754:	f043 0301 	orr.w	r3, r3, #1
 8002758:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800275c:	e014      	b.n	8002788 <HAL_RCC_OscConfig+0x52c>
 800275e:	bf00      	nop
 8002760:	40021000 	.word	0x40021000
 8002764:	40007000 	.word	0x40007000
 8002768:	4b9c      	ldr	r3, [pc, #624]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 800276a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800276e:	4a9b      	ldr	r2, [pc, #620]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002770:	f023 0301 	bic.w	r3, r3, #1
 8002774:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002778:	4b98      	ldr	r3, [pc, #608]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 800277a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277e:	4a97      	ldr	r2, [pc, #604]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002780:	f023 0304 	bic.w	r3, r3, #4
 8002784:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d016      	beq.n	80027be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002790:	f7ff f9a2 	bl	8001ad8 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002796:	e00a      	b.n	80027ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002798:	f7ff f99e 	bl	8001ad8 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e12a      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ae:	4b8b      	ldr	r3, [pc, #556]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80027b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027b4:	f003 0302 	and.w	r3, r3, #2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d0ed      	beq.n	8002798 <HAL_RCC_OscConfig+0x53c>
 80027bc:	e015      	b.n	80027ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027be:	f7ff f98b 	bl	8001ad8 <HAL_GetTick>
 80027c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027c4:	e00a      	b.n	80027dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c6:	f7ff f987 	bl	8001ad8 <HAL_GetTick>
 80027ca:	4602      	mov	r2, r0
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e113      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027dc:	4b7f      	ldr	r3, [pc, #508]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80027de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1ed      	bne.n	80027c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027ea:	7ffb      	ldrb	r3, [r7, #31]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d105      	bne.n	80027fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027f0:	4b7a      	ldr	r3, [pc, #488]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80027f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f4:	4a79      	ldr	r2, [pc, #484]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80027f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027fa:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002800:	2b00      	cmp	r3, #0
 8002802:	f000 80fe 	beq.w	8002a02 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800280a:	2b02      	cmp	r3, #2
 800280c:	f040 80d0 	bne.w	80029b0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002810:	4b72      	ldr	r3, [pc, #456]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	f003 0203 	and.w	r2, r3, #3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002820:	429a      	cmp	r2, r3
 8002822:	d130      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	3b01      	subs	r3, #1
 8002830:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002832:	429a      	cmp	r2, r3
 8002834:	d127      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002840:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002842:	429a      	cmp	r2, r3
 8002844:	d11f      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002850:	2a07      	cmp	r2, #7
 8002852:	bf14      	ite	ne
 8002854:	2201      	movne	r2, #1
 8002856:	2200      	moveq	r2, #0
 8002858:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800285a:	4293      	cmp	r3, r2
 800285c:	d113      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	085b      	lsrs	r3, r3, #1
 800286a:	3b01      	subs	r3, #1
 800286c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800286e:	429a      	cmp	r2, r3
 8002870:	d109      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287c:	085b      	lsrs	r3, r3, #1
 800287e:	3b01      	subs	r3, #1
 8002880:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002882:	429a      	cmp	r2, r3
 8002884:	d06e      	beq.n	8002964 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	2b0c      	cmp	r3, #12
 800288a:	d069      	beq.n	8002960 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800288c:	4b53      	ldr	r3, [pc, #332]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d105      	bne.n	80028a4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002898:	4b50      	ldr	r3, [pc, #320]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e0ad      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80028a8:	4b4c      	ldr	r3, [pc, #304]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a4b      	ldr	r2, [pc, #300]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80028ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028b4:	f7ff f910 	bl	8001ad8 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028bc:	f7ff f90c 	bl	8001ad8 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e09a      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ce:	4b43      	ldr	r3, [pc, #268]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028da:	4b40      	ldr	r3, [pc, #256]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	4b40      	ldr	r3, [pc, #256]	@ (80029e0 <HAL_RCC_OscConfig+0x784>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80028ea:	3a01      	subs	r2, #1
 80028ec:	0112      	lsls	r2, r2, #4
 80028ee:	4311      	orrs	r1, r2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80028f4:	0212      	lsls	r2, r2, #8
 80028f6:	4311      	orrs	r1, r2
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80028fc:	0852      	lsrs	r2, r2, #1
 80028fe:	3a01      	subs	r2, #1
 8002900:	0552      	lsls	r2, r2, #21
 8002902:	4311      	orrs	r1, r2
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002908:	0852      	lsrs	r2, r2, #1
 800290a:	3a01      	subs	r2, #1
 800290c:	0652      	lsls	r2, r2, #25
 800290e:	4311      	orrs	r1, r2
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002914:	0912      	lsrs	r2, r2, #4
 8002916:	0452      	lsls	r2, r2, #17
 8002918:	430a      	orrs	r2, r1
 800291a:	4930      	ldr	r1, [pc, #192]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 800291c:	4313      	orrs	r3, r2
 800291e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002920:	4b2e      	ldr	r3, [pc, #184]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a2d      	ldr	r2, [pc, #180]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002926:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800292a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800292c:	4b2b      	ldr	r3, [pc, #172]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	4a2a      	ldr	r2, [pc, #168]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002936:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002938:	f7ff f8ce 	bl	8001ad8 <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002940:	f7ff f8ca 	bl	8001ad8 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e058      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002952:	4b22      	ldr	r3, [pc, #136]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d0f0      	beq.n	8002940 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800295e:	e050      	b.n	8002a02 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e04f      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002964:	4b1d      	ldr	r3, [pc, #116]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d148      	bne.n	8002a02 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002970:	4b1a      	ldr	r3, [pc, #104]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a19      	ldr	r2, [pc, #100]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002976:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800297a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800297c:	4b17      	ldr	r3, [pc, #92]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	4a16      	ldr	r2, [pc, #88]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 8002982:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002986:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002988:	f7ff f8a6 	bl	8001ad8 <HAL_GetTick>
 800298c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002990:	f7ff f8a2 	bl	8001ad8 <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e030      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029a2:	4b0e      	ldr	r3, [pc, #56]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d0f0      	beq.n	8002990 <HAL_RCC_OscConfig+0x734>
 80029ae:	e028      	b.n	8002a02 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	2b0c      	cmp	r3, #12
 80029b4:	d023      	beq.n	80029fe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b6:	4b09      	ldr	r3, [pc, #36]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a08      	ldr	r2, [pc, #32]	@ (80029dc <HAL_RCC_OscConfig+0x780>)
 80029bc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c2:	f7ff f889 	bl	8001ad8 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029c8:	e00c      	b.n	80029e4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ca:	f7ff f885 	bl	8001ad8 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d905      	bls.n	80029e4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e013      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
 80029dc:	40021000 	.word	0x40021000
 80029e0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029e4:	4b09      	ldr	r3, [pc, #36]	@ (8002a0c <HAL_RCC_OscConfig+0x7b0>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1ec      	bne.n	80029ca <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029f0:	4b06      	ldr	r3, [pc, #24]	@ (8002a0c <HAL_RCC_OscConfig+0x7b0>)
 80029f2:	68da      	ldr	r2, [r3, #12]
 80029f4:	4905      	ldr	r1, [pc, #20]	@ (8002a0c <HAL_RCC_OscConfig+0x7b0>)
 80029f6:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <HAL_RCC_OscConfig+0x7b4>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	60cb      	str	r3, [r1, #12]
 80029fc:	e001      	b.n	8002a02 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e000      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3720      	adds	r7, #32
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	feeefffc 	.word	0xfeeefffc

08002a14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d101      	bne.n	8002a28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e0e7      	b.n	8002bf8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a28:	4b75      	ldr	r3, [pc, #468]	@ (8002c00 <HAL_RCC_ClockConfig+0x1ec>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	683a      	ldr	r2, [r7, #0]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d910      	bls.n	8002a58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a36:	4b72      	ldr	r3, [pc, #456]	@ (8002c00 <HAL_RCC_ClockConfig+0x1ec>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f023 0207 	bic.w	r2, r3, #7
 8002a3e:	4970      	ldr	r1, [pc, #448]	@ (8002c00 <HAL_RCC_ClockConfig+0x1ec>)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a46:	4b6e      	ldr	r3, [pc, #440]	@ (8002c00 <HAL_RCC_ClockConfig+0x1ec>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0307 	and.w	r3, r3, #7
 8002a4e:	683a      	ldr	r2, [r7, #0]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d001      	beq.n	8002a58 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e0cf      	b.n	8002bf8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d010      	beq.n	8002a86 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	4b66      	ldr	r3, [pc, #408]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d908      	bls.n	8002a86 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a74:	4b63      	ldr	r3, [pc, #396]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	4960      	ldr	r1, [pc, #384]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d04c      	beq.n	8002b2c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b03      	cmp	r3, #3
 8002a98:	d107      	bne.n	8002aaa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a9a:	4b5a      	ldr	r3, [pc, #360]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d121      	bne.n	8002aea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e0a6      	b.n	8002bf8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d107      	bne.n	8002ac2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ab2:	4b54      	ldr	r3, [pc, #336]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d115      	bne.n	8002aea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e09a      	b.n	8002bf8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d107      	bne.n	8002ada <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002aca:	4b4e      	ldr	r3, [pc, #312]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0302 	and.w	r3, r3, #2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d109      	bne.n	8002aea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e08e      	b.n	8002bf8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ada:	4b4a      	ldr	r3, [pc, #296]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e086      	b.n	8002bf8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002aea:	4b46      	ldr	r3, [pc, #280]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f023 0203 	bic.w	r2, r3, #3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	4943      	ldr	r1, [pc, #268]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002af8:	4313      	orrs	r3, r2
 8002afa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002afc:	f7fe ffec 	bl	8001ad8 <HAL_GetTick>
 8002b00:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b02:	e00a      	b.n	8002b1a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b04:	f7fe ffe8 	bl	8001ad8 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e06e      	b.n	8002bf8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1a:	4b3a      	ldr	r3, [pc, #232]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 020c 	and.w	r2, r3, #12
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d1eb      	bne.n	8002b04 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d010      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	4b31      	ldr	r3, [pc, #196]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d208      	bcs.n	8002b5a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b48:	4b2e      	ldr	r3, [pc, #184]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	492b      	ldr	r1, [pc, #172]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b5a:	4b29      	ldr	r3, [pc, #164]	@ (8002c00 <HAL_RCC_ClockConfig+0x1ec>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d210      	bcs.n	8002b8a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b68:	4b25      	ldr	r3, [pc, #148]	@ (8002c00 <HAL_RCC_ClockConfig+0x1ec>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f023 0207 	bic.w	r2, r3, #7
 8002b70:	4923      	ldr	r1, [pc, #140]	@ (8002c00 <HAL_RCC_ClockConfig+0x1ec>)
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b78:	4b21      	ldr	r3, [pc, #132]	@ (8002c00 <HAL_RCC_ClockConfig+0x1ec>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0307 	and.w	r3, r3, #7
 8002b80:	683a      	ldr	r2, [r7, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d001      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e036      	b.n	8002bf8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d008      	beq.n	8002ba8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b96:	4b1b      	ldr	r3, [pc, #108]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	4918      	ldr	r1, [pc, #96]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0308 	and.w	r3, r3, #8
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d009      	beq.n	8002bc8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bb4:	4b13      	ldr	r3, [pc, #76]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	4910      	ldr	r1, [pc, #64]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bc8:	f000 f824 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	4b0d      	ldr	r3, [pc, #52]	@ (8002c04 <HAL_RCC_ClockConfig+0x1f0>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	091b      	lsrs	r3, r3, #4
 8002bd4:	f003 030f 	and.w	r3, r3, #15
 8002bd8:	490b      	ldr	r1, [pc, #44]	@ (8002c08 <HAL_RCC_ClockConfig+0x1f4>)
 8002bda:	5ccb      	ldrb	r3, [r1, r3]
 8002bdc:	f003 031f 	and.w	r3, r3, #31
 8002be0:	fa22 f303 	lsr.w	r3, r2, r3
 8002be4:	4a09      	ldr	r2, [pc, #36]	@ (8002c0c <HAL_RCC_ClockConfig+0x1f8>)
 8002be6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002be8:	4b09      	ldr	r3, [pc, #36]	@ (8002c10 <HAL_RCC_ClockConfig+0x1fc>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fe ff23 	bl	8001a38 <HAL_InitTick>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	72fb      	strb	r3, [r7, #11]

  return status;
 8002bf6:	7afb      	ldrb	r3, [r7, #11]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	40022000 	.word	0x40022000
 8002c04:	40021000 	.word	0x40021000
 8002c08:	0800611c 	.word	0x0800611c
 8002c0c:	20000030 	.word	0x20000030
 8002c10:	20000034 	.word	0x20000034

08002c14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b089      	sub	sp, #36	@ 0x24
 8002c18:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61fb      	str	r3, [r7, #28]
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c22:	4b3e      	ldr	r3, [pc, #248]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 030c 	and.w	r3, r3, #12
 8002c2a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c2c:	4b3b      	ldr	r3, [pc, #236]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d005      	beq.n	8002c48 <HAL_RCC_GetSysClockFreq+0x34>
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	2b0c      	cmp	r3, #12
 8002c40:	d121      	bne.n	8002c86 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d11e      	bne.n	8002c86 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c48:	4b34      	ldr	r3, [pc, #208]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0308 	and.w	r3, r3, #8
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d107      	bne.n	8002c64 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c54:	4b31      	ldr	r3, [pc, #196]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c5a:	0a1b      	lsrs	r3, r3, #8
 8002c5c:	f003 030f 	and.w	r3, r3, #15
 8002c60:	61fb      	str	r3, [r7, #28]
 8002c62:	e005      	b.n	8002c70 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c64:	4b2d      	ldr	r3, [pc, #180]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	091b      	lsrs	r3, r3, #4
 8002c6a:	f003 030f 	and.w	r3, r3, #15
 8002c6e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c70:	4a2b      	ldr	r2, [pc, #172]	@ (8002d20 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c78:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d10d      	bne.n	8002c9c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c84:	e00a      	b.n	8002c9c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	2b04      	cmp	r3, #4
 8002c8a:	d102      	bne.n	8002c92 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c8c:	4b25      	ldr	r3, [pc, #148]	@ (8002d24 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c8e:	61bb      	str	r3, [r7, #24]
 8002c90:	e004      	b.n	8002c9c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	2b08      	cmp	r3, #8
 8002c96:	d101      	bne.n	8002c9c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c98:	4b23      	ldr	r3, [pc, #140]	@ (8002d28 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c9a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	2b0c      	cmp	r3, #12
 8002ca0:	d134      	bne.n	8002d0c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d003      	beq.n	8002cba <HAL_RCC_GetSysClockFreq+0xa6>
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d003      	beq.n	8002cc0 <HAL_RCC_GetSysClockFreq+0xac>
 8002cb8:	e005      	b.n	8002cc6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002cba:	4b1a      	ldr	r3, [pc, #104]	@ (8002d24 <HAL_RCC_GetSysClockFreq+0x110>)
 8002cbc:	617b      	str	r3, [r7, #20]
      break;
 8002cbe:	e005      	b.n	8002ccc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002cc0:	4b19      	ldr	r3, [pc, #100]	@ (8002d28 <HAL_RCC_GetSysClockFreq+0x114>)
 8002cc2:	617b      	str	r3, [r7, #20]
      break;
 8002cc4:	e002      	b.n	8002ccc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	617b      	str	r3, [r7, #20]
      break;
 8002cca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ccc:	4b13      	ldr	r3, [pc, #76]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	091b      	lsrs	r3, r3, #4
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002cda:	4b10      	ldr	r3, [pc, #64]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	0a1b      	lsrs	r3, r3, #8
 8002ce0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	fb03 f202 	mul.w	r2, r3, r2
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cf0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8002d1c <HAL_RCC_GetSysClockFreq+0x108>)
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	0e5b      	lsrs	r3, r3, #25
 8002cf8:	f003 0303 	and.w	r3, r3, #3
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d0a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d0c:	69bb      	ldr	r3, [r7, #24]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3724      	adds	r7, #36	@ 0x24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	08006134 	.word	0x08006134
 8002d24:	00f42400 	.word	0x00f42400
 8002d28:	007a1200 	.word	0x007a1200

08002d2c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d30:	4b03      	ldr	r3, [pc, #12]	@ (8002d40 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d32:	681b      	ldr	r3, [r3, #0]
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000030 	.word	0x20000030

08002d44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d48:	f7ff fff0 	bl	8002d2c <HAL_RCC_GetHCLKFreq>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	4b06      	ldr	r3, [pc, #24]	@ (8002d68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	0a1b      	lsrs	r3, r3, #8
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	4904      	ldr	r1, [pc, #16]	@ (8002d6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d5a:	5ccb      	ldrb	r3, [r1, r3]
 8002d5c:	f003 031f 	and.w	r3, r3, #31
 8002d60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	0800612c 	.word	0x0800612c

08002d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d74:	f7ff ffda 	bl	8002d2c <HAL_RCC_GetHCLKFreq>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	4b06      	ldr	r3, [pc, #24]	@ (8002d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	0adb      	lsrs	r3, r3, #11
 8002d80:	f003 0307 	and.w	r3, r3, #7
 8002d84:	4904      	ldr	r1, [pc, #16]	@ (8002d98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d86:	5ccb      	ldrb	r3, [r1, r3]
 8002d88:	f003 031f 	and.w	r3, r3, #31
 8002d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40021000 	.word	0x40021000
 8002d98:	0800612c 	.word	0x0800612c

08002d9c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002da4:	2300      	movs	r3, #0
 8002da6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002da8:	4b2a      	ldr	r3, [pc, #168]	@ (8002e54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d003      	beq.n	8002dbc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002db4:	f7ff f9ee 	bl	8002194 <HAL_PWREx_GetVoltageRange>
 8002db8:	6178      	str	r0, [r7, #20]
 8002dba:	e014      	b.n	8002de6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002dbc:	4b25      	ldr	r3, [pc, #148]	@ (8002e54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc0:	4a24      	ldr	r2, [pc, #144]	@ (8002e54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dc8:	4b22      	ldr	r3, [pc, #136]	@ (8002e54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002dd4:	f7ff f9de 	bl	8002194 <HAL_PWREx_GetVoltageRange>
 8002dd8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002dda:	4b1e      	ldr	r3, [pc, #120]	@ (8002e54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dde:	4a1d      	ldr	r2, [pc, #116]	@ (8002e54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002de0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002de4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dec:	d10b      	bne.n	8002e06 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b80      	cmp	r3, #128	@ 0x80
 8002df2:	d919      	bls.n	8002e28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2ba0      	cmp	r3, #160	@ 0xa0
 8002df8:	d902      	bls.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	613b      	str	r3, [r7, #16]
 8002dfe:	e013      	b.n	8002e28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e00:	2301      	movs	r3, #1
 8002e02:	613b      	str	r3, [r7, #16]
 8002e04:	e010      	b.n	8002e28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b80      	cmp	r3, #128	@ 0x80
 8002e0a:	d902      	bls.n	8002e12 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	613b      	str	r3, [r7, #16]
 8002e10:	e00a      	b.n	8002e28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b80      	cmp	r3, #128	@ 0x80
 8002e16:	d102      	bne.n	8002e1e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002e18:	2302      	movs	r3, #2
 8002e1a:	613b      	str	r3, [r7, #16]
 8002e1c:	e004      	b.n	8002e28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b70      	cmp	r3, #112	@ 0x70
 8002e22:	d101      	bne.n	8002e28 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002e24:	2301      	movs	r3, #1
 8002e26:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e28:	4b0b      	ldr	r3, [pc, #44]	@ (8002e58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f023 0207 	bic.w	r2, r3, #7
 8002e30:	4909      	ldr	r1, [pc, #36]	@ (8002e58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e38:	4b07      	ldr	r3, [pc, #28]	@ (8002e58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0307 	and.w	r3, r3, #7
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d001      	beq.n	8002e4a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40021000 	.word	0x40021000
 8002e58:	40022000 	.word	0x40022000

08002e5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b086      	sub	sp, #24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e64:	2300      	movs	r3, #0
 8002e66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e68:	2300      	movs	r3, #0
 8002e6a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d041      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e7c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e80:	d02a      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002e82:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e86:	d824      	bhi.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e88:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e8c:	d008      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002e8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e92:	d81e      	bhi.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d00a      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002e98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e9c:	d010      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e9e:	e018      	b.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ea0:	4b86      	ldr	r3, [pc, #536]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	4a85      	ldr	r2, [pc, #532]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ea6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eaa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002eac:	e015      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3304      	adds	r3, #4
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f000 fabb 	bl	8003430 <RCCEx_PLLSAI1_Config>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ebe:	e00c      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	3320      	adds	r3, #32
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 fba6 	bl	8003618 <RCCEx_PLLSAI2_Config>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ed0:	e003      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	74fb      	strb	r3, [r7, #19]
      break;
 8002ed6:	e000      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002ed8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eda:	7cfb      	ldrb	r3, [r7, #19]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d10b      	bne.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ee0:	4b76      	ldr	r3, [pc, #472]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ee6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002eee:	4973      	ldr	r1, [pc, #460]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002ef6:	e001      	b.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ef8:	7cfb      	ldrb	r3, [r7, #19]
 8002efa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d041      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f0c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f10:	d02a      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002f12:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f16:	d824      	bhi.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f18:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f1c:	d008      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002f22:	d81e      	bhi.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00a      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002f28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f2c:	d010      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f2e:	e018      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f30:	4b62      	ldr	r3, [pc, #392]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	4a61      	ldr	r2, [pc, #388]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f3a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f3c:	e015      	b.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	3304      	adds	r3, #4
 8002f42:	2100      	movs	r1, #0
 8002f44:	4618      	mov	r0, r3
 8002f46:	f000 fa73 	bl	8003430 <RCCEx_PLLSAI1_Config>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f4e:	e00c      	b.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	3320      	adds	r3, #32
 8002f54:	2100      	movs	r1, #0
 8002f56:	4618      	mov	r0, r3
 8002f58:	f000 fb5e 	bl	8003618 <RCCEx_PLLSAI2_Config>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f60:	e003      	b.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	74fb      	strb	r3, [r7, #19]
      break;
 8002f66:	e000      	b.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002f68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f6a:	7cfb      	ldrb	r3, [r7, #19]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d10b      	bne.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f70:	4b52      	ldr	r3, [pc, #328]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f76:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f7e:	494f      	ldr	r1, [pc, #316]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f86:	e001      	b.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f88:	7cfb      	ldrb	r3, [r7, #19]
 8002f8a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f000 80a0 	beq.w	80030da <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f9e:	4b47      	ldr	r3, [pc, #284]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002fae:	2300      	movs	r3, #0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00d      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fb4:	4b41      	ldr	r3, [pc, #260]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fb8:	4a40      	ldr	r2, [pc, #256]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fbe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fc0:	4b3e      	ldr	r3, [pc, #248]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc8:	60bb      	str	r3, [r7, #8]
 8002fca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fd0:	4b3b      	ldr	r3, [pc, #236]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a3a      	ldr	r2, [pc, #232]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fda:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fdc:	f7fe fd7c 	bl	8001ad8 <HAL_GetTick>
 8002fe0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fe2:	e009      	b.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fe4:	f7fe fd78 	bl	8001ad8 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d902      	bls.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	74fb      	strb	r3, [r7, #19]
        break;
 8002ff6:	e005      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ff8:	4b31      	ldr	r3, [pc, #196]	@ (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0ef      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003004:	7cfb      	ldrb	r3, [r7, #19]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d15c      	bne.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800300a:	4b2c      	ldr	r3, [pc, #176]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800300c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003010:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003014:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d01f      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003022:	697a      	ldr	r2, [r7, #20]
 8003024:	429a      	cmp	r2, r3
 8003026:	d019      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003028:	4b24      	ldr	r3, [pc, #144]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800302a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800302e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003032:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003034:	4b21      	ldr	r3, [pc, #132]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800303a:	4a20      	ldr	r2, [pc, #128]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800303c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003040:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003044:	4b1d      	ldr	r3, [pc, #116]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800304a:	4a1c      	ldr	r2, [pc, #112]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800304c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003050:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003054:	4a19      	ldr	r2, [pc, #100]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d016      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003066:	f7fe fd37 	bl	8001ad8 <HAL_GetTick>
 800306a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800306c:	e00b      	b.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800306e:	f7fe fd33 	bl	8001ad8 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	f241 3288 	movw	r2, #5000	@ 0x1388
 800307c:	4293      	cmp	r3, r2
 800307e:	d902      	bls.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	74fb      	strb	r3, [r7, #19]
            break;
 8003084:	e006      	b.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003086:	4b0d      	ldr	r3, [pc, #52]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d0ec      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003094:	7cfb      	ldrb	r3, [r7, #19]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d10c      	bne.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800309a:	4b08      	ldr	r3, [pc, #32]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800309c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030aa:	4904      	ldr	r1, [pc, #16]	@ (80030bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80030b2:	e009      	b.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030b4:	7cfb      	ldrb	r3, [r7, #19]
 80030b6:	74bb      	strb	r3, [r7, #18]
 80030b8:	e006      	b.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80030ba:	bf00      	nop
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c4:	7cfb      	ldrb	r3, [r7, #19]
 80030c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030c8:	7c7b      	ldrb	r3, [r7, #17]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d105      	bne.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030ce:	4b9e      	ldr	r3, [pc, #632]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d2:	4a9d      	ldr	r2, [pc, #628]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00a      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030e6:	4b98      	ldr	r3, [pc, #608]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ec:	f023 0203 	bic.w	r2, r3, #3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f4:	4994      	ldr	r1, [pc, #592]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00a      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003108:	4b8f      	ldr	r3, [pc, #572]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800310a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800310e:	f023 020c 	bic.w	r2, r3, #12
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003116:	498c      	ldr	r1, [pc, #560]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003118:	4313      	orrs	r3, r2
 800311a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00a      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800312a:	4b87      	ldr	r3, [pc, #540]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800312c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003130:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003138:	4983      	ldr	r1, [pc, #524]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800313a:	4313      	orrs	r3, r2
 800313c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0308 	and.w	r3, r3, #8
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00a      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800314c:	4b7e      	ldr	r3, [pc, #504]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800314e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003152:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800315a:	497b      	ldr	r1, [pc, #492]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800315c:	4313      	orrs	r3, r2
 800315e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0310 	and.w	r3, r3, #16
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800316e:	4b76      	ldr	r3, [pc, #472]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003174:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800317c:	4972      	ldr	r1, [pc, #456]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800317e:	4313      	orrs	r3, r2
 8003180:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0320 	and.w	r3, r3, #32
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00a      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003190:	4b6d      	ldr	r3, [pc, #436]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003196:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800319e:	496a      	ldr	r1, [pc, #424]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00a      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031b2:	4b65      	ldr	r3, [pc, #404]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c0:	4961      	ldr	r1, [pc, #388]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00a      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80031d4:	4b5c      	ldr	r3, [pc, #368]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e2:	4959      	ldr	r1, [pc, #356]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00a      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031f6:	4b54      	ldr	r3, [pc, #336]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031fc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003204:	4950      	ldr	r1, [pc, #320]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003206:	4313      	orrs	r3, r2
 8003208:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00a      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003218:	4b4b      	ldr	r3, [pc, #300]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800321a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003226:	4948      	ldr	r1, [pc, #288]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003228:	4313      	orrs	r3, r2
 800322a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00a      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800323a:	4b43      	ldr	r3, [pc, #268]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800323c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003240:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003248:	493f      	ldr	r1, [pc, #252]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324a:	4313      	orrs	r3, r2
 800324c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d028      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800325c:	4b3a      	ldr	r3, [pc, #232]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800325e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003262:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800326a:	4937      	ldr	r1, [pc, #220]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800326c:	4313      	orrs	r3, r2
 800326e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003276:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800327a:	d106      	bne.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800327c:	4b32      	ldr	r3, [pc, #200]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	4a31      	ldr	r2, [pc, #196]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003282:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003286:	60d3      	str	r3, [r2, #12]
 8003288:	e011      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800328e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003292:	d10c      	bne.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3304      	adds	r3, #4
 8003298:	2101      	movs	r1, #1
 800329a:	4618      	mov	r0, r3
 800329c:	f000 f8c8 	bl	8003430 <RCCEx_PLLSAI1_Config>
 80032a0:	4603      	mov	r3, r0
 80032a2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80032a4:	7cfb      	ldrb	r3, [r7, #19]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80032aa:	7cfb      	ldrb	r3, [r7, #19]
 80032ac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d028      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032ba:	4b23      	ldr	r3, [pc, #140]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c8:	491f      	ldr	r1, [pc, #124]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032d8:	d106      	bne.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032da:	4b1b      	ldr	r3, [pc, #108]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	4a1a      	ldr	r2, [pc, #104]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032e4:	60d3      	str	r3, [r2, #12]
 80032e6:	e011      	b.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032f0:	d10c      	bne.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	3304      	adds	r3, #4
 80032f6:	2101      	movs	r1, #1
 80032f8:	4618      	mov	r0, r3
 80032fa:	f000 f899 	bl	8003430 <RCCEx_PLLSAI1_Config>
 80032fe:	4603      	mov	r3, r0
 8003300:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003302:	7cfb      	ldrb	r3, [r7, #19]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d001      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003308:	7cfb      	ldrb	r3, [r7, #19]
 800330a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d02b      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003318:	4b0b      	ldr	r3, [pc, #44]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800331a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003326:	4908      	ldr	r1, [pc, #32]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003328:	4313      	orrs	r3, r2
 800332a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003332:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003336:	d109      	bne.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003338:	4b03      	ldr	r3, [pc, #12]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	4a02      	ldr	r2, [pc, #8]	@ (8003348 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800333e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003342:	60d3      	str	r3, [r2, #12]
 8003344:	e014      	b.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003346:	bf00      	nop
 8003348:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003350:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003354:	d10c      	bne.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	3304      	adds	r3, #4
 800335a:	2101      	movs	r1, #1
 800335c:	4618      	mov	r0, r3
 800335e:	f000 f867 	bl	8003430 <RCCEx_PLLSAI1_Config>
 8003362:	4603      	mov	r3, r0
 8003364:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003366:	7cfb      	ldrb	r3, [r7, #19]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800336c:	7cfb      	ldrb	r3, [r7, #19]
 800336e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d02f      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800337c:	4b2b      	ldr	r3, [pc, #172]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800337e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003382:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800338a:	4928      	ldr	r1, [pc, #160]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800338c:	4313      	orrs	r3, r2
 800338e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003396:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800339a:	d10d      	bne.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	3304      	adds	r3, #4
 80033a0:	2102      	movs	r1, #2
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 f844 	bl	8003430 <RCCEx_PLLSAI1_Config>
 80033a8:	4603      	mov	r3, r0
 80033aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033ac:	7cfb      	ldrb	r3, [r7, #19]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d014      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80033b2:	7cfb      	ldrb	r3, [r7, #19]
 80033b4:	74bb      	strb	r3, [r7, #18]
 80033b6:	e011      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033c0:	d10c      	bne.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3320      	adds	r3, #32
 80033c6:	2102      	movs	r1, #2
 80033c8:	4618      	mov	r0, r3
 80033ca:	f000 f925 	bl	8003618 <RCCEx_PLLSAI2_Config>
 80033ce:	4603      	mov	r3, r0
 80033d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033d2:	7cfb      	ldrb	r3, [r7, #19]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80033d8:	7cfb      	ldrb	r3, [r7, #19]
 80033da:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00a      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033e8:	4b10      	ldr	r3, [pc, #64]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ee:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033f6:	490d      	ldr	r1, [pc, #52]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00b      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800340a:	4b08      	ldr	r3, [pc, #32]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800340c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003410:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800341a:	4904      	ldr	r1, [pc, #16]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800341c:	4313      	orrs	r3, r2
 800341e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003422:	7cbb      	ldrb	r3, [r7, #18]
}
 8003424:	4618      	mov	r0, r3
 8003426:	3718      	adds	r7, #24
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	40021000 	.word	0x40021000

08003430 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800343e:	4b75      	ldr	r3, [pc, #468]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d018      	beq.n	800347c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800344a:	4b72      	ldr	r3, [pc, #456]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	f003 0203 	and.w	r2, r3, #3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d10d      	bne.n	8003476 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
       ||
 800345e:	2b00      	cmp	r3, #0
 8003460:	d009      	beq.n	8003476 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003462:	4b6c      	ldr	r3, [pc, #432]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	091b      	lsrs	r3, r3, #4
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	1c5a      	adds	r2, r3, #1
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
       ||
 8003472:	429a      	cmp	r2, r3
 8003474:	d047      	beq.n	8003506 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	73fb      	strb	r3, [r7, #15]
 800347a:	e044      	b.n	8003506 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2b03      	cmp	r3, #3
 8003482:	d018      	beq.n	80034b6 <RCCEx_PLLSAI1_Config+0x86>
 8003484:	2b03      	cmp	r3, #3
 8003486:	d825      	bhi.n	80034d4 <RCCEx_PLLSAI1_Config+0xa4>
 8003488:	2b01      	cmp	r3, #1
 800348a:	d002      	beq.n	8003492 <RCCEx_PLLSAI1_Config+0x62>
 800348c:	2b02      	cmp	r3, #2
 800348e:	d009      	beq.n	80034a4 <RCCEx_PLLSAI1_Config+0x74>
 8003490:	e020      	b.n	80034d4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003492:	4b60      	ldr	r3, [pc, #384]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d11d      	bne.n	80034da <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034a2:	e01a      	b.n	80034da <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034a4:	4b5b      	ldr	r3, [pc, #364]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d116      	bne.n	80034de <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034b4:	e013      	b.n	80034de <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034b6:	4b57      	ldr	r3, [pc, #348]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10f      	bne.n	80034e2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80034c2:	4b54      	ldr	r3, [pc, #336]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d109      	bne.n	80034e2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80034d2:	e006      	b.n	80034e2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]
      break;
 80034d8:	e004      	b.n	80034e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80034da:	bf00      	nop
 80034dc:	e002      	b.n	80034e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80034de:	bf00      	nop
 80034e0:	e000      	b.n	80034e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80034e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80034e4:	7bfb      	ldrb	r3, [r7, #15]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10d      	bne.n	8003506 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80034ea:	4b4a      	ldr	r3, [pc, #296]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6819      	ldr	r1, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	3b01      	subs	r3, #1
 80034fc:	011b      	lsls	r3, r3, #4
 80034fe:	430b      	orrs	r3, r1
 8003500:	4944      	ldr	r1, [pc, #272]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003502:	4313      	orrs	r3, r2
 8003504:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003506:	7bfb      	ldrb	r3, [r7, #15]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d17d      	bne.n	8003608 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800350c:	4b41      	ldr	r3, [pc, #260]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a40      	ldr	r2, [pc, #256]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003512:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003516:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003518:	f7fe fade 	bl	8001ad8 <HAL_GetTick>
 800351c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800351e:	e009      	b.n	8003534 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003520:	f7fe fada 	bl	8001ad8 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d902      	bls.n	8003534 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	73fb      	strb	r3, [r7, #15]
        break;
 8003532:	e005      	b.n	8003540 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003534:	4b37      	ldr	r3, [pc, #220]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1ef      	bne.n	8003520 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003540:	7bfb      	ldrb	r3, [r7, #15]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d160      	bne.n	8003608 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d111      	bne.n	8003570 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800354c:	4b31      	ldr	r3, [pc, #196]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 800354e:	691b      	ldr	r3, [r3, #16]
 8003550:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003554:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	6892      	ldr	r2, [r2, #8]
 800355c:	0211      	lsls	r1, r2, #8
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	68d2      	ldr	r2, [r2, #12]
 8003562:	0912      	lsrs	r2, r2, #4
 8003564:	0452      	lsls	r2, r2, #17
 8003566:	430a      	orrs	r2, r1
 8003568:	492a      	ldr	r1, [pc, #168]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 800356a:	4313      	orrs	r3, r2
 800356c:	610b      	str	r3, [r1, #16]
 800356e:	e027      	b.n	80035c0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	2b01      	cmp	r3, #1
 8003574:	d112      	bne.n	800359c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003576:	4b27      	ldr	r3, [pc, #156]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800357e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	6892      	ldr	r2, [r2, #8]
 8003586:	0211      	lsls	r1, r2, #8
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6912      	ldr	r2, [r2, #16]
 800358c:	0852      	lsrs	r2, r2, #1
 800358e:	3a01      	subs	r2, #1
 8003590:	0552      	lsls	r2, r2, #21
 8003592:	430a      	orrs	r2, r1
 8003594:	491f      	ldr	r1, [pc, #124]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003596:	4313      	orrs	r3, r2
 8003598:	610b      	str	r3, [r1, #16]
 800359a:	e011      	b.n	80035c0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800359c:	4b1d      	ldr	r3, [pc, #116]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80035a4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6892      	ldr	r2, [r2, #8]
 80035ac:	0211      	lsls	r1, r2, #8
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6952      	ldr	r2, [r2, #20]
 80035b2:	0852      	lsrs	r2, r2, #1
 80035b4:	3a01      	subs	r2, #1
 80035b6:	0652      	lsls	r2, r2, #25
 80035b8:	430a      	orrs	r2, r1
 80035ba:	4916      	ldr	r1, [pc, #88]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80035c0:	4b14      	ldr	r3, [pc, #80]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a13      	ldr	r2, [pc, #76]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80035ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035cc:	f7fe fa84 	bl	8001ad8 <HAL_GetTick>
 80035d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035d2:	e009      	b.n	80035e8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035d4:	f7fe fa80 	bl	8001ad8 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d902      	bls.n	80035e8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	73fb      	strb	r3, [r7, #15]
          break;
 80035e6:	e005      	b.n	80035f4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0ef      	beq.n	80035d4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d106      	bne.n	8003608 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80035fa:	4b06      	ldr	r3, [pc, #24]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035fc:	691a      	ldr	r2, [r3, #16]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	4904      	ldr	r1, [pc, #16]	@ (8003614 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003604:	4313      	orrs	r3, r2
 8003606:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003608:	7bfb      	ldrb	r3, [r7, #15]
}
 800360a:	4618      	mov	r0, r3
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	40021000 	.word	0x40021000

08003618 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003622:	2300      	movs	r3, #0
 8003624:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003626:	4b6a      	ldr	r3, [pc, #424]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d018      	beq.n	8003664 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003632:	4b67      	ldr	r3, [pc, #412]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f003 0203 	and.w	r2, r3, #3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d10d      	bne.n	800365e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
       ||
 8003646:	2b00      	cmp	r3, #0
 8003648:	d009      	beq.n	800365e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800364a:	4b61      	ldr	r3, [pc, #388]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	091b      	lsrs	r3, r3, #4
 8003650:	f003 0307 	and.w	r3, r3, #7
 8003654:	1c5a      	adds	r2, r3, #1
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
       ||
 800365a:	429a      	cmp	r2, r3
 800365c:	d047      	beq.n	80036ee <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	73fb      	strb	r3, [r7, #15]
 8003662:	e044      	b.n	80036ee <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2b03      	cmp	r3, #3
 800366a:	d018      	beq.n	800369e <RCCEx_PLLSAI2_Config+0x86>
 800366c:	2b03      	cmp	r3, #3
 800366e:	d825      	bhi.n	80036bc <RCCEx_PLLSAI2_Config+0xa4>
 8003670:	2b01      	cmp	r3, #1
 8003672:	d002      	beq.n	800367a <RCCEx_PLLSAI2_Config+0x62>
 8003674:	2b02      	cmp	r3, #2
 8003676:	d009      	beq.n	800368c <RCCEx_PLLSAI2_Config+0x74>
 8003678:	e020      	b.n	80036bc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800367a:	4b55      	ldr	r3, [pc, #340]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d11d      	bne.n	80036c2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800368a:	e01a      	b.n	80036c2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800368c:	4b50      	ldr	r3, [pc, #320]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003694:	2b00      	cmp	r3, #0
 8003696:	d116      	bne.n	80036c6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800369c:	e013      	b.n	80036c6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800369e:	4b4c      	ldr	r3, [pc, #304]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10f      	bne.n	80036ca <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80036aa:	4b49      	ldr	r3, [pc, #292]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d109      	bne.n	80036ca <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80036ba:	e006      	b.n	80036ca <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	73fb      	strb	r3, [r7, #15]
      break;
 80036c0:	e004      	b.n	80036cc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80036c2:	bf00      	nop
 80036c4:	e002      	b.n	80036cc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80036c6:	bf00      	nop
 80036c8:	e000      	b.n	80036cc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80036ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80036cc:	7bfb      	ldrb	r3, [r7, #15]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10d      	bne.n	80036ee <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80036d2:	4b3f      	ldr	r3, [pc, #252]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6819      	ldr	r1, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	430b      	orrs	r3, r1
 80036e8:	4939      	ldr	r1, [pc, #228]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80036ee:	7bfb      	ldrb	r3, [r7, #15]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d167      	bne.n	80037c4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80036f4:	4b36      	ldr	r3, [pc, #216]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a35      	ldr	r2, [pc, #212]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003700:	f7fe f9ea 	bl	8001ad8 <HAL_GetTick>
 8003704:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003706:	e009      	b.n	800371c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003708:	f7fe f9e6 	bl	8001ad8 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b02      	cmp	r3, #2
 8003714:	d902      	bls.n	800371c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	73fb      	strb	r3, [r7, #15]
        break;
 800371a:	e005      	b.n	8003728 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800371c:	4b2c      	ldr	r3, [pc, #176]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ef      	bne.n	8003708 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003728:	7bfb      	ldrb	r3, [r7, #15]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d14a      	bne.n	80037c4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d111      	bne.n	8003758 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003734:	4b26      	ldr	r3, [pc, #152]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003736:	695b      	ldr	r3, [r3, #20]
 8003738:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800373c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	6892      	ldr	r2, [r2, #8]
 8003744:	0211      	lsls	r1, r2, #8
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	68d2      	ldr	r2, [r2, #12]
 800374a:	0912      	lsrs	r2, r2, #4
 800374c:	0452      	lsls	r2, r2, #17
 800374e:	430a      	orrs	r2, r1
 8003750:	491f      	ldr	r1, [pc, #124]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003752:	4313      	orrs	r3, r2
 8003754:	614b      	str	r3, [r1, #20]
 8003756:	e011      	b.n	800377c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003758:	4b1d      	ldr	r3, [pc, #116]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003760:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	6892      	ldr	r2, [r2, #8]
 8003768:	0211      	lsls	r1, r2, #8
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	6912      	ldr	r2, [r2, #16]
 800376e:	0852      	lsrs	r2, r2, #1
 8003770:	3a01      	subs	r2, #1
 8003772:	0652      	lsls	r2, r2, #25
 8003774:	430a      	orrs	r2, r1
 8003776:	4916      	ldr	r1, [pc, #88]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003778:	4313      	orrs	r3, r2
 800377a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800377c:	4b14      	ldr	r3, [pc, #80]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a13      	ldr	r2, [pc, #76]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003782:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003786:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003788:	f7fe f9a6 	bl	8001ad8 <HAL_GetTick>
 800378c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800378e:	e009      	b.n	80037a4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003790:	f7fe f9a2 	bl	8001ad8 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d902      	bls.n	80037a4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	73fb      	strb	r3, [r7, #15]
          break;
 80037a2:	e005      	b.n	80037b0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037a4:	4b0a      	ldr	r3, [pc, #40]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d0ef      	beq.n	8003790 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80037b0:	7bfb      	ldrb	r3, [r7, #15]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d106      	bne.n	80037c4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80037b6:	4b06      	ldr	r3, [pc, #24]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037b8:	695a      	ldr	r2, [r3, #20]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	4904      	ldr	r1, [pc, #16]	@ (80037d0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80037c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	40021000 	.word	0x40021000

080037d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e040      	b.n	8003868 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d106      	bne.n	80037fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7fd feec 	bl	80015d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2224      	movs	r2, #36	@ 0x24
 8003800:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 0201 	bic.w	r2, r2, #1
 8003810:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003816:	2b00      	cmp	r3, #0
 8003818:	d002      	beq.n	8003820 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 fe90 	bl	8004540 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 fbd5 	bl	8003fd0 <UART_SetConfig>
 8003826:	4603      	mov	r3, r0
 8003828:	2b01      	cmp	r3, #1
 800382a:	d101      	bne.n	8003830 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e01b      	b.n	8003868 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800383e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800384e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0201 	orr.w	r2, r2, #1
 800385e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003860:	6878      	ldr	r0, [r7, #4]
 8003862:	f000 ff0f 	bl	8004684 <UART_CheckIdleState>
 8003866:	4603      	mov	r3, r0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08a      	sub	sp, #40	@ 0x28
 8003874:	af02      	add	r7, sp, #8
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	603b      	str	r3, [r7, #0]
 800387c:	4613      	mov	r3, r2
 800387e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003884:	2b20      	cmp	r3, #32
 8003886:	d177      	bne.n	8003978 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d002      	beq.n	8003894 <HAL_UART_Transmit+0x24>
 800388e:	88fb      	ldrh	r3, [r7, #6]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e070      	b.n	800397a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2221      	movs	r2, #33	@ 0x21
 80038a4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038a6:	f7fe f917 	bl	8001ad8 <HAL_GetTick>
 80038aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	88fa      	ldrh	r2, [r7, #6]
 80038b0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	88fa      	ldrh	r2, [r7, #6]
 80038b8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038c4:	d108      	bne.n	80038d8 <HAL_UART_Transmit+0x68>
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d104      	bne.n	80038d8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	61bb      	str	r3, [r7, #24]
 80038d6:	e003      	b.n	80038e0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038dc:	2300      	movs	r3, #0
 80038de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038e0:	e02f      	b.n	8003942 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2200      	movs	r2, #0
 80038ea:	2180      	movs	r1, #128	@ 0x80
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 ff71 	bl	80047d4 <UART_WaitOnFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d004      	beq.n	8003902 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2220      	movs	r2, #32
 80038fc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e03b      	b.n	800397a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10b      	bne.n	8003920 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	881a      	ldrh	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003914:	b292      	uxth	r2, r2
 8003916:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	3302      	adds	r3, #2
 800391c:	61bb      	str	r3, [r7, #24]
 800391e:	e007      	b.n	8003930 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	781a      	ldrb	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	3301      	adds	r3, #1
 800392e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003936:	b29b      	uxth	r3, r3
 8003938:	3b01      	subs	r3, #1
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003948:	b29b      	uxth	r3, r3
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1c9      	bne.n	80038e2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2200      	movs	r2, #0
 8003956:	2140      	movs	r1, #64	@ 0x40
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 ff3b 	bl	80047d4 <UART_WaitOnFlagUntilTimeout>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d004      	beq.n	800396e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e005      	b.n	800397a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2220      	movs	r2, #32
 8003972:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003974:	2300      	movs	r3, #0
 8003976:	e000      	b.n	800397a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003978:	2302      	movs	r3, #2
  }
}
 800397a:	4618      	mov	r0, r3
 800397c:	3720      	adds	r7, #32
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
	...

08003984 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b0ba      	sub	sp, #232	@ 0xe8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80039aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80039ae:	f640 030f 	movw	r3, #2063	@ 0x80f
 80039b2:	4013      	ands	r3, r2
 80039b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80039b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d115      	bne.n	80039ec <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80039c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039c4:	f003 0320 	and.w	r3, r3, #32
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d00f      	beq.n	80039ec <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80039cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039d0:	f003 0320 	and.w	r3, r3, #32
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d009      	beq.n	80039ec <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f000 82ca 	beq.w	8003f76 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	4798      	blx	r3
      }
      return;
 80039ea:	e2c4      	b.n	8003f76 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80039ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f000 8117 	beq.w	8003c24 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80039f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d106      	bne.n	8003a10 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003a02:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003a06:	4b85      	ldr	r3, [pc, #532]	@ (8003c1c <HAL_UART_IRQHandler+0x298>)
 8003a08:	4013      	ands	r3, r2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	f000 810a 	beq.w	8003c24 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003a10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a14:	f003 0301 	and.w	r3, r3, #1
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d011      	beq.n	8003a40 <HAL_UART_IRQHandler+0xbc>
 8003a1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d00b      	beq.n	8003a40 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a36:	f043 0201 	orr.w	r2, r3, #1
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d011      	beq.n	8003a70 <HAL_UART_IRQHandler+0xec>
 8003a4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d00b      	beq.n	8003a70 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a66:	f043 0204 	orr.w	r2, r3, #4
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a74:	f003 0304 	and.w	r3, r3, #4
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d011      	beq.n	8003aa0 <HAL_UART_IRQHandler+0x11c>
 8003a7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00b      	beq.n	8003aa0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2204      	movs	r2, #4
 8003a8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a96:	f043 0202 	orr.w	r2, r3, #2
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003aa4:	f003 0308 	and.w	r3, r3, #8
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d017      	beq.n	8003adc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ab0:	f003 0320 	and.w	r3, r3, #32
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d105      	bne.n	8003ac4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003ab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003abc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00b      	beq.n	8003adc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2208      	movs	r2, #8
 8003aca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ad2:	f043 0208 	orr.w	r2, r3, #8
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003adc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ae0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d012      	beq.n	8003b0e <HAL_UART_IRQHandler+0x18a>
 8003ae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00c      	beq.n	8003b0e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003afc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b04:	f043 0220 	orr.w	r2, r3, #32
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f000 8230 	beq.w	8003f7a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b1e:	f003 0320 	and.w	r3, r3, #32
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00d      	beq.n	8003b42 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b2a:	f003 0320 	and.w	r3, r3, #32
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d007      	beq.n	8003b42 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b56:	2b40      	cmp	r3, #64	@ 0x40
 8003b58:	d005      	beq.n	8003b66 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003b5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b5e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d04f      	beq.n	8003c06 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 fea1 	bl	80048ae <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b76:	2b40      	cmp	r3, #64	@ 0x40
 8003b78:	d141      	bne.n	8003bfe <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	3308      	adds	r3, #8
 8003b80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b88:	e853 3f00 	ldrex	r3, [r3]
 8003b8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003b90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	3308      	adds	r3, #8
 8003ba2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003ba6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003baa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003bb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003bb6:	e841 2300 	strex	r3, r2, [r1]
 8003bba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003bbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1d9      	bne.n	8003b7a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d013      	beq.n	8003bf6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd2:	4a13      	ldr	r2, [pc, #76]	@ (8003c20 <HAL_UART_IRQHandler+0x29c>)
 8003bd4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fe f8d7 	bl	8001d8e <HAL_DMA_Abort_IT>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d017      	beq.n	8003c16 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003bf0:	4610      	mov	r0, r2
 8003bf2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf4:	e00f      	b.n	8003c16 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 f9d4 	bl	8003fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bfc:	e00b      	b.n	8003c16 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 f9d0 	bl	8003fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c04:	e007      	b.n	8003c16 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f000 f9cc 	bl	8003fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003c14:	e1b1      	b.n	8003f7a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c16:	bf00      	nop
    return;
 8003c18:	e1af      	b.n	8003f7a <HAL_UART_IRQHandler+0x5f6>
 8003c1a:	bf00      	nop
 8003c1c:	04000120 	.word	0x04000120
 8003c20:	08004977 	.word	0x08004977

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	f040 816a 	bne.w	8003f02 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c32:	f003 0310 	and.w	r3, r3, #16
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 8163 	beq.w	8003f02 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c40:	f003 0310 	and.w	r3, r3, #16
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	f000 815c 	beq.w	8003f02 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2210      	movs	r2, #16
 8003c50:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c5c:	2b40      	cmp	r3, #64	@ 0x40
 8003c5e:	f040 80d4 	bne.w	8003e0a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c6e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 80ad 	beq.w	8003dd2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003c7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c82:	429a      	cmp	r2, r3
 8003c84:	f080 80a5 	bcs.w	8003dd2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c8e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0320 	and.w	r3, r3, #32
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	f040 8086 	bne.w	8003db0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003cb0:	e853 3f00 	ldrex	r3, [r3]
 8003cb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003cb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003cbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	461a      	mov	r2, r3
 8003cca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003cce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003cd2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003cda:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003cde:	e841 2300 	strex	r3, r2, [r1]
 8003ce2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003ce6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d1da      	bne.n	8003ca4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	3308      	adds	r3, #8
 8003cf4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003cf8:	e853 3f00 	ldrex	r3, [r3]
 8003cfc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003cfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d00:	f023 0301 	bic.w	r3, r3, #1
 8003d04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	3308      	adds	r3, #8
 8003d0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003d16:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d18:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d1e:	e841 2300 	strex	r3, r2, [r1]
 8003d22:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1e1      	bne.n	8003cee <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	3308      	adds	r3, #8
 8003d30:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d34:	e853 3f00 	ldrex	r3, [r3]
 8003d38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	3308      	adds	r3, #8
 8003d4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d4e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d50:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d52:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003d54:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d56:	e841 2300 	strex	r3, r2, [r1]
 8003d5a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003d5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d1e3      	bne.n	8003d2a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d78:	e853 3f00 	ldrex	r3, [r3]
 8003d7c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003d7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d80:	f023 0310 	bic.w	r3, r3, #16
 8003d84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d94:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003d98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d9a:	e841 2300 	strex	r3, r2, [r1]
 8003d9e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003da0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1e4      	bne.n	8003d70 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fd ffb1 	bl	8001d12 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2202      	movs	r2, #2
 8003db4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	4619      	mov	r1, r3
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 f8f4 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003dd0:	e0d5      	b.n	8003f7e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003dd8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	f040 80ce 	bne.w	8003f7e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0320 	and.w	r3, r3, #32
 8003dee:	2b20      	cmp	r3, #32
 8003df0:	f040 80c5 	bne.w	8003f7e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003e00:	4619      	mov	r1, r3
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f8d8 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
      return;
 8003e08:	e0b9      	b.n	8003f7e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 80ab 	beq.w	8003f82 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003e2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 80a6 	beq.w	8003f82 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e3e:	e853 3f00 	ldrex	r3, [r3]
 8003e42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	461a      	mov	r2, r3
 8003e54:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003e58:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e5a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e60:	e841 2300 	strex	r3, r2, [r1]
 8003e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1e4      	bne.n	8003e36 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	3308      	adds	r3, #8
 8003e72:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	e853 3f00 	ldrex	r3, [r3]
 8003e7a:	623b      	str	r3, [r7, #32]
   return(result);
 8003e7c:	6a3b      	ldr	r3, [r7, #32]
 8003e7e:	f023 0301 	bic.w	r3, r3, #1
 8003e82:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	3308      	adds	r3, #8
 8003e8c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003e90:	633a      	str	r2, [r7, #48]	@ 0x30
 8003e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e98:	e841 2300 	strex	r3, r2, [r1]
 8003e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1e3      	bne.n	8003e6c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	e853 3f00 	ldrex	r3, [r3]
 8003ec4:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f023 0310 	bic.w	r3, r3, #16
 8003ecc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003eda:	61fb      	str	r3, [r7, #28]
 8003edc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ede:	69b9      	ldr	r1, [r7, #24]
 8003ee0:	69fa      	ldr	r2, [r7, #28]
 8003ee2:	e841 2300 	strex	r3, r2, [r1]
 8003ee6:	617b      	str	r3, [r7, #20]
   return(result);
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1e4      	bne.n	8003eb8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2202      	movs	r2, #2
 8003ef2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ef4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ef8:	4619      	mov	r1, r3
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 f85c 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f00:	e03f      	b.n	8003f82 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00e      	beq.n	8003f2c <HAL_UART_IRQHandler+0x5a8>
 8003f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d008      	beq.n	8003f2c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003f22:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 fd66 	bl	80049f6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f2a:	e02d      	b.n	8003f88 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00e      	beq.n	8003f56 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d008      	beq.n	8003f56 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d01c      	beq.n	8003f86 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	4798      	blx	r3
    }
    return;
 8003f54:	e017      	b.n	8003f86 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d012      	beq.n	8003f88 <HAL_UART_IRQHandler+0x604>
 8003f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00c      	beq.n	8003f88 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 fd17 	bl	80049a2 <UART_EndTransmit_IT>
    return;
 8003f74:	e008      	b.n	8003f88 <HAL_UART_IRQHandler+0x604>
      return;
 8003f76:	bf00      	nop
 8003f78:	e006      	b.n	8003f88 <HAL_UART_IRQHandler+0x604>
    return;
 8003f7a:	bf00      	nop
 8003f7c:	e004      	b.n	8003f88 <HAL_UART_IRQHandler+0x604>
      return;
 8003f7e:	bf00      	nop
 8003f80:	e002      	b.n	8003f88 <HAL_UART_IRQHandler+0x604>
      return;
 8003f82:	bf00      	nop
 8003f84:	e000      	b.n	8003f88 <HAL_UART_IRQHandler+0x604>
    return;
 8003f86:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003f88:	37e8      	adds	r7, #232	@ 0xe8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop

08003f90 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fd4:	b08a      	sub	sp, #40	@ 0x28
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	689a      	ldr	r2, [r3, #8]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	69db      	ldr	r3, [r3, #28]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	4ba4      	ldr	r3, [pc, #656]	@ (8004290 <UART_SetConfig+0x2c0>)
 8004000:	4013      	ands	r3, r2
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	6812      	ldr	r2, [r2, #0]
 8004006:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004008:	430b      	orrs	r3, r1
 800400a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	68da      	ldr	r2, [r3, #12]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	430a      	orrs	r2, r1
 8004020:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a99      	ldr	r2, [pc, #612]	@ (8004294 <UART_SetConfig+0x2c4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d004      	beq.n	800403c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6a1b      	ldr	r3, [r3, #32]
 8004036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004038:	4313      	orrs	r3, r2
 800403a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800404c:	430a      	orrs	r2, r1
 800404e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a90      	ldr	r2, [pc, #576]	@ (8004298 <UART_SetConfig+0x2c8>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d126      	bne.n	80040a8 <UART_SetConfig+0xd8>
 800405a:	4b90      	ldr	r3, [pc, #576]	@ (800429c <UART_SetConfig+0x2cc>)
 800405c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004060:	f003 0303 	and.w	r3, r3, #3
 8004064:	2b03      	cmp	r3, #3
 8004066:	d81b      	bhi.n	80040a0 <UART_SetConfig+0xd0>
 8004068:	a201      	add	r2, pc, #4	@ (adr r2, 8004070 <UART_SetConfig+0xa0>)
 800406a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406e:	bf00      	nop
 8004070:	08004081 	.word	0x08004081
 8004074:	08004091 	.word	0x08004091
 8004078:	08004089 	.word	0x08004089
 800407c:	08004099 	.word	0x08004099
 8004080:	2301      	movs	r3, #1
 8004082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004086:	e116      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004088:	2302      	movs	r3, #2
 800408a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800408e:	e112      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004090:	2304      	movs	r3, #4
 8004092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004096:	e10e      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004098:	2308      	movs	r3, #8
 800409a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800409e:	e10a      	b.n	80042b6 <UART_SetConfig+0x2e6>
 80040a0:	2310      	movs	r3, #16
 80040a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040a6:	e106      	b.n	80042b6 <UART_SetConfig+0x2e6>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a7c      	ldr	r2, [pc, #496]	@ (80042a0 <UART_SetConfig+0x2d0>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d138      	bne.n	8004124 <UART_SetConfig+0x154>
 80040b2:	4b7a      	ldr	r3, [pc, #488]	@ (800429c <UART_SetConfig+0x2cc>)
 80040b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b8:	f003 030c 	and.w	r3, r3, #12
 80040bc:	2b0c      	cmp	r3, #12
 80040be:	d82d      	bhi.n	800411c <UART_SetConfig+0x14c>
 80040c0:	a201      	add	r2, pc, #4	@ (adr r2, 80040c8 <UART_SetConfig+0xf8>)
 80040c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c6:	bf00      	nop
 80040c8:	080040fd 	.word	0x080040fd
 80040cc:	0800411d 	.word	0x0800411d
 80040d0:	0800411d 	.word	0x0800411d
 80040d4:	0800411d 	.word	0x0800411d
 80040d8:	0800410d 	.word	0x0800410d
 80040dc:	0800411d 	.word	0x0800411d
 80040e0:	0800411d 	.word	0x0800411d
 80040e4:	0800411d 	.word	0x0800411d
 80040e8:	08004105 	.word	0x08004105
 80040ec:	0800411d 	.word	0x0800411d
 80040f0:	0800411d 	.word	0x0800411d
 80040f4:	0800411d 	.word	0x0800411d
 80040f8:	08004115 	.word	0x08004115
 80040fc:	2300      	movs	r3, #0
 80040fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004102:	e0d8      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004104:	2302      	movs	r3, #2
 8004106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800410a:	e0d4      	b.n	80042b6 <UART_SetConfig+0x2e6>
 800410c:	2304      	movs	r3, #4
 800410e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004112:	e0d0      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004114:	2308      	movs	r3, #8
 8004116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800411a:	e0cc      	b.n	80042b6 <UART_SetConfig+0x2e6>
 800411c:	2310      	movs	r3, #16
 800411e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004122:	e0c8      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a5e      	ldr	r2, [pc, #376]	@ (80042a4 <UART_SetConfig+0x2d4>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d125      	bne.n	800417a <UART_SetConfig+0x1aa>
 800412e:	4b5b      	ldr	r3, [pc, #364]	@ (800429c <UART_SetConfig+0x2cc>)
 8004130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004134:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004138:	2b30      	cmp	r3, #48	@ 0x30
 800413a:	d016      	beq.n	800416a <UART_SetConfig+0x19a>
 800413c:	2b30      	cmp	r3, #48	@ 0x30
 800413e:	d818      	bhi.n	8004172 <UART_SetConfig+0x1a2>
 8004140:	2b20      	cmp	r3, #32
 8004142:	d00a      	beq.n	800415a <UART_SetConfig+0x18a>
 8004144:	2b20      	cmp	r3, #32
 8004146:	d814      	bhi.n	8004172 <UART_SetConfig+0x1a2>
 8004148:	2b00      	cmp	r3, #0
 800414a:	d002      	beq.n	8004152 <UART_SetConfig+0x182>
 800414c:	2b10      	cmp	r3, #16
 800414e:	d008      	beq.n	8004162 <UART_SetConfig+0x192>
 8004150:	e00f      	b.n	8004172 <UART_SetConfig+0x1a2>
 8004152:	2300      	movs	r3, #0
 8004154:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004158:	e0ad      	b.n	80042b6 <UART_SetConfig+0x2e6>
 800415a:	2302      	movs	r3, #2
 800415c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004160:	e0a9      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004162:	2304      	movs	r3, #4
 8004164:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004168:	e0a5      	b.n	80042b6 <UART_SetConfig+0x2e6>
 800416a:	2308      	movs	r3, #8
 800416c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004170:	e0a1      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004172:	2310      	movs	r3, #16
 8004174:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004178:	e09d      	b.n	80042b6 <UART_SetConfig+0x2e6>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a4a      	ldr	r2, [pc, #296]	@ (80042a8 <UART_SetConfig+0x2d8>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d125      	bne.n	80041d0 <UART_SetConfig+0x200>
 8004184:	4b45      	ldr	r3, [pc, #276]	@ (800429c <UART_SetConfig+0x2cc>)
 8004186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800418a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800418e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004190:	d016      	beq.n	80041c0 <UART_SetConfig+0x1f0>
 8004192:	2bc0      	cmp	r3, #192	@ 0xc0
 8004194:	d818      	bhi.n	80041c8 <UART_SetConfig+0x1f8>
 8004196:	2b80      	cmp	r3, #128	@ 0x80
 8004198:	d00a      	beq.n	80041b0 <UART_SetConfig+0x1e0>
 800419a:	2b80      	cmp	r3, #128	@ 0x80
 800419c:	d814      	bhi.n	80041c8 <UART_SetConfig+0x1f8>
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d002      	beq.n	80041a8 <UART_SetConfig+0x1d8>
 80041a2:	2b40      	cmp	r3, #64	@ 0x40
 80041a4:	d008      	beq.n	80041b8 <UART_SetConfig+0x1e8>
 80041a6:	e00f      	b.n	80041c8 <UART_SetConfig+0x1f8>
 80041a8:	2300      	movs	r3, #0
 80041aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041ae:	e082      	b.n	80042b6 <UART_SetConfig+0x2e6>
 80041b0:	2302      	movs	r3, #2
 80041b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041b6:	e07e      	b.n	80042b6 <UART_SetConfig+0x2e6>
 80041b8:	2304      	movs	r3, #4
 80041ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041be:	e07a      	b.n	80042b6 <UART_SetConfig+0x2e6>
 80041c0:	2308      	movs	r3, #8
 80041c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041c6:	e076      	b.n	80042b6 <UART_SetConfig+0x2e6>
 80041c8:	2310      	movs	r3, #16
 80041ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041ce:	e072      	b.n	80042b6 <UART_SetConfig+0x2e6>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a35      	ldr	r2, [pc, #212]	@ (80042ac <UART_SetConfig+0x2dc>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d12a      	bne.n	8004230 <UART_SetConfig+0x260>
 80041da:	4b30      	ldr	r3, [pc, #192]	@ (800429c <UART_SetConfig+0x2cc>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041e8:	d01a      	beq.n	8004220 <UART_SetConfig+0x250>
 80041ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041ee:	d81b      	bhi.n	8004228 <UART_SetConfig+0x258>
 80041f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041f4:	d00c      	beq.n	8004210 <UART_SetConfig+0x240>
 80041f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041fa:	d815      	bhi.n	8004228 <UART_SetConfig+0x258>
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d003      	beq.n	8004208 <UART_SetConfig+0x238>
 8004200:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004204:	d008      	beq.n	8004218 <UART_SetConfig+0x248>
 8004206:	e00f      	b.n	8004228 <UART_SetConfig+0x258>
 8004208:	2300      	movs	r3, #0
 800420a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800420e:	e052      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004210:	2302      	movs	r3, #2
 8004212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004216:	e04e      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004218:	2304      	movs	r3, #4
 800421a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800421e:	e04a      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004220:	2308      	movs	r3, #8
 8004222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004226:	e046      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004228:	2310      	movs	r3, #16
 800422a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800422e:	e042      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a17      	ldr	r2, [pc, #92]	@ (8004294 <UART_SetConfig+0x2c4>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d13a      	bne.n	80042b0 <UART_SetConfig+0x2e0>
 800423a:	4b18      	ldr	r3, [pc, #96]	@ (800429c <UART_SetConfig+0x2cc>)
 800423c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004240:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004244:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004248:	d01a      	beq.n	8004280 <UART_SetConfig+0x2b0>
 800424a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800424e:	d81b      	bhi.n	8004288 <UART_SetConfig+0x2b8>
 8004250:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004254:	d00c      	beq.n	8004270 <UART_SetConfig+0x2a0>
 8004256:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800425a:	d815      	bhi.n	8004288 <UART_SetConfig+0x2b8>
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <UART_SetConfig+0x298>
 8004260:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004264:	d008      	beq.n	8004278 <UART_SetConfig+0x2a8>
 8004266:	e00f      	b.n	8004288 <UART_SetConfig+0x2b8>
 8004268:	2300      	movs	r3, #0
 800426a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800426e:	e022      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004270:	2302      	movs	r3, #2
 8004272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004276:	e01e      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004278:	2304      	movs	r3, #4
 800427a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800427e:	e01a      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004280:	2308      	movs	r3, #8
 8004282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004286:	e016      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004288:	2310      	movs	r3, #16
 800428a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800428e:	e012      	b.n	80042b6 <UART_SetConfig+0x2e6>
 8004290:	efff69f3 	.word	0xefff69f3
 8004294:	40008000 	.word	0x40008000
 8004298:	40013800 	.word	0x40013800
 800429c:	40021000 	.word	0x40021000
 80042a0:	40004400 	.word	0x40004400
 80042a4:	40004800 	.word	0x40004800
 80042a8:	40004c00 	.word	0x40004c00
 80042ac:	40005000 	.word	0x40005000
 80042b0:	2310      	movs	r3, #16
 80042b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a9f      	ldr	r2, [pc, #636]	@ (8004538 <UART_SetConfig+0x568>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d17a      	bne.n	80043b6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80042c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80042c4:	2b08      	cmp	r3, #8
 80042c6:	d824      	bhi.n	8004312 <UART_SetConfig+0x342>
 80042c8:	a201      	add	r2, pc, #4	@ (adr r2, 80042d0 <UART_SetConfig+0x300>)
 80042ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ce:	bf00      	nop
 80042d0:	080042f5 	.word	0x080042f5
 80042d4:	08004313 	.word	0x08004313
 80042d8:	080042fd 	.word	0x080042fd
 80042dc:	08004313 	.word	0x08004313
 80042e0:	08004303 	.word	0x08004303
 80042e4:	08004313 	.word	0x08004313
 80042e8:	08004313 	.word	0x08004313
 80042ec:	08004313 	.word	0x08004313
 80042f0:	0800430b 	.word	0x0800430b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042f4:	f7fe fd26 	bl	8002d44 <HAL_RCC_GetPCLK1Freq>
 80042f8:	61f8      	str	r0, [r7, #28]
        break;
 80042fa:	e010      	b.n	800431e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042fc:	4b8f      	ldr	r3, [pc, #572]	@ (800453c <UART_SetConfig+0x56c>)
 80042fe:	61fb      	str	r3, [r7, #28]
        break;
 8004300:	e00d      	b.n	800431e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004302:	f7fe fc87 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 8004306:	61f8      	str	r0, [r7, #28]
        break;
 8004308:	e009      	b.n	800431e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800430a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800430e:	61fb      	str	r3, [r7, #28]
        break;
 8004310:	e005      	b.n	800431e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004312:	2300      	movs	r3, #0
 8004314:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800431c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800431e:	69fb      	ldr	r3, [r7, #28]
 8004320:	2b00      	cmp	r3, #0
 8004322:	f000 80fb 	beq.w	800451c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	685a      	ldr	r2, [r3, #4]
 800432a:	4613      	mov	r3, r2
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	4413      	add	r3, r2
 8004330:	69fa      	ldr	r2, [r7, #28]
 8004332:	429a      	cmp	r2, r3
 8004334:	d305      	bcc.n	8004342 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800433c:	69fa      	ldr	r2, [r7, #28]
 800433e:	429a      	cmp	r2, r3
 8004340:	d903      	bls.n	800434a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004348:	e0e8      	b.n	800451c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	2200      	movs	r2, #0
 800434e:	461c      	mov	r4, r3
 8004350:	4615      	mov	r5, r2
 8004352:	f04f 0200 	mov.w	r2, #0
 8004356:	f04f 0300 	mov.w	r3, #0
 800435a:	022b      	lsls	r3, r5, #8
 800435c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004360:	0222      	lsls	r2, r4, #8
 8004362:	68f9      	ldr	r1, [r7, #12]
 8004364:	6849      	ldr	r1, [r1, #4]
 8004366:	0849      	lsrs	r1, r1, #1
 8004368:	2000      	movs	r0, #0
 800436a:	4688      	mov	r8, r1
 800436c:	4681      	mov	r9, r0
 800436e:	eb12 0a08 	adds.w	sl, r2, r8
 8004372:	eb43 0b09 	adc.w	fp, r3, r9
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	603b      	str	r3, [r7, #0]
 800437e:	607a      	str	r2, [r7, #4]
 8004380:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004384:	4650      	mov	r0, sl
 8004386:	4659      	mov	r1, fp
 8004388:	f7fb ff8a 	bl	80002a0 <__aeabi_uldivmod>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	4613      	mov	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800439a:	d308      	bcc.n	80043ae <UART_SetConfig+0x3de>
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043a2:	d204      	bcs.n	80043ae <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	60da      	str	r2, [r3, #12]
 80043ac:	e0b6      	b.n	800451c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80043b4:	e0b2      	b.n	800451c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043be:	d15e      	bne.n	800447e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80043c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80043c4:	2b08      	cmp	r3, #8
 80043c6:	d828      	bhi.n	800441a <UART_SetConfig+0x44a>
 80043c8:	a201      	add	r2, pc, #4	@ (adr r2, 80043d0 <UART_SetConfig+0x400>)
 80043ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ce:	bf00      	nop
 80043d0:	080043f5 	.word	0x080043f5
 80043d4:	080043fd 	.word	0x080043fd
 80043d8:	08004405 	.word	0x08004405
 80043dc:	0800441b 	.word	0x0800441b
 80043e0:	0800440b 	.word	0x0800440b
 80043e4:	0800441b 	.word	0x0800441b
 80043e8:	0800441b 	.word	0x0800441b
 80043ec:	0800441b 	.word	0x0800441b
 80043f0:	08004413 	.word	0x08004413
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043f4:	f7fe fca6 	bl	8002d44 <HAL_RCC_GetPCLK1Freq>
 80043f8:	61f8      	str	r0, [r7, #28]
        break;
 80043fa:	e014      	b.n	8004426 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043fc:	f7fe fcb8 	bl	8002d70 <HAL_RCC_GetPCLK2Freq>
 8004400:	61f8      	str	r0, [r7, #28]
        break;
 8004402:	e010      	b.n	8004426 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004404:	4b4d      	ldr	r3, [pc, #308]	@ (800453c <UART_SetConfig+0x56c>)
 8004406:	61fb      	str	r3, [r7, #28]
        break;
 8004408:	e00d      	b.n	8004426 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800440a:	f7fe fc03 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 800440e:	61f8      	str	r0, [r7, #28]
        break;
 8004410:	e009      	b.n	8004426 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004412:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004416:	61fb      	str	r3, [r7, #28]
        break;
 8004418:	e005      	b.n	8004426 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800441a:	2300      	movs	r3, #0
 800441c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004424:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d077      	beq.n	800451c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	005a      	lsls	r2, r3, #1
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	085b      	lsrs	r3, r3, #1
 8004436:	441a      	add	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004440:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	2b0f      	cmp	r3, #15
 8004446:	d916      	bls.n	8004476 <UART_SetConfig+0x4a6>
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800444e:	d212      	bcs.n	8004476 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	b29b      	uxth	r3, r3
 8004454:	f023 030f 	bic.w	r3, r3, #15
 8004458:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	085b      	lsrs	r3, r3, #1
 800445e:	b29b      	uxth	r3, r3
 8004460:	f003 0307 	and.w	r3, r3, #7
 8004464:	b29a      	uxth	r2, r3
 8004466:	8afb      	ldrh	r3, [r7, #22]
 8004468:	4313      	orrs	r3, r2
 800446a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	8afa      	ldrh	r2, [r7, #22]
 8004472:	60da      	str	r2, [r3, #12]
 8004474:	e052      	b.n	800451c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800447c:	e04e      	b.n	800451c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800447e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004482:	2b08      	cmp	r3, #8
 8004484:	d827      	bhi.n	80044d6 <UART_SetConfig+0x506>
 8004486:	a201      	add	r2, pc, #4	@ (adr r2, 800448c <UART_SetConfig+0x4bc>)
 8004488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800448c:	080044b1 	.word	0x080044b1
 8004490:	080044b9 	.word	0x080044b9
 8004494:	080044c1 	.word	0x080044c1
 8004498:	080044d7 	.word	0x080044d7
 800449c:	080044c7 	.word	0x080044c7
 80044a0:	080044d7 	.word	0x080044d7
 80044a4:	080044d7 	.word	0x080044d7
 80044a8:	080044d7 	.word	0x080044d7
 80044ac:	080044cf 	.word	0x080044cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044b0:	f7fe fc48 	bl	8002d44 <HAL_RCC_GetPCLK1Freq>
 80044b4:	61f8      	str	r0, [r7, #28]
        break;
 80044b6:	e014      	b.n	80044e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044b8:	f7fe fc5a 	bl	8002d70 <HAL_RCC_GetPCLK2Freq>
 80044bc:	61f8      	str	r0, [r7, #28]
        break;
 80044be:	e010      	b.n	80044e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044c0:	4b1e      	ldr	r3, [pc, #120]	@ (800453c <UART_SetConfig+0x56c>)
 80044c2:	61fb      	str	r3, [r7, #28]
        break;
 80044c4:	e00d      	b.n	80044e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044c6:	f7fe fba5 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 80044ca:	61f8      	str	r0, [r7, #28]
        break;
 80044cc:	e009      	b.n	80044e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044d2:	61fb      	str	r3, [r7, #28]
        break;
 80044d4:	e005      	b.n	80044e2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80044d6:	2300      	movs	r3, #0
 80044d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80044e0:	bf00      	nop
    }

    if (pclk != 0U)
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d019      	beq.n	800451c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	085a      	lsrs	r2, r3, #1
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	441a      	add	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	2b0f      	cmp	r3, #15
 8004500:	d909      	bls.n	8004516 <UART_SetConfig+0x546>
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004508:	d205      	bcs.n	8004516 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	b29a      	uxth	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	60da      	str	r2, [r3, #12]
 8004514:	e002      	b.n	800451c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004528:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800452c:	4618      	mov	r0, r3
 800452e:	3728      	adds	r7, #40	@ 0x28
 8004530:	46bd      	mov	sp, r7
 8004532:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004536:	bf00      	nop
 8004538:	40008000 	.word	0x40008000
 800453c:	00f42400 	.word	0x00f42400

08004540 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454c:	f003 0308 	and.w	r3, r3, #8
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	430a      	orrs	r2, r1
 800458a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00a      	beq.n	80045ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	430a      	orrs	r2, r1
 80045ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d4:	f003 0310 	and.w	r3, r3, #16
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00a      	beq.n	80045f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f6:	f003 0320 	and.w	r3, r3, #32
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00a      	beq.n	8004614 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800461c:	2b00      	cmp	r3, #0
 800461e:	d01a      	beq.n	8004656 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800463e:	d10a      	bne.n	8004656 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	605a      	str	r2, [r3, #4]
  }
}
 8004678:	bf00      	nop
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b098      	sub	sp, #96	@ 0x60
 8004688:	af02      	add	r7, sp, #8
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004694:	f7fd fa20 	bl	8001ad8 <HAL_GetTick>
 8004698:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0308 	and.w	r3, r3, #8
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d12e      	bne.n	8004706 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046b0:	2200      	movs	r2, #0
 80046b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f88c 	bl	80047d4 <UART_WaitOnFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d021      	beq.n	8004706 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ca:	e853 3f00 	ldrex	r3, [r3]
 80046ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80046d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	461a      	mov	r2, r3
 80046de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80046e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046e8:	e841 2300 	strex	r3, r2, [r1]
 80046ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80046ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1e6      	bne.n	80046c2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e062      	b.n	80047cc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b04      	cmp	r3, #4
 8004712:	d149      	bne.n	80047a8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004714:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004718:	9300      	str	r3, [sp, #0]
 800471a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800471c:	2200      	movs	r2, #0
 800471e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 f856 	bl	80047d4 <UART_WaitOnFlagUntilTimeout>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d03c      	beq.n	80047a8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004736:	e853 3f00 	ldrex	r3, [r3]
 800473a:	623b      	str	r3, [r7, #32]
   return(result);
 800473c:	6a3b      	ldr	r3, [r7, #32]
 800473e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004742:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	461a      	mov	r2, r3
 800474a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800474c:	633b      	str	r3, [r7, #48]	@ 0x30
 800474e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004750:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004754:	e841 2300 	strex	r3, r2, [r1]
 8004758:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800475a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1e6      	bne.n	800472e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	3308      	adds	r3, #8
 8004766:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	e853 3f00 	ldrex	r3, [r3]
 800476e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f023 0301 	bic.w	r3, r3, #1
 8004776:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	3308      	adds	r3, #8
 800477e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004780:	61fa      	str	r2, [r7, #28]
 8004782:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004784:	69b9      	ldr	r1, [r7, #24]
 8004786:	69fa      	ldr	r2, [r7, #28]
 8004788:	e841 2300 	strex	r3, r2, [r1]
 800478c:	617b      	str	r3, [r7, #20]
   return(result);
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1e5      	bne.n	8004760 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2220      	movs	r2, #32
 8004798:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	e011      	b.n	80047cc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2220      	movs	r2, #32
 80047ac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2220      	movs	r2, #32
 80047b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3758      	adds	r7, #88	@ 0x58
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	603b      	str	r3, [r7, #0]
 80047e0:	4613      	mov	r3, r2
 80047e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047e4:	e04f      	b.n	8004886 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047ec:	d04b      	beq.n	8004886 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ee:	f7fd f973 	bl	8001ad8 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d302      	bcc.n	8004804 <UART_WaitOnFlagUntilTimeout+0x30>
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e04e      	b.n	80048a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0304 	and.w	r3, r3, #4
 8004812:	2b00      	cmp	r3, #0
 8004814:	d037      	beq.n	8004886 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2b80      	cmp	r3, #128	@ 0x80
 800481a:	d034      	beq.n	8004886 <UART_WaitOnFlagUntilTimeout+0xb2>
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2b40      	cmp	r3, #64	@ 0x40
 8004820:	d031      	beq.n	8004886 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	69db      	ldr	r3, [r3, #28]
 8004828:	f003 0308 	and.w	r3, r3, #8
 800482c:	2b08      	cmp	r3, #8
 800482e:	d110      	bne.n	8004852 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	2208      	movs	r2, #8
 8004836:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f000 f838 	bl	80048ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2208      	movs	r2, #8
 8004842:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e029      	b.n	80048a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	69db      	ldr	r3, [r3, #28]
 8004858:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800485c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004860:	d111      	bne.n	8004886 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800486a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f000 f81e 	bl	80048ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2220      	movs	r2, #32
 8004876:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e00f      	b.n	80048a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	69da      	ldr	r2, [r3, #28]
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	4013      	ands	r3, r2
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	429a      	cmp	r2, r3
 8004894:	bf0c      	ite	eq
 8004896:	2301      	moveq	r3, #1
 8004898:	2300      	movne	r3, #0
 800489a:	b2db      	uxtb	r3, r3
 800489c:	461a      	mov	r2, r3
 800489e:	79fb      	ldrb	r3, [r7, #7]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d0a0      	beq.n	80047e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048a4:	2300      	movs	r3, #0
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3710      	adds	r7, #16
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048ae:	b480      	push	{r7}
 80048b0:	b095      	sub	sp, #84	@ 0x54
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048be:	e853 3f00 	ldrex	r3, [r3]
 80048c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	461a      	mov	r2, r3
 80048d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80048d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048dc:	e841 2300 	strex	r3, r2, [r1]
 80048e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d1e6      	bne.n	80048b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	3308      	adds	r3, #8
 80048ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f0:	6a3b      	ldr	r3, [r7, #32]
 80048f2:	e853 3f00 	ldrex	r3, [r3]
 80048f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	f023 0301 	bic.w	r3, r3, #1
 80048fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	3308      	adds	r3, #8
 8004906:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004908:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800490a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800490c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800490e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004910:	e841 2300 	strex	r3, r2, [r1]
 8004914:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1e5      	bne.n	80048e8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004920:	2b01      	cmp	r3, #1
 8004922:	d118      	bne.n	8004956 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	e853 3f00 	ldrex	r3, [r3]
 8004930:	60bb      	str	r3, [r7, #8]
   return(result);
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	f023 0310 	bic.w	r3, r3, #16
 8004938:	647b      	str	r3, [r7, #68]	@ 0x44
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	461a      	mov	r2, r3
 8004940:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004942:	61bb      	str	r3, [r7, #24]
 8004944:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004946:	6979      	ldr	r1, [r7, #20]
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	e841 2300 	strex	r3, r2, [r1]
 800494e:	613b      	str	r3, [r7, #16]
   return(result);
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1e6      	bne.n	8004924 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2220      	movs	r2, #32
 800495a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800496a:	bf00      	nop
 800496c:	3754      	adds	r7, #84	@ 0x54
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004976:	b580      	push	{r7, lr}
 8004978:	b084      	sub	sp, #16
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004982:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f7ff fb05 	bl	8003fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800499a:	bf00      	nop
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b088      	sub	sp, #32
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	e853 3f00 	ldrex	r3, [r3]
 80049b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049be:	61fb      	str	r3, [r7, #28]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	461a      	mov	r2, r3
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	61bb      	str	r3, [r7, #24]
 80049ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049cc:	6979      	ldr	r1, [r7, #20]
 80049ce:	69ba      	ldr	r2, [r7, #24]
 80049d0:	e841 2300 	strex	r3, r2, [r1]
 80049d4:	613b      	str	r3, [r7, #16]
   return(result);
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1e6      	bne.n	80049aa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2220      	movs	r2, #32
 80049e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f7ff fad1 	bl	8003f90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049ee:	bf00      	nop
 80049f0:	3720      	adds	r7, #32
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80049f6:	b480      	push	{r7}
 80049f8:	b083      	sub	sp, #12
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80049fe:	bf00      	nop
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
	...

08004a0c <malloc>:
 8004a0c:	4b02      	ldr	r3, [pc, #8]	@ (8004a18 <malloc+0xc>)
 8004a0e:	4601      	mov	r1, r0
 8004a10:	6818      	ldr	r0, [r3, #0]
 8004a12:	f000 b82d 	b.w	8004a70 <_malloc_r>
 8004a16:	bf00      	nop
 8004a18:	20000048 	.word	0x20000048

08004a1c <free>:
 8004a1c:	4b02      	ldr	r3, [pc, #8]	@ (8004a28 <free+0xc>)
 8004a1e:	4601      	mov	r1, r0
 8004a20:	6818      	ldr	r0, [r3, #0]
 8004a22:	f000 bb25 	b.w	8005070 <_free_r>
 8004a26:	bf00      	nop
 8004a28:	20000048 	.word	0x20000048

08004a2c <sbrk_aligned>:
 8004a2c:	b570      	push	{r4, r5, r6, lr}
 8004a2e:	4e0f      	ldr	r6, [pc, #60]	@ (8004a6c <sbrk_aligned+0x40>)
 8004a30:	460c      	mov	r4, r1
 8004a32:	6831      	ldr	r1, [r6, #0]
 8004a34:	4605      	mov	r5, r0
 8004a36:	b911      	cbnz	r1, 8004a3e <sbrk_aligned+0x12>
 8004a38:	f000 fa9e 	bl	8004f78 <_sbrk_r>
 8004a3c:	6030      	str	r0, [r6, #0]
 8004a3e:	4621      	mov	r1, r4
 8004a40:	4628      	mov	r0, r5
 8004a42:	f000 fa99 	bl	8004f78 <_sbrk_r>
 8004a46:	1c43      	adds	r3, r0, #1
 8004a48:	d103      	bne.n	8004a52 <sbrk_aligned+0x26>
 8004a4a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004a4e:	4620      	mov	r0, r4
 8004a50:	bd70      	pop	{r4, r5, r6, pc}
 8004a52:	1cc4      	adds	r4, r0, #3
 8004a54:	f024 0403 	bic.w	r4, r4, #3
 8004a58:	42a0      	cmp	r0, r4
 8004a5a:	d0f8      	beq.n	8004a4e <sbrk_aligned+0x22>
 8004a5c:	1a21      	subs	r1, r4, r0
 8004a5e:	4628      	mov	r0, r5
 8004a60:	f000 fa8a 	bl	8004f78 <_sbrk_r>
 8004a64:	3001      	adds	r0, #1
 8004a66:	d1f2      	bne.n	8004a4e <sbrk_aligned+0x22>
 8004a68:	e7ef      	b.n	8004a4a <sbrk_aligned+0x1e>
 8004a6a:	bf00      	nop
 8004a6c:	20000970 	.word	0x20000970

08004a70 <_malloc_r>:
 8004a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a74:	1ccd      	adds	r5, r1, #3
 8004a76:	f025 0503 	bic.w	r5, r5, #3
 8004a7a:	3508      	adds	r5, #8
 8004a7c:	2d0c      	cmp	r5, #12
 8004a7e:	bf38      	it	cc
 8004a80:	250c      	movcc	r5, #12
 8004a82:	2d00      	cmp	r5, #0
 8004a84:	4606      	mov	r6, r0
 8004a86:	db01      	blt.n	8004a8c <_malloc_r+0x1c>
 8004a88:	42a9      	cmp	r1, r5
 8004a8a:	d904      	bls.n	8004a96 <_malloc_r+0x26>
 8004a8c:	230c      	movs	r3, #12
 8004a8e:	6033      	str	r3, [r6, #0]
 8004a90:	2000      	movs	r0, #0
 8004a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b6c <_malloc_r+0xfc>
 8004a9a:	f000 f869 	bl	8004b70 <__malloc_lock>
 8004a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8004aa2:	461c      	mov	r4, r3
 8004aa4:	bb44      	cbnz	r4, 8004af8 <_malloc_r+0x88>
 8004aa6:	4629      	mov	r1, r5
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	f7ff ffbf 	bl	8004a2c <sbrk_aligned>
 8004aae:	1c43      	adds	r3, r0, #1
 8004ab0:	4604      	mov	r4, r0
 8004ab2:	d158      	bne.n	8004b66 <_malloc_r+0xf6>
 8004ab4:	f8d8 4000 	ldr.w	r4, [r8]
 8004ab8:	4627      	mov	r7, r4
 8004aba:	2f00      	cmp	r7, #0
 8004abc:	d143      	bne.n	8004b46 <_malloc_r+0xd6>
 8004abe:	2c00      	cmp	r4, #0
 8004ac0:	d04b      	beq.n	8004b5a <_malloc_r+0xea>
 8004ac2:	6823      	ldr	r3, [r4, #0]
 8004ac4:	4639      	mov	r1, r7
 8004ac6:	4630      	mov	r0, r6
 8004ac8:	eb04 0903 	add.w	r9, r4, r3
 8004acc:	f000 fa54 	bl	8004f78 <_sbrk_r>
 8004ad0:	4581      	cmp	r9, r0
 8004ad2:	d142      	bne.n	8004b5a <_malloc_r+0xea>
 8004ad4:	6821      	ldr	r1, [r4, #0]
 8004ad6:	1a6d      	subs	r5, r5, r1
 8004ad8:	4629      	mov	r1, r5
 8004ada:	4630      	mov	r0, r6
 8004adc:	f7ff ffa6 	bl	8004a2c <sbrk_aligned>
 8004ae0:	3001      	adds	r0, #1
 8004ae2:	d03a      	beq.n	8004b5a <_malloc_r+0xea>
 8004ae4:	6823      	ldr	r3, [r4, #0]
 8004ae6:	442b      	add	r3, r5
 8004ae8:	6023      	str	r3, [r4, #0]
 8004aea:	f8d8 3000 	ldr.w	r3, [r8]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	bb62      	cbnz	r2, 8004b4c <_malloc_r+0xdc>
 8004af2:	f8c8 7000 	str.w	r7, [r8]
 8004af6:	e00f      	b.n	8004b18 <_malloc_r+0xa8>
 8004af8:	6822      	ldr	r2, [r4, #0]
 8004afa:	1b52      	subs	r2, r2, r5
 8004afc:	d420      	bmi.n	8004b40 <_malloc_r+0xd0>
 8004afe:	2a0b      	cmp	r2, #11
 8004b00:	d917      	bls.n	8004b32 <_malloc_r+0xc2>
 8004b02:	1961      	adds	r1, r4, r5
 8004b04:	42a3      	cmp	r3, r4
 8004b06:	6025      	str	r5, [r4, #0]
 8004b08:	bf18      	it	ne
 8004b0a:	6059      	strne	r1, [r3, #4]
 8004b0c:	6863      	ldr	r3, [r4, #4]
 8004b0e:	bf08      	it	eq
 8004b10:	f8c8 1000 	streq.w	r1, [r8]
 8004b14:	5162      	str	r2, [r4, r5]
 8004b16:	604b      	str	r3, [r1, #4]
 8004b18:	4630      	mov	r0, r6
 8004b1a:	f000 f82f 	bl	8004b7c <__malloc_unlock>
 8004b1e:	f104 000b 	add.w	r0, r4, #11
 8004b22:	1d23      	adds	r3, r4, #4
 8004b24:	f020 0007 	bic.w	r0, r0, #7
 8004b28:	1ac2      	subs	r2, r0, r3
 8004b2a:	bf1c      	itt	ne
 8004b2c:	1a1b      	subne	r3, r3, r0
 8004b2e:	50a3      	strne	r3, [r4, r2]
 8004b30:	e7af      	b.n	8004a92 <_malloc_r+0x22>
 8004b32:	6862      	ldr	r2, [r4, #4]
 8004b34:	42a3      	cmp	r3, r4
 8004b36:	bf0c      	ite	eq
 8004b38:	f8c8 2000 	streq.w	r2, [r8]
 8004b3c:	605a      	strne	r2, [r3, #4]
 8004b3e:	e7eb      	b.n	8004b18 <_malloc_r+0xa8>
 8004b40:	4623      	mov	r3, r4
 8004b42:	6864      	ldr	r4, [r4, #4]
 8004b44:	e7ae      	b.n	8004aa4 <_malloc_r+0x34>
 8004b46:	463c      	mov	r4, r7
 8004b48:	687f      	ldr	r7, [r7, #4]
 8004b4a:	e7b6      	b.n	8004aba <_malloc_r+0x4a>
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	42a3      	cmp	r3, r4
 8004b52:	d1fb      	bne.n	8004b4c <_malloc_r+0xdc>
 8004b54:	2300      	movs	r3, #0
 8004b56:	6053      	str	r3, [r2, #4]
 8004b58:	e7de      	b.n	8004b18 <_malloc_r+0xa8>
 8004b5a:	230c      	movs	r3, #12
 8004b5c:	6033      	str	r3, [r6, #0]
 8004b5e:	4630      	mov	r0, r6
 8004b60:	f000 f80c 	bl	8004b7c <__malloc_unlock>
 8004b64:	e794      	b.n	8004a90 <_malloc_r+0x20>
 8004b66:	6005      	str	r5, [r0, #0]
 8004b68:	e7d6      	b.n	8004b18 <_malloc_r+0xa8>
 8004b6a:	bf00      	nop
 8004b6c:	20000974 	.word	0x20000974

08004b70 <__malloc_lock>:
 8004b70:	4801      	ldr	r0, [pc, #4]	@ (8004b78 <__malloc_lock+0x8>)
 8004b72:	f000 ba4e 	b.w	8005012 <__retarget_lock_acquire_recursive>
 8004b76:	bf00      	nop
 8004b78:	20000ab8 	.word	0x20000ab8

08004b7c <__malloc_unlock>:
 8004b7c:	4801      	ldr	r0, [pc, #4]	@ (8004b84 <__malloc_unlock+0x8>)
 8004b7e:	f000 ba49 	b.w	8005014 <__retarget_lock_release_recursive>
 8004b82:	bf00      	nop
 8004b84:	20000ab8 	.word	0x20000ab8

08004b88 <std>:
 8004b88:	2300      	movs	r3, #0
 8004b8a:	b510      	push	{r4, lr}
 8004b8c:	4604      	mov	r4, r0
 8004b8e:	e9c0 3300 	strd	r3, r3, [r0]
 8004b92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b96:	6083      	str	r3, [r0, #8]
 8004b98:	8181      	strh	r1, [r0, #12]
 8004b9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b9c:	81c2      	strh	r2, [r0, #14]
 8004b9e:	6183      	str	r3, [r0, #24]
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	2208      	movs	r2, #8
 8004ba4:	305c      	adds	r0, #92	@ 0x5c
 8004ba6:	f000 f92a 	bl	8004dfe <memset>
 8004baa:	4b0d      	ldr	r3, [pc, #52]	@ (8004be0 <std+0x58>)
 8004bac:	6263      	str	r3, [r4, #36]	@ 0x24
 8004bae:	4b0d      	ldr	r3, [pc, #52]	@ (8004be4 <std+0x5c>)
 8004bb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004be8 <std+0x60>)
 8004bb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bec <std+0x64>)
 8004bb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8004bba:	4b0d      	ldr	r3, [pc, #52]	@ (8004bf0 <std+0x68>)
 8004bbc:	6224      	str	r4, [r4, #32]
 8004bbe:	429c      	cmp	r4, r3
 8004bc0:	d006      	beq.n	8004bd0 <std+0x48>
 8004bc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004bc6:	4294      	cmp	r4, r2
 8004bc8:	d002      	beq.n	8004bd0 <std+0x48>
 8004bca:	33d0      	adds	r3, #208	@ 0xd0
 8004bcc:	429c      	cmp	r4, r3
 8004bce:	d105      	bne.n	8004bdc <std+0x54>
 8004bd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bd8:	f000 ba1a 	b.w	8005010 <__retarget_lock_init_recursive>
 8004bdc:	bd10      	pop	{r4, pc}
 8004bde:	bf00      	nop
 8004be0:	08004d79 	.word	0x08004d79
 8004be4:	08004d9b 	.word	0x08004d9b
 8004be8:	08004dd3 	.word	0x08004dd3
 8004bec:	08004df7 	.word	0x08004df7
 8004bf0:	20000978 	.word	0x20000978

08004bf4 <stdio_exit_handler>:
 8004bf4:	4a02      	ldr	r2, [pc, #8]	@ (8004c00 <stdio_exit_handler+0xc>)
 8004bf6:	4903      	ldr	r1, [pc, #12]	@ (8004c04 <stdio_exit_handler+0x10>)
 8004bf8:	4803      	ldr	r0, [pc, #12]	@ (8004c08 <stdio_exit_handler+0x14>)
 8004bfa:	f000 b869 	b.w	8004cd0 <_fwalk_sglue>
 8004bfe:	bf00      	nop
 8004c00:	2000003c 	.word	0x2000003c
 8004c04:	080057d5 	.word	0x080057d5
 8004c08:	2000004c 	.word	0x2000004c

08004c0c <cleanup_stdio>:
 8004c0c:	6841      	ldr	r1, [r0, #4]
 8004c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8004c40 <cleanup_stdio+0x34>)
 8004c10:	4299      	cmp	r1, r3
 8004c12:	b510      	push	{r4, lr}
 8004c14:	4604      	mov	r4, r0
 8004c16:	d001      	beq.n	8004c1c <cleanup_stdio+0x10>
 8004c18:	f000 fddc 	bl	80057d4 <_fflush_r>
 8004c1c:	68a1      	ldr	r1, [r4, #8]
 8004c1e:	4b09      	ldr	r3, [pc, #36]	@ (8004c44 <cleanup_stdio+0x38>)
 8004c20:	4299      	cmp	r1, r3
 8004c22:	d002      	beq.n	8004c2a <cleanup_stdio+0x1e>
 8004c24:	4620      	mov	r0, r4
 8004c26:	f000 fdd5 	bl	80057d4 <_fflush_r>
 8004c2a:	68e1      	ldr	r1, [r4, #12]
 8004c2c:	4b06      	ldr	r3, [pc, #24]	@ (8004c48 <cleanup_stdio+0x3c>)
 8004c2e:	4299      	cmp	r1, r3
 8004c30:	d004      	beq.n	8004c3c <cleanup_stdio+0x30>
 8004c32:	4620      	mov	r0, r4
 8004c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c38:	f000 bdcc 	b.w	80057d4 <_fflush_r>
 8004c3c:	bd10      	pop	{r4, pc}
 8004c3e:	bf00      	nop
 8004c40:	20000978 	.word	0x20000978
 8004c44:	200009e0 	.word	0x200009e0
 8004c48:	20000a48 	.word	0x20000a48

08004c4c <global_stdio_init.part.0>:
 8004c4c:	b510      	push	{r4, lr}
 8004c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c7c <global_stdio_init.part.0+0x30>)
 8004c50:	4c0b      	ldr	r4, [pc, #44]	@ (8004c80 <global_stdio_init.part.0+0x34>)
 8004c52:	4a0c      	ldr	r2, [pc, #48]	@ (8004c84 <global_stdio_init.part.0+0x38>)
 8004c54:	601a      	str	r2, [r3, #0]
 8004c56:	4620      	mov	r0, r4
 8004c58:	2200      	movs	r2, #0
 8004c5a:	2104      	movs	r1, #4
 8004c5c:	f7ff ff94 	bl	8004b88 <std>
 8004c60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004c64:	2201      	movs	r2, #1
 8004c66:	2109      	movs	r1, #9
 8004c68:	f7ff ff8e 	bl	8004b88 <std>
 8004c6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004c70:	2202      	movs	r2, #2
 8004c72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c76:	2112      	movs	r1, #18
 8004c78:	f7ff bf86 	b.w	8004b88 <std>
 8004c7c:	20000ab0 	.word	0x20000ab0
 8004c80:	20000978 	.word	0x20000978
 8004c84:	08004bf5 	.word	0x08004bf5

08004c88 <__sfp_lock_acquire>:
 8004c88:	4801      	ldr	r0, [pc, #4]	@ (8004c90 <__sfp_lock_acquire+0x8>)
 8004c8a:	f000 b9c2 	b.w	8005012 <__retarget_lock_acquire_recursive>
 8004c8e:	bf00      	nop
 8004c90:	20000ab9 	.word	0x20000ab9

08004c94 <__sfp_lock_release>:
 8004c94:	4801      	ldr	r0, [pc, #4]	@ (8004c9c <__sfp_lock_release+0x8>)
 8004c96:	f000 b9bd 	b.w	8005014 <__retarget_lock_release_recursive>
 8004c9a:	bf00      	nop
 8004c9c:	20000ab9 	.word	0x20000ab9

08004ca0 <__sinit>:
 8004ca0:	b510      	push	{r4, lr}
 8004ca2:	4604      	mov	r4, r0
 8004ca4:	f7ff fff0 	bl	8004c88 <__sfp_lock_acquire>
 8004ca8:	6a23      	ldr	r3, [r4, #32]
 8004caa:	b11b      	cbz	r3, 8004cb4 <__sinit+0x14>
 8004cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cb0:	f7ff bff0 	b.w	8004c94 <__sfp_lock_release>
 8004cb4:	4b04      	ldr	r3, [pc, #16]	@ (8004cc8 <__sinit+0x28>)
 8004cb6:	6223      	str	r3, [r4, #32]
 8004cb8:	4b04      	ldr	r3, [pc, #16]	@ (8004ccc <__sinit+0x2c>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d1f5      	bne.n	8004cac <__sinit+0xc>
 8004cc0:	f7ff ffc4 	bl	8004c4c <global_stdio_init.part.0>
 8004cc4:	e7f2      	b.n	8004cac <__sinit+0xc>
 8004cc6:	bf00      	nop
 8004cc8:	08004c0d 	.word	0x08004c0d
 8004ccc:	20000ab0 	.word	0x20000ab0

08004cd0 <_fwalk_sglue>:
 8004cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cd4:	4607      	mov	r7, r0
 8004cd6:	4688      	mov	r8, r1
 8004cd8:	4614      	mov	r4, r2
 8004cda:	2600      	movs	r6, #0
 8004cdc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ce0:	f1b9 0901 	subs.w	r9, r9, #1
 8004ce4:	d505      	bpl.n	8004cf2 <_fwalk_sglue+0x22>
 8004ce6:	6824      	ldr	r4, [r4, #0]
 8004ce8:	2c00      	cmp	r4, #0
 8004cea:	d1f7      	bne.n	8004cdc <_fwalk_sglue+0xc>
 8004cec:	4630      	mov	r0, r6
 8004cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cf2:	89ab      	ldrh	r3, [r5, #12]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d907      	bls.n	8004d08 <_fwalk_sglue+0x38>
 8004cf8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	d003      	beq.n	8004d08 <_fwalk_sglue+0x38>
 8004d00:	4629      	mov	r1, r5
 8004d02:	4638      	mov	r0, r7
 8004d04:	47c0      	blx	r8
 8004d06:	4306      	orrs	r6, r0
 8004d08:	3568      	adds	r5, #104	@ 0x68
 8004d0a:	e7e9      	b.n	8004ce0 <_fwalk_sglue+0x10>

08004d0c <sniprintf>:
 8004d0c:	b40c      	push	{r2, r3}
 8004d0e:	b530      	push	{r4, r5, lr}
 8004d10:	4b18      	ldr	r3, [pc, #96]	@ (8004d74 <sniprintf+0x68>)
 8004d12:	1e0c      	subs	r4, r1, #0
 8004d14:	681d      	ldr	r5, [r3, #0]
 8004d16:	b09d      	sub	sp, #116	@ 0x74
 8004d18:	da08      	bge.n	8004d2c <sniprintf+0x20>
 8004d1a:	238b      	movs	r3, #139	@ 0x8b
 8004d1c:	602b      	str	r3, [r5, #0]
 8004d1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004d22:	b01d      	add	sp, #116	@ 0x74
 8004d24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d28:	b002      	add	sp, #8
 8004d2a:	4770      	bx	lr
 8004d2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004d30:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004d34:	f04f 0300 	mov.w	r3, #0
 8004d38:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004d3a:	bf14      	ite	ne
 8004d3c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8004d40:	4623      	moveq	r3, r4
 8004d42:	9304      	str	r3, [sp, #16]
 8004d44:	9307      	str	r3, [sp, #28]
 8004d46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004d4a:	9002      	str	r0, [sp, #8]
 8004d4c:	9006      	str	r0, [sp, #24]
 8004d4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004d52:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004d54:	ab21      	add	r3, sp, #132	@ 0x84
 8004d56:	a902      	add	r1, sp, #8
 8004d58:	4628      	mov	r0, r5
 8004d5a:	9301      	str	r3, [sp, #4]
 8004d5c:	f000 fa2e 	bl	80051bc <_svfiprintf_r>
 8004d60:	1c43      	adds	r3, r0, #1
 8004d62:	bfbc      	itt	lt
 8004d64:	238b      	movlt	r3, #139	@ 0x8b
 8004d66:	602b      	strlt	r3, [r5, #0]
 8004d68:	2c00      	cmp	r4, #0
 8004d6a:	d0da      	beq.n	8004d22 <sniprintf+0x16>
 8004d6c:	9b02      	ldr	r3, [sp, #8]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	701a      	strb	r2, [r3, #0]
 8004d72:	e7d6      	b.n	8004d22 <sniprintf+0x16>
 8004d74:	20000048 	.word	0x20000048

08004d78 <__sread>:
 8004d78:	b510      	push	{r4, lr}
 8004d7a:	460c      	mov	r4, r1
 8004d7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d80:	f000 f8e8 	bl	8004f54 <_read_r>
 8004d84:	2800      	cmp	r0, #0
 8004d86:	bfab      	itete	ge
 8004d88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004d8a:	89a3      	ldrhlt	r3, [r4, #12]
 8004d8c:	181b      	addge	r3, r3, r0
 8004d8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004d92:	bfac      	ite	ge
 8004d94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004d96:	81a3      	strhlt	r3, [r4, #12]
 8004d98:	bd10      	pop	{r4, pc}

08004d9a <__swrite>:
 8004d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d9e:	461f      	mov	r7, r3
 8004da0:	898b      	ldrh	r3, [r1, #12]
 8004da2:	05db      	lsls	r3, r3, #23
 8004da4:	4605      	mov	r5, r0
 8004da6:	460c      	mov	r4, r1
 8004da8:	4616      	mov	r6, r2
 8004daa:	d505      	bpl.n	8004db8 <__swrite+0x1e>
 8004dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004db0:	2302      	movs	r3, #2
 8004db2:	2200      	movs	r2, #0
 8004db4:	f000 f8bc 	bl	8004f30 <_lseek_r>
 8004db8:	89a3      	ldrh	r3, [r4, #12]
 8004dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004dc2:	81a3      	strh	r3, [r4, #12]
 8004dc4:	4632      	mov	r2, r6
 8004dc6:	463b      	mov	r3, r7
 8004dc8:	4628      	mov	r0, r5
 8004dca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004dce:	f000 b8e3 	b.w	8004f98 <_write_r>

08004dd2 <__sseek>:
 8004dd2:	b510      	push	{r4, lr}
 8004dd4:	460c      	mov	r4, r1
 8004dd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dda:	f000 f8a9 	bl	8004f30 <_lseek_r>
 8004dde:	1c43      	adds	r3, r0, #1
 8004de0:	89a3      	ldrh	r3, [r4, #12]
 8004de2:	bf15      	itete	ne
 8004de4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004de6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004dea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004dee:	81a3      	strheq	r3, [r4, #12]
 8004df0:	bf18      	it	ne
 8004df2:	81a3      	strhne	r3, [r4, #12]
 8004df4:	bd10      	pop	{r4, pc}

08004df6 <__sclose>:
 8004df6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dfa:	f000 b889 	b.w	8004f10 <_close_r>

08004dfe <memset>:
 8004dfe:	4402      	add	r2, r0
 8004e00:	4603      	mov	r3, r0
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d100      	bne.n	8004e08 <memset+0xa>
 8004e06:	4770      	bx	lr
 8004e08:	f803 1b01 	strb.w	r1, [r3], #1
 8004e0c:	e7f9      	b.n	8004e02 <memset+0x4>

08004e0e <strncmp>:
 8004e0e:	b510      	push	{r4, lr}
 8004e10:	b16a      	cbz	r2, 8004e2e <strncmp+0x20>
 8004e12:	3901      	subs	r1, #1
 8004e14:	1884      	adds	r4, r0, r2
 8004e16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e1a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d103      	bne.n	8004e2a <strncmp+0x1c>
 8004e22:	42a0      	cmp	r0, r4
 8004e24:	d001      	beq.n	8004e2a <strncmp+0x1c>
 8004e26:	2a00      	cmp	r2, #0
 8004e28:	d1f5      	bne.n	8004e16 <strncmp+0x8>
 8004e2a:	1ad0      	subs	r0, r2, r3
 8004e2c:	bd10      	pop	{r4, pc}
 8004e2e:	4610      	mov	r0, r2
 8004e30:	e7fc      	b.n	8004e2c <strncmp+0x1e>

08004e32 <strncpy>:
 8004e32:	b510      	push	{r4, lr}
 8004e34:	3901      	subs	r1, #1
 8004e36:	4603      	mov	r3, r0
 8004e38:	b132      	cbz	r2, 8004e48 <strncpy+0x16>
 8004e3a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004e3e:	f803 4b01 	strb.w	r4, [r3], #1
 8004e42:	3a01      	subs	r2, #1
 8004e44:	2c00      	cmp	r4, #0
 8004e46:	d1f7      	bne.n	8004e38 <strncpy+0x6>
 8004e48:	441a      	add	r2, r3
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d100      	bne.n	8004e52 <strncpy+0x20>
 8004e50:	bd10      	pop	{r4, pc}
 8004e52:	f803 1b01 	strb.w	r1, [r3], #1
 8004e56:	e7f9      	b.n	8004e4c <strncpy+0x1a>

08004e58 <strtok>:
 8004e58:	4b16      	ldr	r3, [pc, #88]	@ (8004eb4 <strtok+0x5c>)
 8004e5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e5e:	681f      	ldr	r7, [r3, #0]
 8004e60:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004e62:	4605      	mov	r5, r0
 8004e64:	460e      	mov	r6, r1
 8004e66:	b9ec      	cbnz	r4, 8004ea4 <strtok+0x4c>
 8004e68:	2050      	movs	r0, #80	@ 0x50
 8004e6a:	f7ff fdcf 	bl	8004a0c <malloc>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	6478      	str	r0, [r7, #68]	@ 0x44
 8004e72:	b920      	cbnz	r0, 8004e7e <strtok+0x26>
 8004e74:	4b10      	ldr	r3, [pc, #64]	@ (8004eb8 <strtok+0x60>)
 8004e76:	4811      	ldr	r0, [pc, #68]	@ (8004ebc <strtok+0x64>)
 8004e78:	215b      	movs	r1, #91	@ 0x5b
 8004e7a:	f000 f8db 	bl	8005034 <__assert_func>
 8004e7e:	e9c0 4400 	strd	r4, r4, [r0]
 8004e82:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004e86:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004e8a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8004e8e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8004e92:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8004e96:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8004e9a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8004e9e:	6184      	str	r4, [r0, #24]
 8004ea0:	7704      	strb	r4, [r0, #28]
 8004ea2:	6244      	str	r4, [r0, #36]	@ 0x24
 8004ea4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ea6:	4631      	mov	r1, r6
 8004ea8:	4628      	mov	r0, r5
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004eb0:	f000 b806 	b.w	8004ec0 <__strtok_r>
 8004eb4:	20000048 	.word	0x20000048
 8004eb8:	08006164 	.word	0x08006164
 8004ebc:	0800617b 	.word	0x0800617b

08004ec0 <__strtok_r>:
 8004ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ec2:	4604      	mov	r4, r0
 8004ec4:	b908      	cbnz	r0, 8004eca <__strtok_r+0xa>
 8004ec6:	6814      	ldr	r4, [r2, #0]
 8004ec8:	b144      	cbz	r4, 8004edc <__strtok_r+0x1c>
 8004eca:	4620      	mov	r0, r4
 8004ecc:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004ed0:	460f      	mov	r7, r1
 8004ed2:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004ed6:	b91e      	cbnz	r6, 8004ee0 <__strtok_r+0x20>
 8004ed8:	b965      	cbnz	r5, 8004ef4 <__strtok_r+0x34>
 8004eda:	6015      	str	r5, [r2, #0]
 8004edc:	2000      	movs	r0, #0
 8004ede:	e005      	b.n	8004eec <__strtok_r+0x2c>
 8004ee0:	42b5      	cmp	r5, r6
 8004ee2:	d1f6      	bne.n	8004ed2 <__strtok_r+0x12>
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1f0      	bne.n	8004eca <__strtok_r+0xa>
 8004ee8:	6014      	str	r4, [r2, #0]
 8004eea:	7003      	strb	r3, [r0, #0]
 8004eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004eee:	461c      	mov	r4, r3
 8004ef0:	e00c      	b.n	8004f0c <__strtok_r+0x4c>
 8004ef2:	b91d      	cbnz	r5, 8004efc <__strtok_r+0x3c>
 8004ef4:	4627      	mov	r7, r4
 8004ef6:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004efa:	460e      	mov	r6, r1
 8004efc:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004f00:	42ab      	cmp	r3, r5
 8004f02:	d1f6      	bne.n	8004ef2 <__strtok_r+0x32>
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d0f2      	beq.n	8004eee <__strtok_r+0x2e>
 8004f08:	2300      	movs	r3, #0
 8004f0a:	703b      	strb	r3, [r7, #0]
 8004f0c:	6014      	str	r4, [r2, #0]
 8004f0e:	e7ed      	b.n	8004eec <__strtok_r+0x2c>

08004f10 <_close_r>:
 8004f10:	b538      	push	{r3, r4, r5, lr}
 8004f12:	4d06      	ldr	r5, [pc, #24]	@ (8004f2c <_close_r+0x1c>)
 8004f14:	2300      	movs	r3, #0
 8004f16:	4604      	mov	r4, r0
 8004f18:	4608      	mov	r0, r1
 8004f1a:	602b      	str	r3, [r5, #0]
 8004f1c:	f7fc fcce 	bl	80018bc <_close>
 8004f20:	1c43      	adds	r3, r0, #1
 8004f22:	d102      	bne.n	8004f2a <_close_r+0x1a>
 8004f24:	682b      	ldr	r3, [r5, #0]
 8004f26:	b103      	cbz	r3, 8004f2a <_close_r+0x1a>
 8004f28:	6023      	str	r3, [r4, #0]
 8004f2a:	bd38      	pop	{r3, r4, r5, pc}
 8004f2c:	20000ab4 	.word	0x20000ab4

08004f30 <_lseek_r>:
 8004f30:	b538      	push	{r3, r4, r5, lr}
 8004f32:	4d07      	ldr	r5, [pc, #28]	@ (8004f50 <_lseek_r+0x20>)
 8004f34:	4604      	mov	r4, r0
 8004f36:	4608      	mov	r0, r1
 8004f38:	4611      	mov	r1, r2
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	602a      	str	r2, [r5, #0]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	f7fc fce3 	bl	800190a <_lseek>
 8004f44:	1c43      	adds	r3, r0, #1
 8004f46:	d102      	bne.n	8004f4e <_lseek_r+0x1e>
 8004f48:	682b      	ldr	r3, [r5, #0]
 8004f4a:	b103      	cbz	r3, 8004f4e <_lseek_r+0x1e>
 8004f4c:	6023      	str	r3, [r4, #0]
 8004f4e:	bd38      	pop	{r3, r4, r5, pc}
 8004f50:	20000ab4 	.word	0x20000ab4

08004f54 <_read_r>:
 8004f54:	b538      	push	{r3, r4, r5, lr}
 8004f56:	4d07      	ldr	r5, [pc, #28]	@ (8004f74 <_read_r+0x20>)
 8004f58:	4604      	mov	r4, r0
 8004f5a:	4608      	mov	r0, r1
 8004f5c:	4611      	mov	r1, r2
 8004f5e:	2200      	movs	r2, #0
 8004f60:	602a      	str	r2, [r5, #0]
 8004f62:	461a      	mov	r2, r3
 8004f64:	f7fc fc71 	bl	800184a <_read>
 8004f68:	1c43      	adds	r3, r0, #1
 8004f6a:	d102      	bne.n	8004f72 <_read_r+0x1e>
 8004f6c:	682b      	ldr	r3, [r5, #0]
 8004f6e:	b103      	cbz	r3, 8004f72 <_read_r+0x1e>
 8004f70:	6023      	str	r3, [r4, #0]
 8004f72:	bd38      	pop	{r3, r4, r5, pc}
 8004f74:	20000ab4 	.word	0x20000ab4

08004f78 <_sbrk_r>:
 8004f78:	b538      	push	{r3, r4, r5, lr}
 8004f7a:	4d06      	ldr	r5, [pc, #24]	@ (8004f94 <_sbrk_r+0x1c>)
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	4604      	mov	r4, r0
 8004f80:	4608      	mov	r0, r1
 8004f82:	602b      	str	r3, [r5, #0]
 8004f84:	f7fc fcce 	bl	8001924 <_sbrk>
 8004f88:	1c43      	adds	r3, r0, #1
 8004f8a:	d102      	bne.n	8004f92 <_sbrk_r+0x1a>
 8004f8c:	682b      	ldr	r3, [r5, #0]
 8004f8e:	b103      	cbz	r3, 8004f92 <_sbrk_r+0x1a>
 8004f90:	6023      	str	r3, [r4, #0]
 8004f92:	bd38      	pop	{r3, r4, r5, pc}
 8004f94:	20000ab4 	.word	0x20000ab4

08004f98 <_write_r>:
 8004f98:	b538      	push	{r3, r4, r5, lr}
 8004f9a:	4d07      	ldr	r5, [pc, #28]	@ (8004fb8 <_write_r+0x20>)
 8004f9c:	4604      	mov	r4, r0
 8004f9e:	4608      	mov	r0, r1
 8004fa0:	4611      	mov	r1, r2
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	602a      	str	r2, [r5, #0]
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	f7fc fc6c 	bl	8001884 <_write>
 8004fac:	1c43      	adds	r3, r0, #1
 8004fae:	d102      	bne.n	8004fb6 <_write_r+0x1e>
 8004fb0:	682b      	ldr	r3, [r5, #0]
 8004fb2:	b103      	cbz	r3, 8004fb6 <_write_r+0x1e>
 8004fb4:	6023      	str	r3, [r4, #0]
 8004fb6:	bd38      	pop	{r3, r4, r5, pc}
 8004fb8:	20000ab4 	.word	0x20000ab4

08004fbc <__errno>:
 8004fbc:	4b01      	ldr	r3, [pc, #4]	@ (8004fc4 <__errno+0x8>)
 8004fbe:	6818      	ldr	r0, [r3, #0]
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	20000048 	.word	0x20000048

08004fc8 <__libc_init_array>:
 8004fc8:	b570      	push	{r4, r5, r6, lr}
 8004fca:	4d0d      	ldr	r5, [pc, #52]	@ (8005000 <__libc_init_array+0x38>)
 8004fcc:	4c0d      	ldr	r4, [pc, #52]	@ (8005004 <__libc_init_array+0x3c>)
 8004fce:	1b64      	subs	r4, r4, r5
 8004fd0:	10a4      	asrs	r4, r4, #2
 8004fd2:	2600      	movs	r6, #0
 8004fd4:	42a6      	cmp	r6, r4
 8004fd6:	d109      	bne.n	8004fec <__libc_init_array+0x24>
 8004fd8:	4d0b      	ldr	r5, [pc, #44]	@ (8005008 <__libc_init_array+0x40>)
 8004fda:	4c0c      	ldr	r4, [pc, #48]	@ (800500c <__libc_init_array+0x44>)
 8004fdc:	f000 ff28 	bl	8005e30 <_init>
 8004fe0:	1b64      	subs	r4, r4, r5
 8004fe2:	10a4      	asrs	r4, r4, #2
 8004fe4:	2600      	movs	r6, #0
 8004fe6:	42a6      	cmp	r6, r4
 8004fe8:	d105      	bne.n	8004ff6 <__libc_init_array+0x2e>
 8004fea:	bd70      	pop	{r4, r5, r6, pc}
 8004fec:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ff0:	4798      	blx	r3
 8004ff2:	3601      	adds	r6, #1
 8004ff4:	e7ee      	b.n	8004fd4 <__libc_init_array+0xc>
 8004ff6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ffa:	4798      	blx	r3
 8004ffc:	3601      	adds	r6, #1
 8004ffe:	e7f2      	b.n	8004fe6 <__libc_init_array+0x1e>
 8005000:	0800624c 	.word	0x0800624c
 8005004:	0800624c 	.word	0x0800624c
 8005008:	0800624c 	.word	0x0800624c
 800500c:	08006250 	.word	0x08006250

08005010 <__retarget_lock_init_recursive>:
 8005010:	4770      	bx	lr

08005012 <__retarget_lock_acquire_recursive>:
 8005012:	4770      	bx	lr

08005014 <__retarget_lock_release_recursive>:
 8005014:	4770      	bx	lr

08005016 <memcpy>:
 8005016:	440a      	add	r2, r1
 8005018:	4291      	cmp	r1, r2
 800501a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800501e:	d100      	bne.n	8005022 <memcpy+0xc>
 8005020:	4770      	bx	lr
 8005022:	b510      	push	{r4, lr}
 8005024:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005028:	f803 4f01 	strb.w	r4, [r3, #1]!
 800502c:	4291      	cmp	r1, r2
 800502e:	d1f9      	bne.n	8005024 <memcpy+0xe>
 8005030:	bd10      	pop	{r4, pc}
	...

08005034 <__assert_func>:
 8005034:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005036:	4614      	mov	r4, r2
 8005038:	461a      	mov	r2, r3
 800503a:	4b09      	ldr	r3, [pc, #36]	@ (8005060 <__assert_func+0x2c>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4605      	mov	r5, r0
 8005040:	68d8      	ldr	r0, [r3, #12]
 8005042:	b14c      	cbz	r4, 8005058 <__assert_func+0x24>
 8005044:	4b07      	ldr	r3, [pc, #28]	@ (8005064 <__assert_func+0x30>)
 8005046:	9100      	str	r1, [sp, #0]
 8005048:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800504c:	4906      	ldr	r1, [pc, #24]	@ (8005068 <__assert_func+0x34>)
 800504e:	462b      	mov	r3, r5
 8005050:	f000 fbe8 	bl	8005824 <fiprintf>
 8005054:	f000 fc12 	bl	800587c <abort>
 8005058:	4b04      	ldr	r3, [pc, #16]	@ (800506c <__assert_func+0x38>)
 800505a:	461c      	mov	r4, r3
 800505c:	e7f3      	b.n	8005046 <__assert_func+0x12>
 800505e:	bf00      	nop
 8005060:	20000048 	.word	0x20000048
 8005064:	080061d5 	.word	0x080061d5
 8005068:	080061e2 	.word	0x080061e2
 800506c:	08006210 	.word	0x08006210

08005070 <_free_r>:
 8005070:	b538      	push	{r3, r4, r5, lr}
 8005072:	4605      	mov	r5, r0
 8005074:	2900      	cmp	r1, #0
 8005076:	d041      	beq.n	80050fc <_free_r+0x8c>
 8005078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800507c:	1f0c      	subs	r4, r1, #4
 800507e:	2b00      	cmp	r3, #0
 8005080:	bfb8      	it	lt
 8005082:	18e4      	addlt	r4, r4, r3
 8005084:	f7ff fd74 	bl	8004b70 <__malloc_lock>
 8005088:	4a1d      	ldr	r2, [pc, #116]	@ (8005100 <_free_r+0x90>)
 800508a:	6813      	ldr	r3, [r2, #0]
 800508c:	b933      	cbnz	r3, 800509c <_free_r+0x2c>
 800508e:	6063      	str	r3, [r4, #4]
 8005090:	6014      	str	r4, [r2, #0]
 8005092:	4628      	mov	r0, r5
 8005094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005098:	f7ff bd70 	b.w	8004b7c <__malloc_unlock>
 800509c:	42a3      	cmp	r3, r4
 800509e:	d908      	bls.n	80050b2 <_free_r+0x42>
 80050a0:	6820      	ldr	r0, [r4, #0]
 80050a2:	1821      	adds	r1, r4, r0
 80050a4:	428b      	cmp	r3, r1
 80050a6:	bf01      	itttt	eq
 80050a8:	6819      	ldreq	r1, [r3, #0]
 80050aa:	685b      	ldreq	r3, [r3, #4]
 80050ac:	1809      	addeq	r1, r1, r0
 80050ae:	6021      	streq	r1, [r4, #0]
 80050b0:	e7ed      	b.n	800508e <_free_r+0x1e>
 80050b2:	461a      	mov	r2, r3
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	b10b      	cbz	r3, 80050bc <_free_r+0x4c>
 80050b8:	42a3      	cmp	r3, r4
 80050ba:	d9fa      	bls.n	80050b2 <_free_r+0x42>
 80050bc:	6811      	ldr	r1, [r2, #0]
 80050be:	1850      	adds	r0, r2, r1
 80050c0:	42a0      	cmp	r0, r4
 80050c2:	d10b      	bne.n	80050dc <_free_r+0x6c>
 80050c4:	6820      	ldr	r0, [r4, #0]
 80050c6:	4401      	add	r1, r0
 80050c8:	1850      	adds	r0, r2, r1
 80050ca:	4283      	cmp	r3, r0
 80050cc:	6011      	str	r1, [r2, #0]
 80050ce:	d1e0      	bne.n	8005092 <_free_r+0x22>
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	6053      	str	r3, [r2, #4]
 80050d6:	4408      	add	r0, r1
 80050d8:	6010      	str	r0, [r2, #0]
 80050da:	e7da      	b.n	8005092 <_free_r+0x22>
 80050dc:	d902      	bls.n	80050e4 <_free_r+0x74>
 80050de:	230c      	movs	r3, #12
 80050e0:	602b      	str	r3, [r5, #0]
 80050e2:	e7d6      	b.n	8005092 <_free_r+0x22>
 80050e4:	6820      	ldr	r0, [r4, #0]
 80050e6:	1821      	adds	r1, r4, r0
 80050e8:	428b      	cmp	r3, r1
 80050ea:	bf04      	itt	eq
 80050ec:	6819      	ldreq	r1, [r3, #0]
 80050ee:	685b      	ldreq	r3, [r3, #4]
 80050f0:	6063      	str	r3, [r4, #4]
 80050f2:	bf04      	itt	eq
 80050f4:	1809      	addeq	r1, r1, r0
 80050f6:	6021      	streq	r1, [r4, #0]
 80050f8:	6054      	str	r4, [r2, #4]
 80050fa:	e7ca      	b.n	8005092 <_free_r+0x22>
 80050fc:	bd38      	pop	{r3, r4, r5, pc}
 80050fe:	bf00      	nop
 8005100:	20000974 	.word	0x20000974

08005104 <__ssputs_r>:
 8005104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005108:	688e      	ldr	r6, [r1, #8]
 800510a:	461f      	mov	r7, r3
 800510c:	42be      	cmp	r6, r7
 800510e:	680b      	ldr	r3, [r1, #0]
 8005110:	4682      	mov	sl, r0
 8005112:	460c      	mov	r4, r1
 8005114:	4690      	mov	r8, r2
 8005116:	d82d      	bhi.n	8005174 <__ssputs_r+0x70>
 8005118:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800511c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005120:	d026      	beq.n	8005170 <__ssputs_r+0x6c>
 8005122:	6965      	ldr	r5, [r4, #20]
 8005124:	6909      	ldr	r1, [r1, #16]
 8005126:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800512a:	eba3 0901 	sub.w	r9, r3, r1
 800512e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005132:	1c7b      	adds	r3, r7, #1
 8005134:	444b      	add	r3, r9
 8005136:	106d      	asrs	r5, r5, #1
 8005138:	429d      	cmp	r5, r3
 800513a:	bf38      	it	cc
 800513c:	461d      	movcc	r5, r3
 800513e:	0553      	lsls	r3, r2, #21
 8005140:	d527      	bpl.n	8005192 <__ssputs_r+0x8e>
 8005142:	4629      	mov	r1, r5
 8005144:	f7ff fc94 	bl	8004a70 <_malloc_r>
 8005148:	4606      	mov	r6, r0
 800514a:	b360      	cbz	r0, 80051a6 <__ssputs_r+0xa2>
 800514c:	6921      	ldr	r1, [r4, #16]
 800514e:	464a      	mov	r2, r9
 8005150:	f7ff ff61 	bl	8005016 <memcpy>
 8005154:	89a3      	ldrh	r3, [r4, #12]
 8005156:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800515a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800515e:	81a3      	strh	r3, [r4, #12]
 8005160:	6126      	str	r6, [r4, #16]
 8005162:	6165      	str	r5, [r4, #20]
 8005164:	444e      	add	r6, r9
 8005166:	eba5 0509 	sub.w	r5, r5, r9
 800516a:	6026      	str	r6, [r4, #0]
 800516c:	60a5      	str	r5, [r4, #8]
 800516e:	463e      	mov	r6, r7
 8005170:	42be      	cmp	r6, r7
 8005172:	d900      	bls.n	8005176 <__ssputs_r+0x72>
 8005174:	463e      	mov	r6, r7
 8005176:	6820      	ldr	r0, [r4, #0]
 8005178:	4632      	mov	r2, r6
 800517a:	4641      	mov	r1, r8
 800517c:	f000 fb64 	bl	8005848 <memmove>
 8005180:	68a3      	ldr	r3, [r4, #8]
 8005182:	1b9b      	subs	r3, r3, r6
 8005184:	60a3      	str	r3, [r4, #8]
 8005186:	6823      	ldr	r3, [r4, #0]
 8005188:	4433      	add	r3, r6
 800518a:	6023      	str	r3, [r4, #0]
 800518c:	2000      	movs	r0, #0
 800518e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005192:	462a      	mov	r2, r5
 8005194:	f000 fb79 	bl	800588a <_realloc_r>
 8005198:	4606      	mov	r6, r0
 800519a:	2800      	cmp	r0, #0
 800519c:	d1e0      	bne.n	8005160 <__ssputs_r+0x5c>
 800519e:	6921      	ldr	r1, [r4, #16]
 80051a0:	4650      	mov	r0, sl
 80051a2:	f7ff ff65 	bl	8005070 <_free_r>
 80051a6:	230c      	movs	r3, #12
 80051a8:	f8ca 3000 	str.w	r3, [sl]
 80051ac:	89a3      	ldrh	r3, [r4, #12]
 80051ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051b2:	81a3      	strh	r3, [r4, #12]
 80051b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80051b8:	e7e9      	b.n	800518e <__ssputs_r+0x8a>
	...

080051bc <_svfiprintf_r>:
 80051bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051c0:	4698      	mov	r8, r3
 80051c2:	898b      	ldrh	r3, [r1, #12]
 80051c4:	061b      	lsls	r3, r3, #24
 80051c6:	b09d      	sub	sp, #116	@ 0x74
 80051c8:	4607      	mov	r7, r0
 80051ca:	460d      	mov	r5, r1
 80051cc:	4614      	mov	r4, r2
 80051ce:	d510      	bpl.n	80051f2 <_svfiprintf_r+0x36>
 80051d0:	690b      	ldr	r3, [r1, #16]
 80051d2:	b973      	cbnz	r3, 80051f2 <_svfiprintf_r+0x36>
 80051d4:	2140      	movs	r1, #64	@ 0x40
 80051d6:	f7ff fc4b 	bl	8004a70 <_malloc_r>
 80051da:	6028      	str	r0, [r5, #0]
 80051dc:	6128      	str	r0, [r5, #16]
 80051de:	b930      	cbnz	r0, 80051ee <_svfiprintf_r+0x32>
 80051e0:	230c      	movs	r3, #12
 80051e2:	603b      	str	r3, [r7, #0]
 80051e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80051e8:	b01d      	add	sp, #116	@ 0x74
 80051ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ee:	2340      	movs	r3, #64	@ 0x40
 80051f0:	616b      	str	r3, [r5, #20]
 80051f2:	2300      	movs	r3, #0
 80051f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80051f6:	2320      	movs	r3, #32
 80051f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80051fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005200:	2330      	movs	r3, #48	@ 0x30
 8005202:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80053a0 <_svfiprintf_r+0x1e4>
 8005206:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800520a:	f04f 0901 	mov.w	r9, #1
 800520e:	4623      	mov	r3, r4
 8005210:	469a      	mov	sl, r3
 8005212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005216:	b10a      	cbz	r2, 800521c <_svfiprintf_r+0x60>
 8005218:	2a25      	cmp	r2, #37	@ 0x25
 800521a:	d1f9      	bne.n	8005210 <_svfiprintf_r+0x54>
 800521c:	ebba 0b04 	subs.w	fp, sl, r4
 8005220:	d00b      	beq.n	800523a <_svfiprintf_r+0x7e>
 8005222:	465b      	mov	r3, fp
 8005224:	4622      	mov	r2, r4
 8005226:	4629      	mov	r1, r5
 8005228:	4638      	mov	r0, r7
 800522a:	f7ff ff6b 	bl	8005104 <__ssputs_r>
 800522e:	3001      	adds	r0, #1
 8005230:	f000 80a7 	beq.w	8005382 <_svfiprintf_r+0x1c6>
 8005234:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005236:	445a      	add	r2, fp
 8005238:	9209      	str	r2, [sp, #36]	@ 0x24
 800523a:	f89a 3000 	ldrb.w	r3, [sl]
 800523e:	2b00      	cmp	r3, #0
 8005240:	f000 809f 	beq.w	8005382 <_svfiprintf_r+0x1c6>
 8005244:	2300      	movs	r3, #0
 8005246:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800524a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800524e:	f10a 0a01 	add.w	sl, sl, #1
 8005252:	9304      	str	r3, [sp, #16]
 8005254:	9307      	str	r3, [sp, #28]
 8005256:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800525a:	931a      	str	r3, [sp, #104]	@ 0x68
 800525c:	4654      	mov	r4, sl
 800525e:	2205      	movs	r2, #5
 8005260:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005264:	484e      	ldr	r0, [pc, #312]	@ (80053a0 <_svfiprintf_r+0x1e4>)
 8005266:	f7fa ffcb 	bl	8000200 <memchr>
 800526a:	9a04      	ldr	r2, [sp, #16]
 800526c:	b9d8      	cbnz	r0, 80052a6 <_svfiprintf_r+0xea>
 800526e:	06d0      	lsls	r0, r2, #27
 8005270:	bf44      	itt	mi
 8005272:	2320      	movmi	r3, #32
 8005274:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005278:	0711      	lsls	r1, r2, #28
 800527a:	bf44      	itt	mi
 800527c:	232b      	movmi	r3, #43	@ 0x2b
 800527e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005282:	f89a 3000 	ldrb.w	r3, [sl]
 8005286:	2b2a      	cmp	r3, #42	@ 0x2a
 8005288:	d015      	beq.n	80052b6 <_svfiprintf_r+0xfa>
 800528a:	9a07      	ldr	r2, [sp, #28]
 800528c:	4654      	mov	r4, sl
 800528e:	2000      	movs	r0, #0
 8005290:	f04f 0c0a 	mov.w	ip, #10
 8005294:	4621      	mov	r1, r4
 8005296:	f811 3b01 	ldrb.w	r3, [r1], #1
 800529a:	3b30      	subs	r3, #48	@ 0x30
 800529c:	2b09      	cmp	r3, #9
 800529e:	d94b      	bls.n	8005338 <_svfiprintf_r+0x17c>
 80052a0:	b1b0      	cbz	r0, 80052d0 <_svfiprintf_r+0x114>
 80052a2:	9207      	str	r2, [sp, #28]
 80052a4:	e014      	b.n	80052d0 <_svfiprintf_r+0x114>
 80052a6:	eba0 0308 	sub.w	r3, r0, r8
 80052aa:	fa09 f303 	lsl.w	r3, r9, r3
 80052ae:	4313      	orrs	r3, r2
 80052b0:	9304      	str	r3, [sp, #16]
 80052b2:	46a2      	mov	sl, r4
 80052b4:	e7d2      	b.n	800525c <_svfiprintf_r+0xa0>
 80052b6:	9b03      	ldr	r3, [sp, #12]
 80052b8:	1d19      	adds	r1, r3, #4
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	9103      	str	r1, [sp, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	bfbb      	ittet	lt
 80052c2:	425b      	neglt	r3, r3
 80052c4:	f042 0202 	orrlt.w	r2, r2, #2
 80052c8:	9307      	strge	r3, [sp, #28]
 80052ca:	9307      	strlt	r3, [sp, #28]
 80052cc:	bfb8      	it	lt
 80052ce:	9204      	strlt	r2, [sp, #16]
 80052d0:	7823      	ldrb	r3, [r4, #0]
 80052d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80052d4:	d10a      	bne.n	80052ec <_svfiprintf_r+0x130>
 80052d6:	7863      	ldrb	r3, [r4, #1]
 80052d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80052da:	d132      	bne.n	8005342 <_svfiprintf_r+0x186>
 80052dc:	9b03      	ldr	r3, [sp, #12]
 80052de:	1d1a      	adds	r2, r3, #4
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	9203      	str	r2, [sp, #12]
 80052e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80052e8:	3402      	adds	r4, #2
 80052ea:	9305      	str	r3, [sp, #20]
 80052ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80053b0 <_svfiprintf_r+0x1f4>
 80052f0:	7821      	ldrb	r1, [r4, #0]
 80052f2:	2203      	movs	r2, #3
 80052f4:	4650      	mov	r0, sl
 80052f6:	f7fa ff83 	bl	8000200 <memchr>
 80052fa:	b138      	cbz	r0, 800530c <_svfiprintf_r+0x150>
 80052fc:	9b04      	ldr	r3, [sp, #16]
 80052fe:	eba0 000a 	sub.w	r0, r0, sl
 8005302:	2240      	movs	r2, #64	@ 0x40
 8005304:	4082      	lsls	r2, r0
 8005306:	4313      	orrs	r3, r2
 8005308:	3401      	adds	r4, #1
 800530a:	9304      	str	r3, [sp, #16]
 800530c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005310:	4824      	ldr	r0, [pc, #144]	@ (80053a4 <_svfiprintf_r+0x1e8>)
 8005312:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005316:	2206      	movs	r2, #6
 8005318:	f7fa ff72 	bl	8000200 <memchr>
 800531c:	2800      	cmp	r0, #0
 800531e:	d036      	beq.n	800538e <_svfiprintf_r+0x1d2>
 8005320:	4b21      	ldr	r3, [pc, #132]	@ (80053a8 <_svfiprintf_r+0x1ec>)
 8005322:	bb1b      	cbnz	r3, 800536c <_svfiprintf_r+0x1b0>
 8005324:	9b03      	ldr	r3, [sp, #12]
 8005326:	3307      	adds	r3, #7
 8005328:	f023 0307 	bic.w	r3, r3, #7
 800532c:	3308      	adds	r3, #8
 800532e:	9303      	str	r3, [sp, #12]
 8005330:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005332:	4433      	add	r3, r6
 8005334:	9309      	str	r3, [sp, #36]	@ 0x24
 8005336:	e76a      	b.n	800520e <_svfiprintf_r+0x52>
 8005338:	fb0c 3202 	mla	r2, ip, r2, r3
 800533c:	460c      	mov	r4, r1
 800533e:	2001      	movs	r0, #1
 8005340:	e7a8      	b.n	8005294 <_svfiprintf_r+0xd8>
 8005342:	2300      	movs	r3, #0
 8005344:	3401      	adds	r4, #1
 8005346:	9305      	str	r3, [sp, #20]
 8005348:	4619      	mov	r1, r3
 800534a:	f04f 0c0a 	mov.w	ip, #10
 800534e:	4620      	mov	r0, r4
 8005350:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005354:	3a30      	subs	r2, #48	@ 0x30
 8005356:	2a09      	cmp	r2, #9
 8005358:	d903      	bls.n	8005362 <_svfiprintf_r+0x1a6>
 800535a:	2b00      	cmp	r3, #0
 800535c:	d0c6      	beq.n	80052ec <_svfiprintf_r+0x130>
 800535e:	9105      	str	r1, [sp, #20]
 8005360:	e7c4      	b.n	80052ec <_svfiprintf_r+0x130>
 8005362:	fb0c 2101 	mla	r1, ip, r1, r2
 8005366:	4604      	mov	r4, r0
 8005368:	2301      	movs	r3, #1
 800536a:	e7f0      	b.n	800534e <_svfiprintf_r+0x192>
 800536c:	ab03      	add	r3, sp, #12
 800536e:	9300      	str	r3, [sp, #0]
 8005370:	462a      	mov	r2, r5
 8005372:	4b0e      	ldr	r3, [pc, #56]	@ (80053ac <_svfiprintf_r+0x1f0>)
 8005374:	a904      	add	r1, sp, #16
 8005376:	4638      	mov	r0, r7
 8005378:	f3af 8000 	nop.w
 800537c:	1c42      	adds	r2, r0, #1
 800537e:	4606      	mov	r6, r0
 8005380:	d1d6      	bne.n	8005330 <_svfiprintf_r+0x174>
 8005382:	89ab      	ldrh	r3, [r5, #12]
 8005384:	065b      	lsls	r3, r3, #25
 8005386:	f53f af2d 	bmi.w	80051e4 <_svfiprintf_r+0x28>
 800538a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800538c:	e72c      	b.n	80051e8 <_svfiprintf_r+0x2c>
 800538e:	ab03      	add	r3, sp, #12
 8005390:	9300      	str	r3, [sp, #0]
 8005392:	462a      	mov	r2, r5
 8005394:	4b05      	ldr	r3, [pc, #20]	@ (80053ac <_svfiprintf_r+0x1f0>)
 8005396:	a904      	add	r1, sp, #16
 8005398:	4638      	mov	r0, r7
 800539a:	f000 f879 	bl	8005490 <_printf_i>
 800539e:	e7ed      	b.n	800537c <_svfiprintf_r+0x1c0>
 80053a0:	08006211 	.word	0x08006211
 80053a4:	0800621b 	.word	0x0800621b
 80053a8:	00000000 	.word	0x00000000
 80053ac:	08005105 	.word	0x08005105
 80053b0:	08006217 	.word	0x08006217

080053b4 <_printf_common>:
 80053b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053b8:	4616      	mov	r6, r2
 80053ba:	4698      	mov	r8, r3
 80053bc:	688a      	ldr	r2, [r1, #8]
 80053be:	690b      	ldr	r3, [r1, #16]
 80053c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053c4:	4293      	cmp	r3, r2
 80053c6:	bfb8      	it	lt
 80053c8:	4613      	movlt	r3, r2
 80053ca:	6033      	str	r3, [r6, #0]
 80053cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053d0:	4607      	mov	r7, r0
 80053d2:	460c      	mov	r4, r1
 80053d4:	b10a      	cbz	r2, 80053da <_printf_common+0x26>
 80053d6:	3301      	adds	r3, #1
 80053d8:	6033      	str	r3, [r6, #0]
 80053da:	6823      	ldr	r3, [r4, #0]
 80053dc:	0699      	lsls	r1, r3, #26
 80053de:	bf42      	ittt	mi
 80053e0:	6833      	ldrmi	r3, [r6, #0]
 80053e2:	3302      	addmi	r3, #2
 80053e4:	6033      	strmi	r3, [r6, #0]
 80053e6:	6825      	ldr	r5, [r4, #0]
 80053e8:	f015 0506 	ands.w	r5, r5, #6
 80053ec:	d106      	bne.n	80053fc <_printf_common+0x48>
 80053ee:	f104 0a19 	add.w	sl, r4, #25
 80053f2:	68e3      	ldr	r3, [r4, #12]
 80053f4:	6832      	ldr	r2, [r6, #0]
 80053f6:	1a9b      	subs	r3, r3, r2
 80053f8:	42ab      	cmp	r3, r5
 80053fa:	dc26      	bgt.n	800544a <_printf_common+0x96>
 80053fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005400:	6822      	ldr	r2, [r4, #0]
 8005402:	3b00      	subs	r3, #0
 8005404:	bf18      	it	ne
 8005406:	2301      	movne	r3, #1
 8005408:	0692      	lsls	r2, r2, #26
 800540a:	d42b      	bmi.n	8005464 <_printf_common+0xb0>
 800540c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005410:	4641      	mov	r1, r8
 8005412:	4638      	mov	r0, r7
 8005414:	47c8      	blx	r9
 8005416:	3001      	adds	r0, #1
 8005418:	d01e      	beq.n	8005458 <_printf_common+0xa4>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	6922      	ldr	r2, [r4, #16]
 800541e:	f003 0306 	and.w	r3, r3, #6
 8005422:	2b04      	cmp	r3, #4
 8005424:	bf02      	ittt	eq
 8005426:	68e5      	ldreq	r5, [r4, #12]
 8005428:	6833      	ldreq	r3, [r6, #0]
 800542a:	1aed      	subeq	r5, r5, r3
 800542c:	68a3      	ldr	r3, [r4, #8]
 800542e:	bf0c      	ite	eq
 8005430:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005434:	2500      	movne	r5, #0
 8005436:	4293      	cmp	r3, r2
 8005438:	bfc4      	itt	gt
 800543a:	1a9b      	subgt	r3, r3, r2
 800543c:	18ed      	addgt	r5, r5, r3
 800543e:	2600      	movs	r6, #0
 8005440:	341a      	adds	r4, #26
 8005442:	42b5      	cmp	r5, r6
 8005444:	d11a      	bne.n	800547c <_printf_common+0xc8>
 8005446:	2000      	movs	r0, #0
 8005448:	e008      	b.n	800545c <_printf_common+0xa8>
 800544a:	2301      	movs	r3, #1
 800544c:	4652      	mov	r2, sl
 800544e:	4641      	mov	r1, r8
 8005450:	4638      	mov	r0, r7
 8005452:	47c8      	blx	r9
 8005454:	3001      	adds	r0, #1
 8005456:	d103      	bne.n	8005460 <_printf_common+0xac>
 8005458:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800545c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005460:	3501      	adds	r5, #1
 8005462:	e7c6      	b.n	80053f2 <_printf_common+0x3e>
 8005464:	18e1      	adds	r1, r4, r3
 8005466:	1c5a      	adds	r2, r3, #1
 8005468:	2030      	movs	r0, #48	@ 0x30
 800546a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800546e:	4422      	add	r2, r4
 8005470:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005474:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005478:	3302      	adds	r3, #2
 800547a:	e7c7      	b.n	800540c <_printf_common+0x58>
 800547c:	2301      	movs	r3, #1
 800547e:	4622      	mov	r2, r4
 8005480:	4641      	mov	r1, r8
 8005482:	4638      	mov	r0, r7
 8005484:	47c8      	blx	r9
 8005486:	3001      	adds	r0, #1
 8005488:	d0e6      	beq.n	8005458 <_printf_common+0xa4>
 800548a:	3601      	adds	r6, #1
 800548c:	e7d9      	b.n	8005442 <_printf_common+0x8e>
	...

08005490 <_printf_i>:
 8005490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005494:	7e0f      	ldrb	r7, [r1, #24]
 8005496:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005498:	2f78      	cmp	r7, #120	@ 0x78
 800549a:	4691      	mov	r9, r2
 800549c:	4680      	mov	r8, r0
 800549e:	460c      	mov	r4, r1
 80054a0:	469a      	mov	sl, r3
 80054a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054a6:	d807      	bhi.n	80054b8 <_printf_i+0x28>
 80054a8:	2f62      	cmp	r7, #98	@ 0x62
 80054aa:	d80a      	bhi.n	80054c2 <_printf_i+0x32>
 80054ac:	2f00      	cmp	r7, #0
 80054ae:	f000 80d1 	beq.w	8005654 <_printf_i+0x1c4>
 80054b2:	2f58      	cmp	r7, #88	@ 0x58
 80054b4:	f000 80b8 	beq.w	8005628 <_printf_i+0x198>
 80054b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054c0:	e03a      	b.n	8005538 <_printf_i+0xa8>
 80054c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054c6:	2b15      	cmp	r3, #21
 80054c8:	d8f6      	bhi.n	80054b8 <_printf_i+0x28>
 80054ca:	a101      	add	r1, pc, #4	@ (adr r1, 80054d0 <_printf_i+0x40>)
 80054cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054d0:	08005529 	.word	0x08005529
 80054d4:	0800553d 	.word	0x0800553d
 80054d8:	080054b9 	.word	0x080054b9
 80054dc:	080054b9 	.word	0x080054b9
 80054e0:	080054b9 	.word	0x080054b9
 80054e4:	080054b9 	.word	0x080054b9
 80054e8:	0800553d 	.word	0x0800553d
 80054ec:	080054b9 	.word	0x080054b9
 80054f0:	080054b9 	.word	0x080054b9
 80054f4:	080054b9 	.word	0x080054b9
 80054f8:	080054b9 	.word	0x080054b9
 80054fc:	0800563b 	.word	0x0800563b
 8005500:	08005567 	.word	0x08005567
 8005504:	080055f5 	.word	0x080055f5
 8005508:	080054b9 	.word	0x080054b9
 800550c:	080054b9 	.word	0x080054b9
 8005510:	0800565d 	.word	0x0800565d
 8005514:	080054b9 	.word	0x080054b9
 8005518:	08005567 	.word	0x08005567
 800551c:	080054b9 	.word	0x080054b9
 8005520:	080054b9 	.word	0x080054b9
 8005524:	080055fd 	.word	0x080055fd
 8005528:	6833      	ldr	r3, [r6, #0]
 800552a:	1d1a      	adds	r2, r3, #4
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	6032      	str	r2, [r6, #0]
 8005530:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005534:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005538:	2301      	movs	r3, #1
 800553a:	e09c      	b.n	8005676 <_printf_i+0x1e6>
 800553c:	6833      	ldr	r3, [r6, #0]
 800553e:	6820      	ldr	r0, [r4, #0]
 8005540:	1d19      	adds	r1, r3, #4
 8005542:	6031      	str	r1, [r6, #0]
 8005544:	0606      	lsls	r6, r0, #24
 8005546:	d501      	bpl.n	800554c <_printf_i+0xbc>
 8005548:	681d      	ldr	r5, [r3, #0]
 800554a:	e003      	b.n	8005554 <_printf_i+0xc4>
 800554c:	0645      	lsls	r5, r0, #25
 800554e:	d5fb      	bpl.n	8005548 <_printf_i+0xb8>
 8005550:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005554:	2d00      	cmp	r5, #0
 8005556:	da03      	bge.n	8005560 <_printf_i+0xd0>
 8005558:	232d      	movs	r3, #45	@ 0x2d
 800555a:	426d      	negs	r5, r5
 800555c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005560:	4858      	ldr	r0, [pc, #352]	@ (80056c4 <_printf_i+0x234>)
 8005562:	230a      	movs	r3, #10
 8005564:	e011      	b.n	800558a <_printf_i+0xfa>
 8005566:	6821      	ldr	r1, [r4, #0]
 8005568:	6833      	ldr	r3, [r6, #0]
 800556a:	0608      	lsls	r0, r1, #24
 800556c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005570:	d402      	bmi.n	8005578 <_printf_i+0xe8>
 8005572:	0649      	lsls	r1, r1, #25
 8005574:	bf48      	it	mi
 8005576:	b2ad      	uxthmi	r5, r5
 8005578:	2f6f      	cmp	r7, #111	@ 0x6f
 800557a:	4852      	ldr	r0, [pc, #328]	@ (80056c4 <_printf_i+0x234>)
 800557c:	6033      	str	r3, [r6, #0]
 800557e:	bf14      	ite	ne
 8005580:	230a      	movne	r3, #10
 8005582:	2308      	moveq	r3, #8
 8005584:	2100      	movs	r1, #0
 8005586:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800558a:	6866      	ldr	r6, [r4, #4]
 800558c:	60a6      	str	r6, [r4, #8]
 800558e:	2e00      	cmp	r6, #0
 8005590:	db05      	blt.n	800559e <_printf_i+0x10e>
 8005592:	6821      	ldr	r1, [r4, #0]
 8005594:	432e      	orrs	r6, r5
 8005596:	f021 0104 	bic.w	r1, r1, #4
 800559a:	6021      	str	r1, [r4, #0]
 800559c:	d04b      	beq.n	8005636 <_printf_i+0x1a6>
 800559e:	4616      	mov	r6, r2
 80055a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80055a4:	fb03 5711 	mls	r7, r3, r1, r5
 80055a8:	5dc7      	ldrb	r7, [r0, r7]
 80055aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055ae:	462f      	mov	r7, r5
 80055b0:	42bb      	cmp	r3, r7
 80055b2:	460d      	mov	r5, r1
 80055b4:	d9f4      	bls.n	80055a0 <_printf_i+0x110>
 80055b6:	2b08      	cmp	r3, #8
 80055b8:	d10b      	bne.n	80055d2 <_printf_i+0x142>
 80055ba:	6823      	ldr	r3, [r4, #0]
 80055bc:	07df      	lsls	r7, r3, #31
 80055be:	d508      	bpl.n	80055d2 <_printf_i+0x142>
 80055c0:	6923      	ldr	r3, [r4, #16]
 80055c2:	6861      	ldr	r1, [r4, #4]
 80055c4:	4299      	cmp	r1, r3
 80055c6:	bfde      	ittt	le
 80055c8:	2330      	movle	r3, #48	@ 0x30
 80055ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055ce:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80055d2:	1b92      	subs	r2, r2, r6
 80055d4:	6122      	str	r2, [r4, #16]
 80055d6:	f8cd a000 	str.w	sl, [sp]
 80055da:	464b      	mov	r3, r9
 80055dc:	aa03      	add	r2, sp, #12
 80055de:	4621      	mov	r1, r4
 80055e0:	4640      	mov	r0, r8
 80055e2:	f7ff fee7 	bl	80053b4 <_printf_common>
 80055e6:	3001      	adds	r0, #1
 80055e8:	d14a      	bne.n	8005680 <_printf_i+0x1f0>
 80055ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80055ee:	b004      	add	sp, #16
 80055f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055f4:	6823      	ldr	r3, [r4, #0]
 80055f6:	f043 0320 	orr.w	r3, r3, #32
 80055fa:	6023      	str	r3, [r4, #0]
 80055fc:	4832      	ldr	r0, [pc, #200]	@ (80056c8 <_printf_i+0x238>)
 80055fe:	2778      	movs	r7, #120	@ 0x78
 8005600:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	6831      	ldr	r1, [r6, #0]
 8005608:	061f      	lsls	r7, r3, #24
 800560a:	f851 5b04 	ldr.w	r5, [r1], #4
 800560e:	d402      	bmi.n	8005616 <_printf_i+0x186>
 8005610:	065f      	lsls	r7, r3, #25
 8005612:	bf48      	it	mi
 8005614:	b2ad      	uxthmi	r5, r5
 8005616:	6031      	str	r1, [r6, #0]
 8005618:	07d9      	lsls	r1, r3, #31
 800561a:	bf44      	itt	mi
 800561c:	f043 0320 	orrmi.w	r3, r3, #32
 8005620:	6023      	strmi	r3, [r4, #0]
 8005622:	b11d      	cbz	r5, 800562c <_printf_i+0x19c>
 8005624:	2310      	movs	r3, #16
 8005626:	e7ad      	b.n	8005584 <_printf_i+0xf4>
 8005628:	4826      	ldr	r0, [pc, #152]	@ (80056c4 <_printf_i+0x234>)
 800562a:	e7e9      	b.n	8005600 <_printf_i+0x170>
 800562c:	6823      	ldr	r3, [r4, #0]
 800562e:	f023 0320 	bic.w	r3, r3, #32
 8005632:	6023      	str	r3, [r4, #0]
 8005634:	e7f6      	b.n	8005624 <_printf_i+0x194>
 8005636:	4616      	mov	r6, r2
 8005638:	e7bd      	b.n	80055b6 <_printf_i+0x126>
 800563a:	6833      	ldr	r3, [r6, #0]
 800563c:	6825      	ldr	r5, [r4, #0]
 800563e:	6961      	ldr	r1, [r4, #20]
 8005640:	1d18      	adds	r0, r3, #4
 8005642:	6030      	str	r0, [r6, #0]
 8005644:	062e      	lsls	r6, r5, #24
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	d501      	bpl.n	800564e <_printf_i+0x1be>
 800564a:	6019      	str	r1, [r3, #0]
 800564c:	e002      	b.n	8005654 <_printf_i+0x1c4>
 800564e:	0668      	lsls	r0, r5, #25
 8005650:	d5fb      	bpl.n	800564a <_printf_i+0x1ba>
 8005652:	8019      	strh	r1, [r3, #0]
 8005654:	2300      	movs	r3, #0
 8005656:	6123      	str	r3, [r4, #16]
 8005658:	4616      	mov	r6, r2
 800565a:	e7bc      	b.n	80055d6 <_printf_i+0x146>
 800565c:	6833      	ldr	r3, [r6, #0]
 800565e:	1d1a      	adds	r2, r3, #4
 8005660:	6032      	str	r2, [r6, #0]
 8005662:	681e      	ldr	r6, [r3, #0]
 8005664:	6862      	ldr	r2, [r4, #4]
 8005666:	2100      	movs	r1, #0
 8005668:	4630      	mov	r0, r6
 800566a:	f7fa fdc9 	bl	8000200 <memchr>
 800566e:	b108      	cbz	r0, 8005674 <_printf_i+0x1e4>
 8005670:	1b80      	subs	r0, r0, r6
 8005672:	6060      	str	r0, [r4, #4]
 8005674:	6863      	ldr	r3, [r4, #4]
 8005676:	6123      	str	r3, [r4, #16]
 8005678:	2300      	movs	r3, #0
 800567a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800567e:	e7aa      	b.n	80055d6 <_printf_i+0x146>
 8005680:	6923      	ldr	r3, [r4, #16]
 8005682:	4632      	mov	r2, r6
 8005684:	4649      	mov	r1, r9
 8005686:	4640      	mov	r0, r8
 8005688:	47d0      	blx	sl
 800568a:	3001      	adds	r0, #1
 800568c:	d0ad      	beq.n	80055ea <_printf_i+0x15a>
 800568e:	6823      	ldr	r3, [r4, #0]
 8005690:	079b      	lsls	r3, r3, #30
 8005692:	d413      	bmi.n	80056bc <_printf_i+0x22c>
 8005694:	68e0      	ldr	r0, [r4, #12]
 8005696:	9b03      	ldr	r3, [sp, #12]
 8005698:	4298      	cmp	r0, r3
 800569a:	bfb8      	it	lt
 800569c:	4618      	movlt	r0, r3
 800569e:	e7a6      	b.n	80055ee <_printf_i+0x15e>
 80056a0:	2301      	movs	r3, #1
 80056a2:	4632      	mov	r2, r6
 80056a4:	4649      	mov	r1, r9
 80056a6:	4640      	mov	r0, r8
 80056a8:	47d0      	blx	sl
 80056aa:	3001      	adds	r0, #1
 80056ac:	d09d      	beq.n	80055ea <_printf_i+0x15a>
 80056ae:	3501      	adds	r5, #1
 80056b0:	68e3      	ldr	r3, [r4, #12]
 80056b2:	9903      	ldr	r1, [sp, #12]
 80056b4:	1a5b      	subs	r3, r3, r1
 80056b6:	42ab      	cmp	r3, r5
 80056b8:	dcf2      	bgt.n	80056a0 <_printf_i+0x210>
 80056ba:	e7eb      	b.n	8005694 <_printf_i+0x204>
 80056bc:	2500      	movs	r5, #0
 80056be:	f104 0619 	add.w	r6, r4, #25
 80056c2:	e7f5      	b.n	80056b0 <_printf_i+0x220>
 80056c4:	08006222 	.word	0x08006222
 80056c8:	08006233 	.word	0x08006233

080056cc <__sflush_r>:
 80056cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056d4:	0716      	lsls	r6, r2, #28
 80056d6:	4605      	mov	r5, r0
 80056d8:	460c      	mov	r4, r1
 80056da:	d454      	bmi.n	8005786 <__sflush_r+0xba>
 80056dc:	684b      	ldr	r3, [r1, #4]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	dc02      	bgt.n	80056e8 <__sflush_r+0x1c>
 80056e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	dd48      	ble.n	800577a <__sflush_r+0xae>
 80056e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056ea:	2e00      	cmp	r6, #0
 80056ec:	d045      	beq.n	800577a <__sflush_r+0xae>
 80056ee:	2300      	movs	r3, #0
 80056f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80056f4:	682f      	ldr	r7, [r5, #0]
 80056f6:	6a21      	ldr	r1, [r4, #32]
 80056f8:	602b      	str	r3, [r5, #0]
 80056fa:	d030      	beq.n	800575e <__sflush_r+0x92>
 80056fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80056fe:	89a3      	ldrh	r3, [r4, #12]
 8005700:	0759      	lsls	r1, r3, #29
 8005702:	d505      	bpl.n	8005710 <__sflush_r+0x44>
 8005704:	6863      	ldr	r3, [r4, #4]
 8005706:	1ad2      	subs	r2, r2, r3
 8005708:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800570a:	b10b      	cbz	r3, 8005710 <__sflush_r+0x44>
 800570c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800570e:	1ad2      	subs	r2, r2, r3
 8005710:	2300      	movs	r3, #0
 8005712:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005714:	6a21      	ldr	r1, [r4, #32]
 8005716:	4628      	mov	r0, r5
 8005718:	47b0      	blx	r6
 800571a:	1c43      	adds	r3, r0, #1
 800571c:	89a3      	ldrh	r3, [r4, #12]
 800571e:	d106      	bne.n	800572e <__sflush_r+0x62>
 8005720:	6829      	ldr	r1, [r5, #0]
 8005722:	291d      	cmp	r1, #29
 8005724:	d82b      	bhi.n	800577e <__sflush_r+0xb2>
 8005726:	4a2a      	ldr	r2, [pc, #168]	@ (80057d0 <__sflush_r+0x104>)
 8005728:	40ca      	lsrs	r2, r1
 800572a:	07d6      	lsls	r6, r2, #31
 800572c:	d527      	bpl.n	800577e <__sflush_r+0xb2>
 800572e:	2200      	movs	r2, #0
 8005730:	6062      	str	r2, [r4, #4]
 8005732:	04d9      	lsls	r1, r3, #19
 8005734:	6922      	ldr	r2, [r4, #16]
 8005736:	6022      	str	r2, [r4, #0]
 8005738:	d504      	bpl.n	8005744 <__sflush_r+0x78>
 800573a:	1c42      	adds	r2, r0, #1
 800573c:	d101      	bne.n	8005742 <__sflush_r+0x76>
 800573e:	682b      	ldr	r3, [r5, #0]
 8005740:	b903      	cbnz	r3, 8005744 <__sflush_r+0x78>
 8005742:	6560      	str	r0, [r4, #84]	@ 0x54
 8005744:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005746:	602f      	str	r7, [r5, #0]
 8005748:	b1b9      	cbz	r1, 800577a <__sflush_r+0xae>
 800574a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800574e:	4299      	cmp	r1, r3
 8005750:	d002      	beq.n	8005758 <__sflush_r+0x8c>
 8005752:	4628      	mov	r0, r5
 8005754:	f7ff fc8c 	bl	8005070 <_free_r>
 8005758:	2300      	movs	r3, #0
 800575a:	6363      	str	r3, [r4, #52]	@ 0x34
 800575c:	e00d      	b.n	800577a <__sflush_r+0xae>
 800575e:	2301      	movs	r3, #1
 8005760:	4628      	mov	r0, r5
 8005762:	47b0      	blx	r6
 8005764:	4602      	mov	r2, r0
 8005766:	1c50      	adds	r0, r2, #1
 8005768:	d1c9      	bne.n	80056fe <__sflush_r+0x32>
 800576a:	682b      	ldr	r3, [r5, #0]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d0c6      	beq.n	80056fe <__sflush_r+0x32>
 8005770:	2b1d      	cmp	r3, #29
 8005772:	d001      	beq.n	8005778 <__sflush_r+0xac>
 8005774:	2b16      	cmp	r3, #22
 8005776:	d11e      	bne.n	80057b6 <__sflush_r+0xea>
 8005778:	602f      	str	r7, [r5, #0]
 800577a:	2000      	movs	r0, #0
 800577c:	e022      	b.n	80057c4 <__sflush_r+0xf8>
 800577e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005782:	b21b      	sxth	r3, r3
 8005784:	e01b      	b.n	80057be <__sflush_r+0xf2>
 8005786:	690f      	ldr	r7, [r1, #16]
 8005788:	2f00      	cmp	r7, #0
 800578a:	d0f6      	beq.n	800577a <__sflush_r+0xae>
 800578c:	0793      	lsls	r3, r2, #30
 800578e:	680e      	ldr	r6, [r1, #0]
 8005790:	bf08      	it	eq
 8005792:	694b      	ldreq	r3, [r1, #20]
 8005794:	600f      	str	r7, [r1, #0]
 8005796:	bf18      	it	ne
 8005798:	2300      	movne	r3, #0
 800579a:	eba6 0807 	sub.w	r8, r6, r7
 800579e:	608b      	str	r3, [r1, #8]
 80057a0:	f1b8 0f00 	cmp.w	r8, #0
 80057a4:	dde9      	ble.n	800577a <__sflush_r+0xae>
 80057a6:	6a21      	ldr	r1, [r4, #32]
 80057a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80057aa:	4643      	mov	r3, r8
 80057ac:	463a      	mov	r2, r7
 80057ae:	4628      	mov	r0, r5
 80057b0:	47b0      	blx	r6
 80057b2:	2800      	cmp	r0, #0
 80057b4:	dc08      	bgt.n	80057c8 <__sflush_r+0xfc>
 80057b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057be:	81a3      	strh	r3, [r4, #12]
 80057c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057c8:	4407      	add	r7, r0
 80057ca:	eba8 0800 	sub.w	r8, r8, r0
 80057ce:	e7e7      	b.n	80057a0 <__sflush_r+0xd4>
 80057d0:	20400001 	.word	0x20400001

080057d4 <_fflush_r>:
 80057d4:	b538      	push	{r3, r4, r5, lr}
 80057d6:	690b      	ldr	r3, [r1, #16]
 80057d8:	4605      	mov	r5, r0
 80057da:	460c      	mov	r4, r1
 80057dc:	b913      	cbnz	r3, 80057e4 <_fflush_r+0x10>
 80057de:	2500      	movs	r5, #0
 80057e0:	4628      	mov	r0, r5
 80057e2:	bd38      	pop	{r3, r4, r5, pc}
 80057e4:	b118      	cbz	r0, 80057ee <_fflush_r+0x1a>
 80057e6:	6a03      	ldr	r3, [r0, #32]
 80057e8:	b90b      	cbnz	r3, 80057ee <_fflush_r+0x1a>
 80057ea:	f7ff fa59 	bl	8004ca0 <__sinit>
 80057ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d0f3      	beq.n	80057de <_fflush_r+0xa>
 80057f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80057f8:	07d0      	lsls	r0, r2, #31
 80057fa:	d404      	bmi.n	8005806 <_fflush_r+0x32>
 80057fc:	0599      	lsls	r1, r3, #22
 80057fe:	d402      	bmi.n	8005806 <_fflush_r+0x32>
 8005800:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005802:	f7ff fc06 	bl	8005012 <__retarget_lock_acquire_recursive>
 8005806:	4628      	mov	r0, r5
 8005808:	4621      	mov	r1, r4
 800580a:	f7ff ff5f 	bl	80056cc <__sflush_r>
 800580e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005810:	07da      	lsls	r2, r3, #31
 8005812:	4605      	mov	r5, r0
 8005814:	d4e4      	bmi.n	80057e0 <_fflush_r+0xc>
 8005816:	89a3      	ldrh	r3, [r4, #12]
 8005818:	059b      	lsls	r3, r3, #22
 800581a:	d4e1      	bmi.n	80057e0 <_fflush_r+0xc>
 800581c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800581e:	f7ff fbf9 	bl	8005014 <__retarget_lock_release_recursive>
 8005822:	e7dd      	b.n	80057e0 <_fflush_r+0xc>

08005824 <fiprintf>:
 8005824:	b40e      	push	{r1, r2, r3}
 8005826:	b503      	push	{r0, r1, lr}
 8005828:	4601      	mov	r1, r0
 800582a:	ab03      	add	r3, sp, #12
 800582c:	4805      	ldr	r0, [pc, #20]	@ (8005844 <fiprintf+0x20>)
 800582e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005832:	6800      	ldr	r0, [r0, #0]
 8005834:	9301      	str	r3, [sp, #4]
 8005836:	f000 f87f 	bl	8005938 <_vfiprintf_r>
 800583a:	b002      	add	sp, #8
 800583c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005840:	b003      	add	sp, #12
 8005842:	4770      	bx	lr
 8005844:	20000048 	.word	0x20000048

08005848 <memmove>:
 8005848:	4288      	cmp	r0, r1
 800584a:	b510      	push	{r4, lr}
 800584c:	eb01 0402 	add.w	r4, r1, r2
 8005850:	d902      	bls.n	8005858 <memmove+0x10>
 8005852:	4284      	cmp	r4, r0
 8005854:	4623      	mov	r3, r4
 8005856:	d807      	bhi.n	8005868 <memmove+0x20>
 8005858:	1e43      	subs	r3, r0, #1
 800585a:	42a1      	cmp	r1, r4
 800585c:	d008      	beq.n	8005870 <memmove+0x28>
 800585e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005862:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005866:	e7f8      	b.n	800585a <memmove+0x12>
 8005868:	4402      	add	r2, r0
 800586a:	4601      	mov	r1, r0
 800586c:	428a      	cmp	r2, r1
 800586e:	d100      	bne.n	8005872 <memmove+0x2a>
 8005870:	bd10      	pop	{r4, pc}
 8005872:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005876:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800587a:	e7f7      	b.n	800586c <memmove+0x24>

0800587c <abort>:
 800587c:	b508      	push	{r3, lr}
 800587e:	2006      	movs	r0, #6
 8005880:	f000 fa2e 	bl	8005ce0 <raise>
 8005884:	2001      	movs	r0, #1
 8005886:	f7fb ffd5 	bl	8001834 <_exit>

0800588a <_realloc_r>:
 800588a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800588e:	4607      	mov	r7, r0
 8005890:	4614      	mov	r4, r2
 8005892:	460d      	mov	r5, r1
 8005894:	b921      	cbnz	r1, 80058a0 <_realloc_r+0x16>
 8005896:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800589a:	4611      	mov	r1, r2
 800589c:	f7ff b8e8 	b.w	8004a70 <_malloc_r>
 80058a0:	b92a      	cbnz	r2, 80058ae <_realloc_r+0x24>
 80058a2:	f7ff fbe5 	bl	8005070 <_free_r>
 80058a6:	4625      	mov	r5, r4
 80058a8:	4628      	mov	r0, r5
 80058aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058ae:	f000 fa33 	bl	8005d18 <_malloc_usable_size_r>
 80058b2:	4284      	cmp	r4, r0
 80058b4:	4606      	mov	r6, r0
 80058b6:	d802      	bhi.n	80058be <_realloc_r+0x34>
 80058b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058bc:	d8f4      	bhi.n	80058a8 <_realloc_r+0x1e>
 80058be:	4621      	mov	r1, r4
 80058c0:	4638      	mov	r0, r7
 80058c2:	f7ff f8d5 	bl	8004a70 <_malloc_r>
 80058c6:	4680      	mov	r8, r0
 80058c8:	b908      	cbnz	r0, 80058ce <_realloc_r+0x44>
 80058ca:	4645      	mov	r5, r8
 80058cc:	e7ec      	b.n	80058a8 <_realloc_r+0x1e>
 80058ce:	42b4      	cmp	r4, r6
 80058d0:	4622      	mov	r2, r4
 80058d2:	4629      	mov	r1, r5
 80058d4:	bf28      	it	cs
 80058d6:	4632      	movcs	r2, r6
 80058d8:	f7ff fb9d 	bl	8005016 <memcpy>
 80058dc:	4629      	mov	r1, r5
 80058de:	4638      	mov	r0, r7
 80058e0:	f7ff fbc6 	bl	8005070 <_free_r>
 80058e4:	e7f1      	b.n	80058ca <_realloc_r+0x40>

080058e6 <__sfputc_r>:
 80058e6:	6893      	ldr	r3, [r2, #8]
 80058e8:	3b01      	subs	r3, #1
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	b410      	push	{r4}
 80058ee:	6093      	str	r3, [r2, #8]
 80058f0:	da08      	bge.n	8005904 <__sfputc_r+0x1e>
 80058f2:	6994      	ldr	r4, [r2, #24]
 80058f4:	42a3      	cmp	r3, r4
 80058f6:	db01      	blt.n	80058fc <__sfputc_r+0x16>
 80058f8:	290a      	cmp	r1, #10
 80058fa:	d103      	bne.n	8005904 <__sfputc_r+0x1e>
 80058fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005900:	f000 b932 	b.w	8005b68 <__swbuf_r>
 8005904:	6813      	ldr	r3, [r2, #0]
 8005906:	1c58      	adds	r0, r3, #1
 8005908:	6010      	str	r0, [r2, #0]
 800590a:	7019      	strb	r1, [r3, #0]
 800590c:	4608      	mov	r0, r1
 800590e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005912:	4770      	bx	lr

08005914 <__sfputs_r>:
 8005914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005916:	4606      	mov	r6, r0
 8005918:	460f      	mov	r7, r1
 800591a:	4614      	mov	r4, r2
 800591c:	18d5      	adds	r5, r2, r3
 800591e:	42ac      	cmp	r4, r5
 8005920:	d101      	bne.n	8005926 <__sfputs_r+0x12>
 8005922:	2000      	movs	r0, #0
 8005924:	e007      	b.n	8005936 <__sfputs_r+0x22>
 8005926:	f814 1b01 	ldrb.w	r1, [r4], #1
 800592a:	463a      	mov	r2, r7
 800592c:	4630      	mov	r0, r6
 800592e:	f7ff ffda 	bl	80058e6 <__sfputc_r>
 8005932:	1c43      	adds	r3, r0, #1
 8005934:	d1f3      	bne.n	800591e <__sfputs_r+0xa>
 8005936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005938 <_vfiprintf_r>:
 8005938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800593c:	460d      	mov	r5, r1
 800593e:	b09d      	sub	sp, #116	@ 0x74
 8005940:	4614      	mov	r4, r2
 8005942:	4698      	mov	r8, r3
 8005944:	4606      	mov	r6, r0
 8005946:	b118      	cbz	r0, 8005950 <_vfiprintf_r+0x18>
 8005948:	6a03      	ldr	r3, [r0, #32]
 800594a:	b90b      	cbnz	r3, 8005950 <_vfiprintf_r+0x18>
 800594c:	f7ff f9a8 	bl	8004ca0 <__sinit>
 8005950:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005952:	07d9      	lsls	r1, r3, #31
 8005954:	d405      	bmi.n	8005962 <_vfiprintf_r+0x2a>
 8005956:	89ab      	ldrh	r3, [r5, #12]
 8005958:	059a      	lsls	r2, r3, #22
 800595a:	d402      	bmi.n	8005962 <_vfiprintf_r+0x2a>
 800595c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800595e:	f7ff fb58 	bl	8005012 <__retarget_lock_acquire_recursive>
 8005962:	89ab      	ldrh	r3, [r5, #12]
 8005964:	071b      	lsls	r3, r3, #28
 8005966:	d501      	bpl.n	800596c <_vfiprintf_r+0x34>
 8005968:	692b      	ldr	r3, [r5, #16]
 800596a:	b99b      	cbnz	r3, 8005994 <_vfiprintf_r+0x5c>
 800596c:	4629      	mov	r1, r5
 800596e:	4630      	mov	r0, r6
 8005970:	f000 f938 	bl	8005be4 <__swsetup_r>
 8005974:	b170      	cbz	r0, 8005994 <_vfiprintf_r+0x5c>
 8005976:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005978:	07dc      	lsls	r4, r3, #31
 800597a:	d504      	bpl.n	8005986 <_vfiprintf_r+0x4e>
 800597c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005980:	b01d      	add	sp, #116	@ 0x74
 8005982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005986:	89ab      	ldrh	r3, [r5, #12]
 8005988:	0598      	lsls	r0, r3, #22
 800598a:	d4f7      	bmi.n	800597c <_vfiprintf_r+0x44>
 800598c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800598e:	f7ff fb41 	bl	8005014 <__retarget_lock_release_recursive>
 8005992:	e7f3      	b.n	800597c <_vfiprintf_r+0x44>
 8005994:	2300      	movs	r3, #0
 8005996:	9309      	str	r3, [sp, #36]	@ 0x24
 8005998:	2320      	movs	r3, #32
 800599a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800599e:	f8cd 800c 	str.w	r8, [sp, #12]
 80059a2:	2330      	movs	r3, #48	@ 0x30
 80059a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005b54 <_vfiprintf_r+0x21c>
 80059a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80059ac:	f04f 0901 	mov.w	r9, #1
 80059b0:	4623      	mov	r3, r4
 80059b2:	469a      	mov	sl, r3
 80059b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059b8:	b10a      	cbz	r2, 80059be <_vfiprintf_r+0x86>
 80059ba:	2a25      	cmp	r2, #37	@ 0x25
 80059bc:	d1f9      	bne.n	80059b2 <_vfiprintf_r+0x7a>
 80059be:	ebba 0b04 	subs.w	fp, sl, r4
 80059c2:	d00b      	beq.n	80059dc <_vfiprintf_r+0xa4>
 80059c4:	465b      	mov	r3, fp
 80059c6:	4622      	mov	r2, r4
 80059c8:	4629      	mov	r1, r5
 80059ca:	4630      	mov	r0, r6
 80059cc:	f7ff ffa2 	bl	8005914 <__sfputs_r>
 80059d0:	3001      	adds	r0, #1
 80059d2:	f000 80a7 	beq.w	8005b24 <_vfiprintf_r+0x1ec>
 80059d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059d8:	445a      	add	r2, fp
 80059da:	9209      	str	r2, [sp, #36]	@ 0x24
 80059dc:	f89a 3000 	ldrb.w	r3, [sl]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f000 809f 	beq.w	8005b24 <_vfiprintf_r+0x1ec>
 80059e6:	2300      	movs	r3, #0
 80059e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80059ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059f0:	f10a 0a01 	add.w	sl, sl, #1
 80059f4:	9304      	str	r3, [sp, #16]
 80059f6:	9307      	str	r3, [sp, #28]
 80059f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80059fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80059fe:	4654      	mov	r4, sl
 8005a00:	2205      	movs	r2, #5
 8005a02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a06:	4853      	ldr	r0, [pc, #332]	@ (8005b54 <_vfiprintf_r+0x21c>)
 8005a08:	f7fa fbfa 	bl	8000200 <memchr>
 8005a0c:	9a04      	ldr	r2, [sp, #16]
 8005a0e:	b9d8      	cbnz	r0, 8005a48 <_vfiprintf_r+0x110>
 8005a10:	06d1      	lsls	r1, r2, #27
 8005a12:	bf44      	itt	mi
 8005a14:	2320      	movmi	r3, #32
 8005a16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a1a:	0713      	lsls	r3, r2, #28
 8005a1c:	bf44      	itt	mi
 8005a1e:	232b      	movmi	r3, #43	@ 0x2b
 8005a20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a24:	f89a 3000 	ldrb.w	r3, [sl]
 8005a28:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a2a:	d015      	beq.n	8005a58 <_vfiprintf_r+0x120>
 8005a2c:	9a07      	ldr	r2, [sp, #28]
 8005a2e:	4654      	mov	r4, sl
 8005a30:	2000      	movs	r0, #0
 8005a32:	f04f 0c0a 	mov.w	ip, #10
 8005a36:	4621      	mov	r1, r4
 8005a38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a3c:	3b30      	subs	r3, #48	@ 0x30
 8005a3e:	2b09      	cmp	r3, #9
 8005a40:	d94b      	bls.n	8005ada <_vfiprintf_r+0x1a2>
 8005a42:	b1b0      	cbz	r0, 8005a72 <_vfiprintf_r+0x13a>
 8005a44:	9207      	str	r2, [sp, #28]
 8005a46:	e014      	b.n	8005a72 <_vfiprintf_r+0x13a>
 8005a48:	eba0 0308 	sub.w	r3, r0, r8
 8005a4c:	fa09 f303 	lsl.w	r3, r9, r3
 8005a50:	4313      	orrs	r3, r2
 8005a52:	9304      	str	r3, [sp, #16]
 8005a54:	46a2      	mov	sl, r4
 8005a56:	e7d2      	b.n	80059fe <_vfiprintf_r+0xc6>
 8005a58:	9b03      	ldr	r3, [sp, #12]
 8005a5a:	1d19      	adds	r1, r3, #4
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	9103      	str	r1, [sp, #12]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	bfbb      	ittet	lt
 8005a64:	425b      	neglt	r3, r3
 8005a66:	f042 0202 	orrlt.w	r2, r2, #2
 8005a6a:	9307      	strge	r3, [sp, #28]
 8005a6c:	9307      	strlt	r3, [sp, #28]
 8005a6e:	bfb8      	it	lt
 8005a70:	9204      	strlt	r2, [sp, #16]
 8005a72:	7823      	ldrb	r3, [r4, #0]
 8005a74:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a76:	d10a      	bne.n	8005a8e <_vfiprintf_r+0x156>
 8005a78:	7863      	ldrb	r3, [r4, #1]
 8005a7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a7c:	d132      	bne.n	8005ae4 <_vfiprintf_r+0x1ac>
 8005a7e:	9b03      	ldr	r3, [sp, #12]
 8005a80:	1d1a      	adds	r2, r3, #4
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	9203      	str	r2, [sp, #12]
 8005a86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a8a:	3402      	adds	r4, #2
 8005a8c:	9305      	str	r3, [sp, #20]
 8005a8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005b64 <_vfiprintf_r+0x22c>
 8005a92:	7821      	ldrb	r1, [r4, #0]
 8005a94:	2203      	movs	r2, #3
 8005a96:	4650      	mov	r0, sl
 8005a98:	f7fa fbb2 	bl	8000200 <memchr>
 8005a9c:	b138      	cbz	r0, 8005aae <_vfiprintf_r+0x176>
 8005a9e:	9b04      	ldr	r3, [sp, #16]
 8005aa0:	eba0 000a 	sub.w	r0, r0, sl
 8005aa4:	2240      	movs	r2, #64	@ 0x40
 8005aa6:	4082      	lsls	r2, r0
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	3401      	adds	r4, #1
 8005aac:	9304      	str	r3, [sp, #16]
 8005aae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ab2:	4829      	ldr	r0, [pc, #164]	@ (8005b58 <_vfiprintf_r+0x220>)
 8005ab4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ab8:	2206      	movs	r2, #6
 8005aba:	f7fa fba1 	bl	8000200 <memchr>
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	d03f      	beq.n	8005b42 <_vfiprintf_r+0x20a>
 8005ac2:	4b26      	ldr	r3, [pc, #152]	@ (8005b5c <_vfiprintf_r+0x224>)
 8005ac4:	bb1b      	cbnz	r3, 8005b0e <_vfiprintf_r+0x1d6>
 8005ac6:	9b03      	ldr	r3, [sp, #12]
 8005ac8:	3307      	adds	r3, #7
 8005aca:	f023 0307 	bic.w	r3, r3, #7
 8005ace:	3308      	adds	r3, #8
 8005ad0:	9303      	str	r3, [sp, #12]
 8005ad2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ad4:	443b      	add	r3, r7
 8005ad6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ad8:	e76a      	b.n	80059b0 <_vfiprintf_r+0x78>
 8005ada:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ade:	460c      	mov	r4, r1
 8005ae0:	2001      	movs	r0, #1
 8005ae2:	e7a8      	b.n	8005a36 <_vfiprintf_r+0xfe>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	3401      	adds	r4, #1
 8005ae8:	9305      	str	r3, [sp, #20]
 8005aea:	4619      	mov	r1, r3
 8005aec:	f04f 0c0a 	mov.w	ip, #10
 8005af0:	4620      	mov	r0, r4
 8005af2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005af6:	3a30      	subs	r2, #48	@ 0x30
 8005af8:	2a09      	cmp	r2, #9
 8005afa:	d903      	bls.n	8005b04 <_vfiprintf_r+0x1cc>
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d0c6      	beq.n	8005a8e <_vfiprintf_r+0x156>
 8005b00:	9105      	str	r1, [sp, #20]
 8005b02:	e7c4      	b.n	8005a8e <_vfiprintf_r+0x156>
 8005b04:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b08:	4604      	mov	r4, r0
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e7f0      	b.n	8005af0 <_vfiprintf_r+0x1b8>
 8005b0e:	ab03      	add	r3, sp, #12
 8005b10:	9300      	str	r3, [sp, #0]
 8005b12:	462a      	mov	r2, r5
 8005b14:	4b12      	ldr	r3, [pc, #72]	@ (8005b60 <_vfiprintf_r+0x228>)
 8005b16:	a904      	add	r1, sp, #16
 8005b18:	4630      	mov	r0, r6
 8005b1a:	f3af 8000 	nop.w
 8005b1e:	4607      	mov	r7, r0
 8005b20:	1c78      	adds	r0, r7, #1
 8005b22:	d1d6      	bne.n	8005ad2 <_vfiprintf_r+0x19a>
 8005b24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b26:	07d9      	lsls	r1, r3, #31
 8005b28:	d405      	bmi.n	8005b36 <_vfiprintf_r+0x1fe>
 8005b2a:	89ab      	ldrh	r3, [r5, #12]
 8005b2c:	059a      	lsls	r2, r3, #22
 8005b2e:	d402      	bmi.n	8005b36 <_vfiprintf_r+0x1fe>
 8005b30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b32:	f7ff fa6f 	bl	8005014 <__retarget_lock_release_recursive>
 8005b36:	89ab      	ldrh	r3, [r5, #12]
 8005b38:	065b      	lsls	r3, r3, #25
 8005b3a:	f53f af1f 	bmi.w	800597c <_vfiprintf_r+0x44>
 8005b3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b40:	e71e      	b.n	8005980 <_vfiprintf_r+0x48>
 8005b42:	ab03      	add	r3, sp, #12
 8005b44:	9300      	str	r3, [sp, #0]
 8005b46:	462a      	mov	r2, r5
 8005b48:	4b05      	ldr	r3, [pc, #20]	@ (8005b60 <_vfiprintf_r+0x228>)
 8005b4a:	a904      	add	r1, sp, #16
 8005b4c:	4630      	mov	r0, r6
 8005b4e:	f7ff fc9f 	bl	8005490 <_printf_i>
 8005b52:	e7e4      	b.n	8005b1e <_vfiprintf_r+0x1e6>
 8005b54:	08006211 	.word	0x08006211
 8005b58:	0800621b 	.word	0x0800621b
 8005b5c:	00000000 	.word	0x00000000
 8005b60:	08005915 	.word	0x08005915
 8005b64:	08006217 	.word	0x08006217

08005b68 <__swbuf_r>:
 8005b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b6a:	460e      	mov	r6, r1
 8005b6c:	4614      	mov	r4, r2
 8005b6e:	4605      	mov	r5, r0
 8005b70:	b118      	cbz	r0, 8005b7a <__swbuf_r+0x12>
 8005b72:	6a03      	ldr	r3, [r0, #32]
 8005b74:	b90b      	cbnz	r3, 8005b7a <__swbuf_r+0x12>
 8005b76:	f7ff f893 	bl	8004ca0 <__sinit>
 8005b7a:	69a3      	ldr	r3, [r4, #24]
 8005b7c:	60a3      	str	r3, [r4, #8]
 8005b7e:	89a3      	ldrh	r3, [r4, #12]
 8005b80:	071a      	lsls	r2, r3, #28
 8005b82:	d501      	bpl.n	8005b88 <__swbuf_r+0x20>
 8005b84:	6923      	ldr	r3, [r4, #16]
 8005b86:	b943      	cbnz	r3, 8005b9a <__swbuf_r+0x32>
 8005b88:	4621      	mov	r1, r4
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	f000 f82a 	bl	8005be4 <__swsetup_r>
 8005b90:	b118      	cbz	r0, 8005b9a <__swbuf_r+0x32>
 8005b92:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005b96:	4638      	mov	r0, r7
 8005b98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b9a:	6823      	ldr	r3, [r4, #0]
 8005b9c:	6922      	ldr	r2, [r4, #16]
 8005b9e:	1a98      	subs	r0, r3, r2
 8005ba0:	6963      	ldr	r3, [r4, #20]
 8005ba2:	b2f6      	uxtb	r6, r6
 8005ba4:	4283      	cmp	r3, r0
 8005ba6:	4637      	mov	r7, r6
 8005ba8:	dc05      	bgt.n	8005bb6 <__swbuf_r+0x4e>
 8005baa:	4621      	mov	r1, r4
 8005bac:	4628      	mov	r0, r5
 8005bae:	f7ff fe11 	bl	80057d4 <_fflush_r>
 8005bb2:	2800      	cmp	r0, #0
 8005bb4:	d1ed      	bne.n	8005b92 <__swbuf_r+0x2a>
 8005bb6:	68a3      	ldr	r3, [r4, #8]
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	60a3      	str	r3, [r4, #8]
 8005bbc:	6823      	ldr	r3, [r4, #0]
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	6022      	str	r2, [r4, #0]
 8005bc2:	701e      	strb	r6, [r3, #0]
 8005bc4:	6962      	ldr	r2, [r4, #20]
 8005bc6:	1c43      	adds	r3, r0, #1
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d004      	beq.n	8005bd6 <__swbuf_r+0x6e>
 8005bcc:	89a3      	ldrh	r3, [r4, #12]
 8005bce:	07db      	lsls	r3, r3, #31
 8005bd0:	d5e1      	bpl.n	8005b96 <__swbuf_r+0x2e>
 8005bd2:	2e0a      	cmp	r6, #10
 8005bd4:	d1df      	bne.n	8005b96 <__swbuf_r+0x2e>
 8005bd6:	4621      	mov	r1, r4
 8005bd8:	4628      	mov	r0, r5
 8005bda:	f7ff fdfb 	bl	80057d4 <_fflush_r>
 8005bde:	2800      	cmp	r0, #0
 8005be0:	d0d9      	beq.n	8005b96 <__swbuf_r+0x2e>
 8005be2:	e7d6      	b.n	8005b92 <__swbuf_r+0x2a>

08005be4 <__swsetup_r>:
 8005be4:	b538      	push	{r3, r4, r5, lr}
 8005be6:	4b29      	ldr	r3, [pc, #164]	@ (8005c8c <__swsetup_r+0xa8>)
 8005be8:	4605      	mov	r5, r0
 8005bea:	6818      	ldr	r0, [r3, #0]
 8005bec:	460c      	mov	r4, r1
 8005bee:	b118      	cbz	r0, 8005bf8 <__swsetup_r+0x14>
 8005bf0:	6a03      	ldr	r3, [r0, #32]
 8005bf2:	b90b      	cbnz	r3, 8005bf8 <__swsetup_r+0x14>
 8005bf4:	f7ff f854 	bl	8004ca0 <__sinit>
 8005bf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bfc:	0719      	lsls	r1, r3, #28
 8005bfe:	d422      	bmi.n	8005c46 <__swsetup_r+0x62>
 8005c00:	06da      	lsls	r2, r3, #27
 8005c02:	d407      	bmi.n	8005c14 <__swsetup_r+0x30>
 8005c04:	2209      	movs	r2, #9
 8005c06:	602a      	str	r2, [r5, #0]
 8005c08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c0c:	81a3      	strh	r3, [r4, #12]
 8005c0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c12:	e033      	b.n	8005c7c <__swsetup_r+0x98>
 8005c14:	0758      	lsls	r0, r3, #29
 8005c16:	d512      	bpl.n	8005c3e <__swsetup_r+0x5a>
 8005c18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c1a:	b141      	cbz	r1, 8005c2e <__swsetup_r+0x4a>
 8005c1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c20:	4299      	cmp	r1, r3
 8005c22:	d002      	beq.n	8005c2a <__swsetup_r+0x46>
 8005c24:	4628      	mov	r0, r5
 8005c26:	f7ff fa23 	bl	8005070 <_free_r>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c2e:	89a3      	ldrh	r3, [r4, #12]
 8005c30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005c34:	81a3      	strh	r3, [r4, #12]
 8005c36:	2300      	movs	r3, #0
 8005c38:	6063      	str	r3, [r4, #4]
 8005c3a:	6923      	ldr	r3, [r4, #16]
 8005c3c:	6023      	str	r3, [r4, #0]
 8005c3e:	89a3      	ldrh	r3, [r4, #12]
 8005c40:	f043 0308 	orr.w	r3, r3, #8
 8005c44:	81a3      	strh	r3, [r4, #12]
 8005c46:	6923      	ldr	r3, [r4, #16]
 8005c48:	b94b      	cbnz	r3, 8005c5e <__swsetup_r+0x7a>
 8005c4a:	89a3      	ldrh	r3, [r4, #12]
 8005c4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005c50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c54:	d003      	beq.n	8005c5e <__swsetup_r+0x7a>
 8005c56:	4621      	mov	r1, r4
 8005c58:	4628      	mov	r0, r5
 8005c5a:	f000 f88b 	bl	8005d74 <__smakebuf_r>
 8005c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c62:	f013 0201 	ands.w	r2, r3, #1
 8005c66:	d00a      	beq.n	8005c7e <__swsetup_r+0x9a>
 8005c68:	2200      	movs	r2, #0
 8005c6a:	60a2      	str	r2, [r4, #8]
 8005c6c:	6962      	ldr	r2, [r4, #20]
 8005c6e:	4252      	negs	r2, r2
 8005c70:	61a2      	str	r2, [r4, #24]
 8005c72:	6922      	ldr	r2, [r4, #16]
 8005c74:	b942      	cbnz	r2, 8005c88 <__swsetup_r+0xa4>
 8005c76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005c7a:	d1c5      	bne.n	8005c08 <__swsetup_r+0x24>
 8005c7c:	bd38      	pop	{r3, r4, r5, pc}
 8005c7e:	0799      	lsls	r1, r3, #30
 8005c80:	bf58      	it	pl
 8005c82:	6962      	ldrpl	r2, [r4, #20]
 8005c84:	60a2      	str	r2, [r4, #8]
 8005c86:	e7f4      	b.n	8005c72 <__swsetup_r+0x8e>
 8005c88:	2000      	movs	r0, #0
 8005c8a:	e7f7      	b.n	8005c7c <__swsetup_r+0x98>
 8005c8c:	20000048 	.word	0x20000048

08005c90 <_raise_r>:
 8005c90:	291f      	cmp	r1, #31
 8005c92:	b538      	push	{r3, r4, r5, lr}
 8005c94:	4605      	mov	r5, r0
 8005c96:	460c      	mov	r4, r1
 8005c98:	d904      	bls.n	8005ca4 <_raise_r+0x14>
 8005c9a:	2316      	movs	r3, #22
 8005c9c:	6003      	str	r3, [r0, #0]
 8005c9e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ca2:	bd38      	pop	{r3, r4, r5, pc}
 8005ca4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005ca6:	b112      	cbz	r2, 8005cae <_raise_r+0x1e>
 8005ca8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005cac:	b94b      	cbnz	r3, 8005cc2 <_raise_r+0x32>
 8005cae:	4628      	mov	r0, r5
 8005cb0:	f000 f830 	bl	8005d14 <_getpid_r>
 8005cb4:	4622      	mov	r2, r4
 8005cb6:	4601      	mov	r1, r0
 8005cb8:	4628      	mov	r0, r5
 8005cba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cbe:	f000 b817 	b.w	8005cf0 <_kill_r>
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d00a      	beq.n	8005cdc <_raise_r+0x4c>
 8005cc6:	1c59      	adds	r1, r3, #1
 8005cc8:	d103      	bne.n	8005cd2 <_raise_r+0x42>
 8005cca:	2316      	movs	r3, #22
 8005ccc:	6003      	str	r3, [r0, #0]
 8005cce:	2001      	movs	r0, #1
 8005cd0:	e7e7      	b.n	8005ca2 <_raise_r+0x12>
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005cd8:	4620      	mov	r0, r4
 8005cda:	4798      	blx	r3
 8005cdc:	2000      	movs	r0, #0
 8005cde:	e7e0      	b.n	8005ca2 <_raise_r+0x12>

08005ce0 <raise>:
 8005ce0:	4b02      	ldr	r3, [pc, #8]	@ (8005cec <raise+0xc>)
 8005ce2:	4601      	mov	r1, r0
 8005ce4:	6818      	ldr	r0, [r3, #0]
 8005ce6:	f7ff bfd3 	b.w	8005c90 <_raise_r>
 8005cea:	bf00      	nop
 8005cec:	20000048 	.word	0x20000048

08005cf0 <_kill_r>:
 8005cf0:	b538      	push	{r3, r4, r5, lr}
 8005cf2:	4d07      	ldr	r5, [pc, #28]	@ (8005d10 <_kill_r+0x20>)
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	4608      	mov	r0, r1
 8005cfa:	4611      	mov	r1, r2
 8005cfc:	602b      	str	r3, [r5, #0]
 8005cfe:	f7fb fd89 	bl	8001814 <_kill>
 8005d02:	1c43      	adds	r3, r0, #1
 8005d04:	d102      	bne.n	8005d0c <_kill_r+0x1c>
 8005d06:	682b      	ldr	r3, [r5, #0]
 8005d08:	b103      	cbz	r3, 8005d0c <_kill_r+0x1c>
 8005d0a:	6023      	str	r3, [r4, #0]
 8005d0c:	bd38      	pop	{r3, r4, r5, pc}
 8005d0e:	bf00      	nop
 8005d10:	20000ab4 	.word	0x20000ab4

08005d14 <_getpid_r>:
 8005d14:	f7fb bd76 	b.w	8001804 <_getpid>

08005d18 <_malloc_usable_size_r>:
 8005d18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d1c:	1f18      	subs	r0, r3, #4
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	bfbc      	itt	lt
 8005d22:	580b      	ldrlt	r3, [r1, r0]
 8005d24:	18c0      	addlt	r0, r0, r3
 8005d26:	4770      	bx	lr

08005d28 <__swhatbuf_r>:
 8005d28:	b570      	push	{r4, r5, r6, lr}
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d30:	2900      	cmp	r1, #0
 8005d32:	b096      	sub	sp, #88	@ 0x58
 8005d34:	4615      	mov	r5, r2
 8005d36:	461e      	mov	r6, r3
 8005d38:	da0d      	bge.n	8005d56 <__swhatbuf_r+0x2e>
 8005d3a:	89a3      	ldrh	r3, [r4, #12]
 8005d3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005d40:	f04f 0100 	mov.w	r1, #0
 8005d44:	bf14      	ite	ne
 8005d46:	2340      	movne	r3, #64	@ 0x40
 8005d48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005d4c:	2000      	movs	r0, #0
 8005d4e:	6031      	str	r1, [r6, #0]
 8005d50:	602b      	str	r3, [r5, #0]
 8005d52:	b016      	add	sp, #88	@ 0x58
 8005d54:	bd70      	pop	{r4, r5, r6, pc}
 8005d56:	466a      	mov	r2, sp
 8005d58:	f000 f848 	bl	8005dec <_fstat_r>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	dbec      	blt.n	8005d3a <__swhatbuf_r+0x12>
 8005d60:	9901      	ldr	r1, [sp, #4]
 8005d62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005d66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005d6a:	4259      	negs	r1, r3
 8005d6c:	4159      	adcs	r1, r3
 8005d6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d72:	e7eb      	b.n	8005d4c <__swhatbuf_r+0x24>

08005d74 <__smakebuf_r>:
 8005d74:	898b      	ldrh	r3, [r1, #12]
 8005d76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d78:	079d      	lsls	r5, r3, #30
 8005d7a:	4606      	mov	r6, r0
 8005d7c:	460c      	mov	r4, r1
 8005d7e:	d507      	bpl.n	8005d90 <__smakebuf_r+0x1c>
 8005d80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005d84:	6023      	str	r3, [r4, #0]
 8005d86:	6123      	str	r3, [r4, #16]
 8005d88:	2301      	movs	r3, #1
 8005d8a:	6163      	str	r3, [r4, #20]
 8005d8c:	b003      	add	sp, #12
 8005d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d90:	ab01      	add	r3, sp, #4
 8005d92:	466a      	mov	r2, sp
 8005d94:	f7ff ffc8 	bl	8005d28 <__swhatbuf_r>
 8005d98:	9f00      	ldr	r7, [sp, #0]
 8005d9a:	4605      	mov	r5, r0
 8005d9c:	4639      	mov	r1, r7
 8005d9e:	4630      	mov	r0, r6
 8005da0:	f7fe fe66 	bl	8004a70 <_malloc_r>
 8005da4:	b948      	cbnz	r0, 8005dba <__smakebuf_r+0x46>
 8005da6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005daa:	059a      	lsls	r2, r3, #22
 8005dac:	d4ee      	bmi.n	8005d8c <__smakebuf_r+0x18>
 8005dae:	f023 0303 	bic.w	r3, r3, #3
 8005db2:	f043 0302 	orr.w	r3, r3, #2
 8005db6:	81a3      	strh	r3, [r4, #12]
 8005db8:	e7e2      	b.n	8005d80 <__smakebuf_r+0xc>
 8005dba:	89a3      	ldrh	r3, [r4, #12]
 8005dbc:	6020      	str	r0, [r4, #0]
 8005dbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dc2:	81a3      	strh	r3, [r4, #12]
 8005dc4:	9b01      	ldr	r3, [sp, #4]
 8005dc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005dca:	b15b      	cbz	r3, 8005de4 <__smakebuf_r+0x70>
 8005dcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dd0:	4630      	mov	r0, r6
 8005dd2:	f000 f81d 	bl	8005e10 <_isatty_r>
 8005dd6:	b128      	cbz	r0, 8005de4 <__smakebuf_r+0x70>
 8005dd8:	89a3      	ldrh	r3, [r4, #12]
 8005dda:	f023 0303 	bic.w	r3, r3, #3
 8005dde:	f043 0301 	orr.w	r3, r3, #1
 8005de2:	81a3      	strh	r3, [r4, #12]
 8005de4:	89a3      	ldrh	r3, [r4, #12]
 8005de6:	431d      	orrs	r5, r3
 8005de8:	81a5      	strh	r5, [r4, #12]
 8005dea:	e7cf      	b.n	8005d8c <__smakebuf_r+0x18>

08005dec <_fstat_r>:
 8005dec:	b538      	push	{r3, r4, r5, lr}
 8005dee:	4d07      	ldr	r5, [pc, #28]	@ (8005e0c <_fstat_r+0x20>)
 8005df0:	2300      	movs	r3, #0
 8005df2:	4604      	mov	r4, r0
 8005df4:	4608      	mov	r0, r1
 8005df6:	4611      	mov	r1, r2
 8005df8:	602b      	str	r3, [r5, #0]
 8005dfa:	f7fb fd6b 	bl	80018d4 <_fstat>
 8005dfe:	1c43      	adds	r3, r0, #1
 8005e00:	d102      	bne.n	8005e08 <_fstat_r+0x1c>
 8005e02:	682b      	ldr	r3, [r5, #0]
 8005e04:	b103      	cbz	r3, 8005e08 <_fstat_r+0x1c>
 8005e06:	6023      	str	r3, [r4, #0]
 8005e08:	bd38      	pop	{r3, r4, r5, pc}
 8005e0a:	bf00      	nop
 8005e0c:	20000ab4 	.word	0x20000ab4

08005e10 <_isatty_r>:
 8005e10:	b538      	push	{r3, r4, r5, lr}
 8005e12:	4d06      	ldr	r5, [pc, #24]	@ (8005e2c <_isatty_r+0x1c>)
 8005e14:	2300      	movs	r3, #0
 8005e16:	4604      	mov	r4, r0
 8005e18:	4608      	mov	r0, r1
 8005e1a:	602b      	str	r3, [r5, #0]
 8005e1c:	f7fb fd6a 	bl	80018f4 <_isatty>
 8005e20:	1c43      	adds	r3, r0, #1
 8005e22:	d102      	bne.n	8005e2a <_isatty_r+0x1a>
 8005e24:	682b      	ldr	r3, [r5, #0]
 8005e26:	b103      	cbz	r3, 8005e2a <_isatty_r+0x1a>
 8005e28:	6023      	str	r3, [r4, #0]
 8005e2a:	bd38      	pop	{r3, r4, r5, pc}
 8005e2c:	20000ab4 	.word	0x20000ab4

08005e30 <_init>:
 8005e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e32:	bf00      	nop
 8005e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e36:	bc08      	pop	{r3}
 8005e38:	469e      	mov	lr, r3
 8005e3a:	4770      	bx	lr

08005e3c <_fini>:
 8005e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3e:	bf00      	nop
 8005e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e42:	bc08      	pop	{r3}
 8005e44:	469e      	mov	lr, r3
 8005e46:	4770      	bx	lr
