INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:42:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 buffer84/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer147/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.775ns (15.475%)  route 4.233ns (84.525%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2447, unset)         0.508     0.508    buffer84/clk
                         FDRE                                         r  buffer84/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer84/outs_reg[4]/Q
                         net (fo=3, unplaced)         0.434     1.168    buffer84/control/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.287 f  buffer84/control/dataReg[0]_i_2__10/O
                         net (fo=25, unplaced)        0.770     2.057    buffer84/outs_reg[4]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.100 f  buffer84/fullReg_i_5__4/O
                         net (fo=9, unplaced)         0.375     2.475    control_merge10/tehb/control/outs_reg[0]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.518 f  control_merge10/tehb/control/fullReg_i_2__30/O
                         net (fo=16, unplaced)        0.431     2.949    buffer223/fifo/dataReg_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.992 r  buffer223/fifo/transmitValue_i_6__21/O
                         net (fo=2, unplaced)         0.255     3.247    buffer213/fifo/transmitValue_reg_3
                         LUT5 (Prop_lut5_I4_O)        0.043     3.290 f  buffer213/fifo/transmitValue_i_2__84/O
                         net (fo=5, unplaced)         0.250     3.540    fork94/control/generateBlocks[7].regblock/transmitValue_i_2__20
                         LUT6 (Prop_lut6_I4_O)        0.043     3.583 r  fork94/control/generateBlocks[7].regblock/transmitValue_i_5__7/O
                         net (fo=2, unplaced)         0.388     3.971    fork94/control/generateBlocks[1].regblock/transmitValue_reg_6
                         LUT6 (Prop_lut6_I2_O)        0.043     4.014 f  fork94/control/generateBlocks[1].regblock/transmitValue_i_15/O
                         net (fo=1, unplaced)         0.244     4.258    fork92/control/generateBlocks[2].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     4.301 r  fork92/control/generateBlocks[2].regblock/transmitValue_i_5__6/O
                         net (fo=2, unplaced)         0.255     4.556    fork92/control/generateBlocks[6].regblock/blockStopArray[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.599 f  fork92/control/generateBlocks[6].regblock/transmitValue_i_3__85/O
                         net (fo=17, unplaced)        0.300     4.899    buffer206/fifo/transmitValue_reg_1
                         LUT4 (Prop_lut4_I3_O)        0.043     4.942 r  buffer206/fifo/fullReg_i_2__24/O
                         net (fo=7, unplaced)         0.257     5.199    buffer147/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.242 r  buffer147/control/dataReg[4]_i_1__6/O
                         net (fo=5, unplaced)         0.274     5.516    buffer147/regEnable
                         FDRE                                         r  buffer147/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2447, unset)         0.483     5.183    buffer147/clk
                         FDRE                                         r  buffer147/dataReg_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.955    buffer147/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -5.516    
  -------------------------------------------------------------------
                         slack                                 -0.561    




