module out_port_seg(in,out5,out4,out3,out2,out1,out0);
	input [31:0] in;
	output [6:0] out5,out4,out3,out2,out1,out0;
	
	reg [3:0] num5,num4,num3,num2,num1,num0;
	
	sevenseg display_5( num5, out5 );
	sevenseg display_4( num4, out4 );
	sevenseg display_3( num3, out3 );
	sevenseg display_2( num2, out2 );
	sevenseg display_1( num1, out1 );
	sevenseg display_0( num0, out0 );
	
	always @ (in)
	begin
		num5 = ( indt/100000 ) % 10;
		num4 = ( indt/10000 ) % 10;
		num3 = ( indt/1000 ) % 10;
		num2 = ( indt/100 ) % 10;
		num1 = ( indt/10 ) % 10;
		num0 = indt % 10;
	end
	
endmodule