src/
arty_a7_eth/
ip_tx_rx/
ros2/
verilog-ethernet/
*.jou
*.log
*.xpr
project.cache/
project.hw/
project.runs/
project.sim/
project.ip_user_files/
