// Seed: 3376504777
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  assign module_1.id_4 = 0;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output uwire id_4,
    output wire id_5
);
  wire id_7, id_8 = id_0;
  supply1 id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_7,
      id_7
  );
  assign id_9 = 1;
  initial assume (-1);
endmodule
