Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'num' [C:/Users/GU502D/Desktop/UPM/S.E.D/TRABAJO_VHDL/project_1.srcs/sources_1/new/PWM.vhd:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.synchrnzr [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_generator [pulse_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.Color [color_default]
Compiling architecture structural of entity xil_defaultlib.RGB [rgb_default]
Compiling architecture behavioral of entity xil_defaultlib.PARTY [party_default]
Compiling architecture structural of entity xil_defaultlib.HSV [hsv_default]
Compiling architecture behavioral of entity xil_defaultlib.Convertidor_HSV_RGB [convertidor_hsv_rgb_default]
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
