// Seed: 215188601
module module_0 (
    output id_0,
    output logic id_1
);
  assign id_1 = id_2;
  type_5(
      1'b0, 1'b0
  ); type_6(
      1, id_0
  );
  logic id_3;
endmodule
