<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>9.587</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>9.587</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>9.587</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>0.413</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>0.413</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>0.413</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>0.413</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>8</DSP>
      <FF>2126</FF>
      <LATCH>0</LATCH>
      <LUT>3324</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="maxpool_CIF_0_3" DISPNAME="inst" RTLNAME="maxpool_CIF_0_3">
      <SubModules count="17">acc_U buf_1_U buf_2_U buf_3_U buf_U grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816 mul_31ns_32ns_63_2_1_U33 mul_32ns_31ns_63_2_1_U34 mul_32s_32s_32_1_1_U35 mul_32s_32s_32_1_1_U36 mul_32s_32s_32_1_1_U37 regslice_both_in_r_U regslice_both_out_r_U</SubModules>
      <Resources DSP="8" FF="2126" LUT="3324"/>
      <LocalResources FF="1138" LUT="208"/>
    </RtlModule>
    <RtlModule CELL="inst/acc_U" BINDMODULE="maxpool_CIF_0_3_acc_RAM_2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="acc_RAM_2P_LUTRAM_1R1W" DISPNAME="acc_U" RTLNAME="maxpool_CIF_0_3_acc_RAM_2P_LUTRAM_1R1W">
      <Resources FF="64" LUT="159"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="acc_U" SOURCE="maxPool_3.cpp:137" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="acc"/>
    </RtlModule>
    <RtlModule CELL="inst/buf_1_U" BINDMODULE="maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="buf_RAM_2P_LUTRAM_1R1W" DISPNAME="buf_1_U" RTLNAME="maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W">
      <Resources FF="32" LUT="76"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_1_U" SOURCE="maxPool_3.cpp:135" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_1"/>
    </RtlModule>
    <RtlModule CELL="inst/buf_2_U" BINDMODULE="maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="buf_RAM_2P_LUTRAM_1R1W" DISPNAME="buf_2_U" RTLNAME="maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W">
      <Resources FF="32" LUT="44"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_2_U" SOURCE="maxPool_3.cpp:135" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_2"/>
    </RtlModule>
    <RtlModule CELL="inst/buf_3_U" BINDMODULE="maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="buf_RAM_2P_LUTRAM_1R1W" DISPNAME="buf_3_U" RTLNAME="maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W">
      <Resources FF="32" LUT="44"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_3_U" SOURCE="maxPool_3.cpp:135" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf_3"/>
    </RtlModule>
    <RtlModule CELL="inst/buf_U" BINDMODULE="maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="buf_RAM_2P_LUTRAM_1R1W" DISPNAME="buf_U" RTLNAME="maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W">
      <Resources FF="32" LUT="44"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="buf_U" SOURCE="maxPool_3.cpp:135" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="buf"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808" DEPTH="1" TYPE="function" MODULENAME="maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1" DISPNAME="grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808" RTLNAME="maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="9" LUT="19"/>
      <LocalResources FF="7" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808/flow_control_loop_pipe_sequential_init_U" BINDMODULE="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825" DEPTH="1" TYPE="function" MODULENAME="maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9" DISPNAME="grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825" RTLNAME="maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="123" LUT="181"/>
      <LocalResources FF="121" LUT="154"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825/flow_control_loop_pipe_sequential_init_U" BINDMODULE="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="27"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851" DEPTH="1" TYPE="function" MODULENAME="maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10" DISPNAME="grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851" RTLNAME="maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="56" LUT="89"/>
      <LocalResources FF="54" LUT="40"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851/flow_control_loop_pipe_sequential_init_U" BINDMODULE="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="49"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834" DEPTH="1" TYPE="function" MODULENAME="maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12" DISPNAME="grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834" RTLNAME="maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="177" LUT="215"/>
      <LocalResources FF="175" LUT="210"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834/flow_control_loop_pipe_sequential_init_U" BINDMODULE="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816" DEPTH="1" TYPE="function" MODULENAME="maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13" DISPNAME="grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816" RTLNAME="maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="99" LUT="69"/>
      <LocalResources FF="97"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816/flow_control_loop_pipe_sequential_init_U" BINDMODULE="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="69"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_31ns_32ns_63_2_1_U33" BINDMODULE="maxpool_CIF_0_3_mul_31ns_32ns_63_2_1" DEPTH="1" TYPE="resource" MODULENAME="mul_31ns_32ns_63_2_1" DISPNAME="mul_31ns_32ns_63_2_1_U33" RTLNAME="maxpool_CIF_0_3_mul_31ns_32ns_63_2_1">
      <Resources DSP="4" FF="34" LUT="57"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32ns_63_2_1_U33" SOURCE="maxPool_3.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln154"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32ns_31ns_63_2_1_U34" BINDMODULE="maxpool_CIF_0_3_mul_32ns_31ns_63_2_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32ns_31ns_63_2_1" DISPNAME="mul_32ns_31ns_63_2_1_U34" RTLNAME="maxpool_CIF_0_3_mul_32ns_31ns_63_2_1">
      <Resources DSP="4" FF="34" LUT="46"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_31ns_63_2_1_U34" SOURCE="maxPool_3.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln154_1"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_1_1_U35" BINDMODULE="maxpool_CIF_0_3_mul_32s_32s_32_1_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_1_1" DISPNAME="mul_32s_32s_32_1_1_U35" RTLNAME="maxpool_CIF_0_3_mul_32s_32s_32_1_1">
      <Resources LUT="629"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U35" SOURCE="maxPool_3.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_0"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_1_1_U36" BINDMODULE="maxpool_CIF_0_3_mul_32s_32s_32_1_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_1_1" DISPNAME="mul_32s_32s_32_1_1_U36" RTLNAME="maxpool_CIF_0_3_mul_32s_32s_32_1_1">
      <Resources LUT="629"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U36" SOURCE="maxPool_3.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_size_1"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_1_1_U37" BINDMODULE="maxpool_CIF_0_3_mul_32s_32s_32_1_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_1_1" DISPNAME="mul_32s_32s_32_1_1_U37" RTLNAME="maxpool_CIF_0_3_mul_32s_32s_32_1_1">
      <Resources LUT="629"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U37" SOURCE="maxPool_3.cpp:210" STORAGESUBTYPE="" URAM="0" VARIABLE="KER_bound"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_in_r_U" BINDMODULE="maxpool_CIF_0_3_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_in_r_U" RTLNAME="maxpool_CIF_0_3_regslice_both">
      <Resources FF="132" LUT="130"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_out_r_U" BINDMODULE="maxpool_CIF_0_3_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_out_r_U" RTLNAME="maxpool_CIF_0_3_regslice_both">
      <Resources FF="132" LUT="56"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="9.612" DATAPATH_LOGIC_DELAY="4.777" DATAPATH_NET_DELAY="4.835" ENDPOINT_PIN="KER_bound_reg_1236_reg[31]/D" LOGIC_LEVELS="12" MAX_FANOUT="57" SLACK="0.413" STARTPOINT_PIN="KER_size_1_reg_1231_reg[3]/C">
      <CELL NAME="KER_size_1_reg_1231_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="846"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_bound_reg_1236_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="664"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.612" DATAPATH_LOGIC_DELAY="4.777" DATAPATH_NET_DELAY="4.835" ENDPOINT_PIN="KER_size_0_reg_1178_reg[31]/D" LOGIC_LEVELS="12" MAX_FANOUT="58" SLACK="0.413" STARTPOINT_PIN="valIn_data_4_reg_1160_reg[3]/C">
      <CELL NAME="valIn_data_4_reg_1160_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1070"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_size_0_reg_1178_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="834"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.612" DATAPATH_LOGIC_DELAY="4.777" DATAPATH_NET_DELAY="4.835" ENDPOINT_PIN="KER_size_1_reg_1231_reg[31]/D" LOGIC_LEVELS="12" MAX_FANOUT="57" SLACK="0.413" STARTPOINT_PIN="KER_size_0_reg_1178_reg[3]/C">
      <CELL NAME="KER_size_0_reg_1178_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="834"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U36/KER_size_1_reg_1231_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_size_1_reg_1231_reg[31]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="846"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.507" DATAPATH_LOGIC_DELAY="4.672" DATAPATH_NET_DELAY="4.835" ENDPOINT_PIN="KER_bound_reg_1236_reg[30]/D" LOGIC_LEVELS="12" MAX_FANOUT="57" SLACK="0.518" STARTPOINT_PIN="KER_size_1_reg_1231_reg[3]/C">
      <CELL NAME="KER_size_1_reg_1231_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="846"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U37/KER_bound_reg_1236_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_bound_reg_1236_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="664"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="9.507" DATAPATH_LOGIC_DELAY="4.672" DATAPATH_NET_DELAY="4.835" ENDPOINT_PIN="KER_size_0_reg_1178_reg[30]/D" LOGIC_LEVELS="12" MAX_FANOUT="58" SLACK="0.518" STARTPOINT_PIN="valIn_data_4_reg_1160_reg[3]/C">
      <CELL NAME="valIn_data_4_reg_1160_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1070"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[8]_i_26" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[8]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[21]_i_32" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[25]_i_49" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[25]_i_25" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[25]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[29]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[31]_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[31]_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178[29]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[29]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="mul_32s_32s_32_1_1_U35/KER_size_0_reg_1178_reg[31]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="30"/>
      <CELL NAME="KER_size_0_reg_1178_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="834"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/maxpool_CIF_0_3_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/maxpool_CIF_0_3_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/maxpool_CIF_0_3_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/maxpool_CIF_0_3_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/maxpool_CIF_0_3_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/maxpool_CIF_0_3_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Mon Oct 28 11:17:39 +0700 2024"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="maxpool_CIF_0_3"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg484-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

