<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p40" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_40{left:731px;bottom:1140px;letter-spacing:-0.14px;}
#t2_40{left:757px;bottom:1140px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t3_40{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_40{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_40{left:138px;bottom:1083px;}
#t6_40{left:165px;bottom:1083px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t7_40{left:262px;bottom:1083px;letter-spacing:0.17px;}
#t8_40{left:290px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t9_40{left:165px;bottom:1065px;letter-spacing:0.1px;}
#ta_40{left:405px;bottom:1065px;letter-spacing:0.06px;word-spacing:0.04px;}
#tb_40{left:579px;bottom:1065px;}
#tc_40{left:137px;bottom:1034px;}
#td_40{left:165px;bottom:1034px;letter-spacing:0.13px;word-spacing:-0.08px;}
#te_40{left:262px;bottom:1034px;letter-spacing:0.17px;}
#tf_40{left:290px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#tg_40{left:137px;bottom:1004px;}
#th_40{left:165px;bottom:1004px;letter-spacing:0.13px;word-spacing:-0.08px;}
#ti_40{left:262px;bottom:1004px;letter-spacing:0.17px;}
#tj_40{left:290px;bottom:1004px;letter-spacing:0.08px;word-spacing:0.01px;}
#tk_40{left:137px;bottom:973px;}
#tl_40{left:165px;bottom:973px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tm_40{left:262px;bottom:973px;letter-spacing:0.17px;}
#tn_40{left:290px;bottom:973px;letter-spacing:0.1px;word-spacing:0.01px;}
#to_40{left:165px;bottom:955px;letter-spacing:0.11px;}
#tp_40{left:137px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tq_40{left:137px;bottom:900px;letter-spacing:0.1px;word-spacing:0.01px;}
#tr_40{left:137px;bottom:881px;letter-spacing:0.07px;word-spacing:-0.01px;}
#ts_40{left:83px;bottom:835px;letter-spacing:0.17px;}
#tt_40{left:123px;bottom:835px;letter-spacing:0.17px;word-spacing:0.05px;}
#tu_40{left:138px;bottom:793px;letter-spacing:0.1px;}
#tv_40{left:138px;bottom:762px;}
#tw_40{left:165px;bottom:762px;letter-spacing:0.11px;word-spacing:0.01px;}
#tx_40{left:138px;bottom:732px;}
#ty_40{left:165px;bottom:732px;letter-spacing:0.11px;}
#tz_40{left:385px;bottom:732px;letter-spacing:0.18px;}
#t10_40{left:407px;bottom:732px;letter-spacing:0.09px;word-spacing:0.03px;}
#t11_40{left:165px;bottom:713px;letter-spacing:0.1px;}
#t12_40{left:137px;bottom:683px;}
#t13_40{left:165px;bottom:683px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t14_40{left:165px;bottom:664px;letter-spacing:0.09px;word-spacing:-0.06px;}
#t15_40{left:204px;bottom:664px;letter-spacing:0.12px;}
#t16_40{left:223px;bottom:664px;letter-spacing:0.11px;}
#t17_40{left:248px;bottom:664px;letter-spacing:0.21px;}
#t18_40{left:269px;bottom:664px;letter-spacing:0.05px;}
#t19_40{left:137px;bottom:628px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1a_40{left:137px;bottom:609px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t1b_40{left:137px;bottom:591px;letter-spacing:0.1px;}
#t1c_40{left:110px;bottom:551px;letter-spacing:0.14px;}
#t1d_40{left:160px;bottom:551px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1e_40{left:138px;bottom:512px;letter-spacing:0.08px;word-spacing:0.03px;}
#t1f_40{left:138px;bottom:481px;}
#t1g_40{left:165px;bottom:481px;letter-spacing:0.14px;}
#t1h_40{left:182px;bottom:481px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1i_40{left:165px;bottom:463px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1j_40{left:137px;bottom:426px;}
#t1k_40{left:165px;bottom:426px;letter-spacing:0.12px;}
#t1l_40{left:190px;bottom:426px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1m_40{left:165px;bottom:408px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1n_40{left:634px;bottom:408px;letter-spacing:0.12px;}
#t1o_40{left:659px;bottom:408px;letter-spacing:0.05px;word-spacing:0.06px;}
#t1p_40{left:138px;bottom:371px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t1q_40{left:110px;bottom:331px;letter-spacing:0.14px;}
#t1r_40{left:160px;bottom:331px;letter-spacing:0.16px;word-spacing:0.05px;}
#t1s_40{left:138px;bottom:292px;letter-spacing:0.1px;}
#t1t_40{left:137px;bottom:261px;}
#t1u_40{left:165px;bottom:261px;letter-spacing:0.18px;}
#t1v_40{left:186px;bottom:261px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1w_40{left:137px;bottom:230px;}
#t1x_40{left:165px;bottom:230px;letter-spacing:0.12px;}
#t1y_40{left:180px;bottom:230px;letter-spacing:0.09px;word-spacing:0.04px;}
#t1z_40{left:137px;bottom:200px;}
#t20_40{left:165px;bottom:200px;letter-spacing:0.12px;}
#t21_40{left:185px;bottom:200px;letter-spacing:0.08px;word-spacing:0.03px;}
#t22_40{left:165px;bottom:163px;}
#t23_40{left:192px;bottom:163px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t24_40{left:394px;bottom:163px;letter-spacing:0.12px;}
#t25_40{left:413px;bottom:163px;letter-spacing:0.09px;}
#t26_40{left:439px;bottom:163px;letter-spacing:0.21px;}
#t27_40{left:463px;bottom:163px;letter-spacing:0.07px;word-spacing:0.03px;}

.s1_40{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_40{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_40{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_40{font-size:15px;font-family:Times-Bold_7mf;color:#000;}
.s5_40{font-size:15px;font-family:Times-Italic_ay;color:#000;}
.s6_40{font-size:21px;font-family:Helvetica-Bold_7mg;color:#000;}
.s7_40{font-size:15px;font-family:Helvetica-Oblique_aw;color:#030;}
.s8_40{font-size:18px;font-family:Helvetica-Bold_7mg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts40" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_aw;
	src: url("fonts/Helvetica-Oblique_aw.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7mf;
	src: url("fonts/Times-Bold_7mf.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg40Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg40" style="-webkit-user-select: none;"><object width="935" height="1210" data="40/40.svg" type="image/svg+xml" id="pdf40" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_40" class="t s1_40">4.3 </span><span id="t2_40" class="t s1_40">CPU Registers </span>
<span id="t3_40" class="t s2_40">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_40" class="t s2_40">40 </span>
<span id="t5_40" class="t s3_40">• </span><span id="t6_40" class="t s3_40">Coprocessor 0 (</span><span id="t7_40" class="t s4_40">CP0</span><span id="t8_40" class="t s3_40">) is incorporated on the CPU chip and supports the virtual memory system and exception </span>
<span id="t9_40" class="t s3_40">handling. CP0 is also referred to as the </span><span id="ta_40" class="t s5_40">System Control Coprocessor </span><span id="tb_40" class="t s3_40">. </span>
<span id="tc_40" class="t s3_40">• </span><span id="td_40" class="t s3_40">Coprocessor 1 (</span><span id="te_40" class="t s4_40">CP1</span><span id="tf_40" class="t s3_40">) is reserved for the floating-point coprocessor, the FPU. </span>
<span id="tg_40" class="t s3_40">• </span><span id="th_40" class="t s3_40">Coprocessor 2 (</span><span id="ti_40" class="t s4_40">CP2</span><span id="tj_40" class="t s3_40">) is available for specific implementations. </span>
<span id="tk_40" class="t s3_40">• </span><span id="tl_40" class="t s3_40">Coprocessor 3 (</span><span id="tm_40" class="t s4_40">CP3</span><span id="tn_40" class="t s3_40">) is reserved for the floating-point unit in Release 1 implementations of the MIPS64 Archi- </span>
<span id="to_40" class="t s3_40">tecture and in all Release 2 (and subsequent releases) implementations of the architecture. </span>
<span id="tp_40" class="t s3_40">CP0 translates virtual addresses into physical addresses, manages exceptions, and handles switches between kernel, </span>
<span id="tq_40" class="t s3_40">supervisor, and user modes. CP0 also controls the cache subsystem and provides diagnostic control and error recov- </span>
<span id="tr_40" class="t s3_40">ery facilities. The architectural features of CP0 are defined in Volume III. </span>
<span id="ts_40" class="t s6_40">4.3 </span><span id="tt_40" class="t s6_40">CPU Registers </span>
<span id="tu_40" class="t s3_40">The MIPS64 Architecture defines the following CPU registers: </span>
<span id="tv_40" class="t s3_40">• </span><span id="tw_40" class="t s3_40">32, 64-bit general-purpose registers (GPRs) </span>
<span id="tx_40" class="t s3_40">• </span><span id="ty_40" class="t s3_40">a special-purpose program counter (</span><span id="tz_40" class="t s7_40">PC</span><span id="t10_40" class="t s3_40">) that is affected only indirectly by certain instructions and is not archi- </span>
<span id="t11_40" class="t s3_40">tecturally-visible. </span>
<span id="t12_40" class="t s3_40">• </span><span id="t13_40" class="t s3_40">a pair of special-purpose registers to hold the results of integer multiply, divide, and multiply-accumulate opera- </span>
<span id="t14_40" class="t s3_40">tions (</span><span id="t15_40" class="t s7_40">HI </span><span id="t16_40" class="t s3_40">and </span><span id="t17_40" class="t s7_40">LO</span><span id="t18_40" class="t s3_40">). </span>
<span id="t19_40" class="t s3_40">A MIPS64 processor always produces a 64-bit result, even for those instructions that are architecturally defined to </span>
<span id="t1a_40" class="t s3_40">operate on 32 bits. Such instructions typically sign-extend their 32-bit result into 64 bits. In so doing, 32-bit programs </span>
<span id="t1b_40" class="t s3_40">work as expected, though the registers are actually 64 bits wide rather than 32 bits. </span>
<span id="t1c_40" class="t s8_40">4.3.1 </span><span id="t1d_40" class="t s8_40">CPU General-Purpose Registers </span>
<span id="t1e_40" class="t s3_40">Two of the CPU general-purpose registers have assigned functions: </span>
<span id="t1f_40" class="t s3_40">• </span><span id="t1g_40" class="t s5_40">r0 </span><span id="t1h_40" class="t s3_40">is hard-wired to a value of zero. It can be used as the target register for any instruction whose result is to be </span>
<span id="t1i_40" class="t s3_40">discarded and can be used as a source when a zero value is needed. </span>
<span id="t1j_40" class="t s3_40">• </span><span id="t1k_40" class="t s5_40">r31 </span><span id="t1l_40" class="t s3_40">is the destination register used by procedure call branch/jump and link instructions (e.g., JAL and Release 6 </span>
<span id="t1m_40" class="t s3_40">JALC) without being explicitly specified in the instruction word. Otherwise, </span><span id="t1n_40" class="t s5_40">r31 </span><span id="t1o_40" class="t s3_40">is used as a normal register. </span>
<span id="t1p_40" class="t s3_40">The remaining registers are available for general-purpose use. </span>
<span id="t1q_40" class="t s8_40">4.3.2 </span><span id="t1r_40" class="t s8_40">CPU Special-Purpose Registers </span>
<span id="t1s_40" class="t s3_40">Prior to Release 6, the CPU contained three special-purpose registers. </span>
<span id="t1t_40" class="t s3_40">• </span><span id="t1u_40" class="t s7_40">PC</span><span id="t1v_40" class="t s3_40">—Program Counter register </span>
<span id="t1w_40" class="t s3_40">• </span><span id="t1x_40" class="t s7_40">HI</span><span id="t1y_40" class="t s3_40">—Multiply and Divide register higher result (removed in Release 6) </span>
<span id="t1z_40" class="t s3_40">• </span><span id="t20_40" class="t s7_40">LO</span><span id="t21_40" class="t s3_40">—Multiply and Divide register lower result (removed in Release 6) </span>
<span id="t22_40" class="t s3_40">• </span><span id="t23_40" class="t s3_40">During a multiply operation, the </span><span id="t24_40" class="t s7_40">HI </span><span id="t25_40" class="t s3_40">and </span><span id="t26_40" class="t s7_40">LO </span><span id="t27_40" class="t s3_40">registers store the product of integer multiply. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
