INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg18_ML_KEM_Decaps_internal.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg15_K_PKE_Decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg20_ML_KEM_Encaps.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg19_ML_KEM_KeyGen.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg4_BytesToBits.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg7_SampleNTT.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg8_SamplePolyCBD.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg5_ByteEncode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg0_ML_KEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ML_KEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg11_MultiplyNTTs.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg17_ML_KEM_Encaps_internal.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg10_InvNTT.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg1_ForExample.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg6_ByteDecode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg2_SHAKE123example.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg13_K_PKE_KeyGen.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg12_BaseCaseMultiply.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg3_BitsToBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimTB_Alg3_BitsToBytes
ERROR: [VRFC 10-8376] multiple packed dimensions are not allowed in this mode of Verilog [D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg3_BitsToBytes.v:15]
ERROR: [VRFC 10-8530] module 'SimTB_Alg3_BitsToBytes' is ignored due to previous errors [D:/ICIC 2025 Unisoc-3/Xilinx ZYNQ7020 ML-KEM/Source/Alg3_BitsToBytes.v:11]
