module fulladder(cout, Sum, A, B, Cin);

output reg Sum, cout;
input A, B, Cin;

wire  G, P, w1;

and a1(G, A, B);
xor x1(P, A, B);
and a2(w1, P, Cin);
or o1(cout, w1, G);
xor x2(Sum, P, Cin); 






endmodule
