
MCU_lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003afc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003c08  08003c08  00013c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c2c  08003c2c  00020044  2**0
                  CONTENTS
  4 .ARM          00000000  08003c2c  08003c2c  00020044  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003c2c  08003c2c  00020044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c2c  08003c2c  00013c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c30  08003c30  00013c30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  08003c34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000044  08003c78  00020044  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000104  08003c78  00020104  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a1d  00000000  00000000  0002006d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b31  00000000  00000000  00029a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002b5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d0  00000000  00000000  0002c0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d52  00000000  00000000  0002ca70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bf2b  00000000  00000000  000437c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008261d  00000000  00000000  0004f6ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1d0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c28  00000000  00000000  000d1d60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000044 	.word	0x20000044
 8000128:	00000000 	.word	0x00000000
 800012c:	08003bf0 	.word	0x08003bf0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000048 	.word	0x20000048
 8000148:	08003bf0 	.word	0x08003bf0

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2iz>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006fc:	d30f      	bcc.n	800071e <__aeabi_f2iz+0x2a>
 80006fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d90d      	bls.n	8000724 <__aeabi_f2iz+0x30>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000710:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000714:	fa23 f002 	lsr.w	r0, r3, r2
 8000718:	bf18      	it	ne
 800071a:	4240      	negne	r0, r0
 800071c:	4770      	bx	lr
 800071e:	f04f 0000 	mov.w	r0, #0
 8000722:	4770      	bx	lr
 8000724:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000728:	d101      	bne.n	800072e <__aeabi_f2iz+0x3a>
 800072a:	0242      	lsls	r2, r0, #9
 800072c:	d105      	bne.n	800073a <__aeabi_f2iz+0x46>
 800072e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000732:	bf08      	it	eq
 8000734:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr

08000740 <set_button1_flag>:
void subKeyProcess()
{
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
}

void set_button1_flag(){
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
	button1_flag =1;
 8000744:	4b03      	ldr	r3, [pc, #12]	; (8000754 <set_button1_flag+0x14>)
 8000746:	2201      	movs	r2, #1
 8000748:	601a      	str	r2, [r3, #0]
}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	20000060 	.word	0x20000060

08000758 <set_button2_flag>:

void reset_button1_flag(){
	button1_flag =0;
}

void set_button2_flag(){
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
	button2_flag =1;
 800075c:	4b03      	ldr	r3, [pc, #12]	; (800076c <set_button2_flag+0x14>)
 800075e:	2201      	movs	r2, #1
 8000760:	601a      	str	r2, [r3, #0]
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	20000064 	.word	0x20000064

08000770 <isButton2Pressed>:

int isButton2Pressed(){
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
	if(button2_flag ==1){
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <isButton2Pressed+0x20>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d104      	bne.n	8000786 <isButton2Pressed+0x16>
		button2_flag =0;
 800077c:	4b04      	ldr	r3, [pc, #16]	; (8000790 <isButton2Pressed+0x20>)
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
		return 1;
 8000782:	2301      	movs	r3, #1
 8000784:	e000      	b.n	8000788 <isButton2Pressed+0x18>
	}
	return 0;
 8000786:	2300      	movs	r3, #0
}
 8000788:	4618      	mov	r0, r3
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	20000064 	.word	0x20000064

08000794 <isButton1Pressed>:

int isButton1Pressed(){
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
	if(button1_flag ==1){
 8000798:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <isButton1Pressed+0x20>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b01      	cmp	r3, #1
 800079e:	d104      	bne.n	80007aa <isButton1Pressed+0x16>
		button1_flag =0;
 80007a0:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <isButton1Pressed+0x20>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
		return 1;
 80007a6:	2301      	movs	r3, #1
 80007a8:	e000      	b.n	80007ac <isButton1Pressed+0x18>
	}
	return 0;
 80007aa:	2300      	movs	r3, #0
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bc80      	pop	{r7}
 80007b2:	4770      	bx	lr
 80007b4:	20000060 	.word	0x20000060

080007b8 <Button1Press>:

void Button1Press()
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	KeyReg0 = KeyReg1;
 80007bc:	4b22      	ldr	r3, [pc, #136]	; (8000848 <Button1Press+0x90>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a22      	ldr	r2, [pc, #136]	; (800084c <Button1Press+0x94>)
 80007c2:	6013      	str	r3, [r2, #0]
	KeyReg1 = KeyReg2;
 80007c4:	4b22      	ldr	r3, [pc, #136]	; (8000850 <Button1Press+0x98>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4a1f      	ldr	r2, [pc, #124]	; (8000848 <Button1Press+0x90>)
 80007ca:	6013      	str	r3, [r2, #0]
	KeyReg2 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80007cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007d0:	4820      	ldr	r0, [pc, #128]	; (8000854 <Button1Press+0x9c>)
 80007d2:	f002 f9ed 	bl	8002bb0 <HAL_GPIO_ReadPin>
 80007d6:	4603      	mov	r3, r0
 80007d8:	461a      	mov	r2, r3
 80007da:	4b1d      	ldr	r3, [pc, #116]	; (8000850 <Button1Press+0x98>)
 80007dc:	601a      	str	r2, [r3, #0]
	if((KeyReg0 == KeyReg1) &&(KeyReg1 == KeyReg2)){
 80007de:	4b1b      	ldr	r3, [pc, #108]	; (800084c <Button1Press+0x94>)
 80007e0:	681a      	ldr	r2, [r3, #0]
 80007e2:	4b19      	ldr	r3, [pc, #100]	; (8000848 <Button1Press+0x90>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	429a      	cmp	r2, r3
 80007e8:	d12b      	bne.n	8000842 <Button1Press+0x8a>
 80007ea:	4b17      	ldr	r3, [pc, #92]	; (8000848 <Button1Press+0x90>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	4b18      	ldr	r3, [pc, #96]	; (8000850 <Button1Press+0x98>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d125      	bne.n	8000842 <Button1Press+0x8a>
		if(KeyReg3 != KeyReg2){
 80007f6:	4b18      	ldr	r3, [pc, #96]	; (8000858 <Button1Press+0xa0>)
 80007f8:	681a      	ldr	r2, [r3, #0]
 80007fa:	4b15      	ldr	r3, [pc, #84]	; (8000850 <Button1Press+0x98>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	429a      	cmp	r2, r3
 8000800:	d00d      	beq.n	800081e <Button1Press+0x66>
			KeyReg3 = KeyReg2;
 8000802:	4b13      	ldr	r3, [pc, #76]	; (8000850 <Button1Press+0x98>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a14      	ldr	r2, [pc, #80]	; (8000858 <Button1Press+0xa0>)
 8000808:	6013      	str	r3, [r2, #0]
			if(KeyReg2 == PRESSED_STATE)
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <Button1Press+0x98>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d117      	bne.n	8000842 <Button1Press+0x8a>
			{
				//TODO
				//subKeyProcess();
				set_button1_flag();
 8000812:	f7ff ff95 	bl	8000740 <set_button1_flag>
				TimerForKeyPress = 200;
 8000816:	4b11      	ldr	r3, [pc, #68]	; (800085c <Button1Press+0xa4>)
 8000818:	22c8      	movs	r2, #200	; 0xc8
 800081a:	601a      	str	r2, [r3, #0]

			}

		}
	}
}
 800081c:	e011      	b.n	8000842 <Button1Press+0x8a>
			TimerForKeyPress--;
 800081e:	4b0f      	ldr	r3, [pc, #60]	; (800085c <Button1Press+0xa4>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	3b01      	subs	r3, #1
 8000824:	4a0d      	ldr	r2, [pc, #52]	; (800085c <Button1Press+0xa4>)
 8000826:	6013      	str	r3, [r2, #0]
			if(TimerForKeyPress == 0){
 8000828:	4b0c      	ldr	r3, [pc, #48]	; (800085c <Button1Press+0xa4>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d108      	bne.n	8000842 <Button1Press+0x8a>
				if(KeyReg2 == PRESSED_STATE)
 8000830:	4b07      	ldr	r3, [pc, #28]	; (8000850 <Button1Press+0x98>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d104      	bne.n	8000842 <Button1Press+0x8a>
					set_button1_flag();
 8000838:	f7ff ff82 	bl	8000740 <set_button1_flag>
					TimerForKeyPress = 200;
 800083c:	4b07      	ldr	r3, [pc, #28]	; (800085c <Button1Press+0xa4>)
 800083e:	22c8      	movs	r2, #200	; 0xc8
 8000840:	601a      	str	r2, [r3, #0]
}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	20000004 	.word	0x20000004
 800084c:	20000000 	.word	0x20000000
 8000850:	20000008 	.word	0x20000008
 8000854:	40010800 	.word	0x40010800
 8000858:	2000000c 	.word	0x2000000c
 800085c:	20000020 	.word	0x20000020

08000860 <set_duration_main>:

void set_duration_main()
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
	KeyReg4 = KeyReg5;
 8000864:	4b2e      	ldr	r3, [pc, #184]	; (8000920 <set_duration_main+0xc0>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a2e      	ldr	r2, [pc, #184]	; (8000924 <set_duration_main+0xc4>)
 800086a:	6013      	str	r3, [r2, #0]
	KeyReg5 = KeyReg6;
 800086c:	4b2e      	ldr	r3, [pc, #184]	; (8000928 <set_duration_main+0xc8>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a2b      	ldr	r2, [pc, #172]	; (8000920 <set_duration_main+0xc0>)
 8000872:	6013      	str	r3, [r2, #0]
	KeyReg6 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000874:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000878:	482c      	ldr	r0, [pc, #176]	; (800092c <set_duration_main+0xcc>)
 800087a:	f002 f999 	bl	8002bb0 <HAL_GPIO_ReadPin>
 800087e:	4603      	mov	r3, r0
 8000880:	461a      	mov	r2, r3
 8000882:	4b29      	ldr	r3, [pc, #164]	; (8000928 <set_duration_main+0xc8>)
 8000884:	601a      	str	r2, [r3, #0]
	if((KeyReg4 == KeyReg5) &&(KeyReg5 == KeyReg6)){
 8000886:	4b27      	ldr	r3, [pc, #156]	; (8000924 <set_duration_main+0xc4>)
 8000888:	681a      	ldr	r2, [r3, #0]
 800088a:	4b25      	ldr	r3, [pc, #148]	; (8000920 <set_duration_main+0xc0>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	429a      	cmp	r2, r3
 8000890:	d143      	bne.n	800091a <set_duration_main+0xba>
 8000892:	4b23      	ldr	r3, [pc, #140]	; (8000920 <set_duration_main+0xc0>)
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	4b24      	ldr	r3, [pc, #144]	; (8000928 <set_duration_main+0xc8>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	429a      	cmp	r2, r3
 800089c:	d13d      	bne.n	800091a <set_duration_main+0xba>
		if(KeyReg7 != KeyReg6){
 800089e:	4b24      	ldr	r3, [pc, #144]	; (8000930 <set_duration_main+0xd0>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	4b21      	ldr	r3, [pc, #132]	; (8000928 <set_duration_main+0xc8>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d019      	beq.n	80008de <set_duration_main+0x7e>
			KeyReg7 = KeyReg6;
 80008aa:	4b1f      	ldr	r3, [pc, #124]	; (8000928 <set_duration_main+0xc8>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a20      	ldr	r2, [pc, #128]	; (8000930 <set_duration_main+0xd0>)
 80008b0:	6013      	str	r3, [r2, #0]
			if(KeyReg6 == PRESSED_STATE)
 80008b2:	4b1d      	ldr	r3, [pc, #116]	; (8000928 <set_duration_main+0xc8>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d12f      	bne.n	800091a <set_duration_main+0xba>
			{
				//TODO
				set_button2_flag();
 80008ba:	f7ff ff4d 	bl	8000758 <set_button2_flag>
				MAN_duration ++;
 80008be:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <set_duration_main+0xd4>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	3301      	adds	r3, #1
 80008c4:	4a1b      	ldr	r2, [pc, #108]	; (8000934 <set_duration_main+0xd4>)
 80008c6:	6013      	str	r3, [r2, #0]
				if(MAN_duration == 100) MAN_duration=0;	//reset if man_duaration ==100
 80008c8:	4b1a      	ldr	r3, [pc, #104]	; (8000934 <set_duration_main+0xd4>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	2b64      	cmp	r3, #100	; 0x64
 80008ce:	d102      	bne.n	80008d6 <set_duration_main+0x76>
 80008d0:	4b18      	ldr	r3, [pc, #96]	; (8000934 <set_duration_main+0xd4>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
				TimerForKeyPress = 200;
 80008d6:	4b18      	ldr	r3, [pc, #96]	; (8000938 <set_duration_main+0xd8>)
 80008d8:	22c8      	movs	r2, #200	; 0xc8
 80008da:	601a      	str	r2, [r3, #0]

			}

		}
	}
}
 80008dc:	e01d      	b.n	800091a <set_duration_main+0xba>
			TimerForKeyPress--;
 80008de:	4b16      	ldr	r3, [pc, #88]	; (8000938 <set_duration_main+0xd8>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	3b01      	subs	r3, #1
 80008e4:	4a14      	ldr	r2, [pc, #80]	; (8000938 <set_duration_main+0xd8>)
 80008e6:	6013      	str	r3, [r2, #0]
			if(TimerForKeyPress == 0){
 80008e8:	4b13      	ldr	r3, [pc, #76]	; (8000938 <set_duration_main+0xd8>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d114      	bne.n	800091a <set_duration_main+0xba>
				if(KeyReg6 == PRESSED_STATE)
 80008f0:	4b0d      	ldr	r3, [pc, #52]	; (8000928 <set_duration_main+0xc8>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d110      	bne.n	800091a <set_duration_main+0xba>
					set_button2_flag();
 80008f8:	f7ff ff2e 	bl	8000758 <set_button2_flag>
					MAN_duration ++;
 80008fc:	4b0d      	ldr	r3, [pc, #52]	; (8000934 <set_duration_main+0xd4>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	3301      	adds	r3, #1
 8000902:	4a0c      	ldr	r2, [pc, #48]	; (8000934 <set_duration_main+0xd4>)
 8000904:	6013      	str	r3, [r2, #0]
					if(MAN_duration == 100) MAN_duration=0;	//reset if man_duaration ==100
 8000906:	4b0b      	ldr	r3, [pc, #44]	; (8000934 <set_duration_main+0xd4>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2b64      	cmp	r3, #100	; 0x64
 800090c:	d102      	bne.n	8000914 <set_duration_main+0xb4>
 800090e:	4b09      	ldr	r3, [pc, #36]	; (8000934 <set_duration_main+0xd4>)
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
					TimerForKeyPress = 200;
 8000914:	4b08      	ldr	r3, [pc, #32]	; (8000938 <set_duration_main+0xd8>)
 8000916:	22c8      	movs	r2, #200	; 0xc8
 8000918:	601a      	str	r2, [r3, #0]
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20000014 	.word	0x20000014
 8000924:	20000010 	.word	0x20000010
 8000928:	20000018 	.word	0x20000018
 800092c:	40010800 	.word	0x40010800
 8000930:	2000001c 	.word	0x2000001c
 8000934:	2000006c 	.word	0x2000006c
 8000938:	20000020 	.word	0x20000020

0800093c <fsm_automatic_run>:
 *      Author: DELL
 */

#include "fsm_automatic.h"

void fsm_automatic_run(){
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	 switch (status){
 8000940:	4b71      	ldr	r3, [pc, #452]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	3b01      	subs	r3, #1
 8000946:	2b03      	cmp	r3, #3
 8000948:	f200 80d5 	bhi.w	8000af6 <fsm_automatic_run+0x1ba>
 800094c:	a201      	add	r2, pc, #4	; (adr r2, 8000954 <fsm_automatic_run+0x18>)
 800094e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000952:	bf00      	nop
 8000954:	08000965 	.word	0x08000965
 8000958:	080009ad 	.word	0x080009ad
 800095c:	08000a2b 	.word	0x08000a2b
 8000960:	08000a81 	.word	0x08000a81
	 case INIT:
		 clear();
 8000964:	f001 fb30 	bl	8001fc8 <clear>

		 status = AUTO_RED;
 8000968:	4b67      	ldr	r3, [pc, #412]	; (8000b08 <fsm_automatic_run+0x1cc>)
 800096a:	2202      	movs	r2, #2
 800096c:	601a      	str	r2, [r3, #0]
		 set_Timer1((int)(red_duration*100));
 800096e:	4b67      	ldr	r3, [pc, #412]	; (8000b0c <fsm_automatic_run+0x1d0>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4967      	ldr	r1, [pc, #412]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff fcf7 	bl	8000368 <__aeabi_fmul>
 800097a:	4603      	mov	r3, r0
 800097c:	4618      	mov	r0, r3
 800097e:	f7ff feb9 	bl	80006f4 <__aeabi_f2iz>
 8000982:	4603      	mov	r3, r0
 8000984:	4618      	mov	r0, r3
 8000986:	f001 fc7f 	bl	8002288 <set_Timer1>
		 set_Timer2((int)(green_duration*100));
 800098a:	4b62      	ldr	r3, [pc, #392]	; (8000b14 <fsm_automatic_run+0x1d8>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4960      	ldr	r1, [pc, #384]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff fce9 	bl	8000368 <__aeabi_fmul>
 8000996:	4603      	mov	r3, r0
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff feab 	bl	80006f4 <__aeabi_f2iz>
 800099e:	4603      	mov	r3, r0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f001 fc85 	bl	80022b0 <set_Timer2>
		 set_green_follow();
 80009a6:	f001 fa33 	bl	8001e10 <set_green_follow>

		 break;
 80009aa:	e0ab      	b.n	8000b04 <fsm_automatic_run+0x1c8>
	 case AUTO_RED:
		 set_red();
 80009ac:	f001 f9d8 	bl	8001d60 <set_red>
		 if(timer2_flag ==1)
 80009b0:	4b59      	ldr	r3, [pc, #356]	; (8000b18 <fsm_automatic_run+0x1dc>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d10f      	bne.n	80009d8 <fsm_automatic_run+0x9c>
		 {
			 set_yellow_follow();
 80009b8:	f001 fa40 	bl	8001e3c <set_yellow_follow>
			 set_Timer2((int)(yellow_duration*100));
 80009bc:	4b57      	ldr	r3, [pc, #348]	; (8000b1c <fsm_automatic_run+0x1e0>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4953      	ldr	r1, [pc, #332]	; (8000b10 <fsm_automatic_run+0x1d4>)
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff fcd0 	bl	8000368 <__aeabi_fmul>
 80009c8:	4603      	mov	r3, r0
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff fe92 	bl	80006f4 <__aeabi_f2iz>
 80009d0:	4603      	mov	r3, r0
 80009d2:	4618      	mov	r0, r3
 80009d4:	f001 fc6c 	bl	80022b0 <set_Timer2>
		 }
		 if(timer1_flag ==1)
 80009d8:	4b51      	ldr	r3, [pc, #324]	; (8000b20 <fsm_automatic_run+0x1e4>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d114      	bne.n	8000a0a <fsm_automatic_run+0xce>
		 {
			 status = AUTO_GREEN;
 80009e0:	4b49      	ldr	r3, [pc, #292]	; (8000b08 <fsm_automatic_run+0x1cc>)
 80009e2:	2203      	movs	r2, #3
 80009e4:	601a      	str	r2, [r3, #0]
			 set_Timer1((int)(green_duration*100));
 80009e6:	4b4b      	ldr	r3, [pc, #300]	; (8000b14 <fsm_automatic_run+0x1d8>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4949      	ldr	r1, [pc, #292]	; (8000b10 <fsm_automatic_run+0x1d4>)
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff fcbb 	bl	8000368 <__aeabi_fmul>
 80009f2:	4603      	mov	r3, r0
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fe7d 	bl	80006f4 <__aeabi_f2iz>
 80009fa:	4603      	mov	r3, r0
 80009fc:	4618      	mov	r0, r3
 80009fe:	f001 fc43 	bl	8002288 <set_Timer1>
			 reset_counter();				//for counting down time
 8000a02:	f000 f891 	bl	8000b28 <reset_counter>
			 reset_counter_follow();
 8000a06:	f000 f8ad 	bl	8000b64 <reset_counter_follow>
		 }
		 if(isButton1Pressed()==1)
 8000a0a:	f7ff fec3 	bl	8000794 <isButton1Pressed>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d172      	bne.n	8000afa <fsm_automatic_run+0x1be>
		 {
			 MAN_duration =0;
 8000a14:	4b43      	ldr	r3, [pc, #268]	; (8000b24 <fsm_automatic_run+0x1e8>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
			 status = MAN_INIT;
 8000a1a:	4b3b      	ldr	r3, [pc, #236]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000a1c:	220d      	movs	r2, #13
 8000a1e:	601a      	str	r2, [r3, #0]
			 set_Timer1(1000);
 8000a20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a24:	f001 fc30 	bl	8002288 <set_Timer1>
		 }
		 break;
 8000a28:	e067      	b.n	8000afa <fsm_automatic_run+0x1be>
	 case AUTO_GREEN:
		 set_green();
 8000a2a:	f001 f9af 	bl	8001d8c <set_green>
		 set_red_follow();
 8000a2e:	f001 f9d9 	bl	8001de4 <set_red_follow>
		 if(timer1_flag ==1)
 8000a32:	4b3b      	ldr	r3, [pc, #236]	; (8000b20 <fsm_automatic_run+0x1e4>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d112      	bne.n	8000a60 <fsm_automatic_run+0x124>
		 {

			 status = AUTO_YELLOW;
 8000a3a:	4b33      	ldr	r3, [pc, #204]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000a3c:	2204      	movs	r2, #4
 8000a3e:	601a      	str	r2, [r3, #0]
			 set_Timer1((int)(yellow_duration*100));
 8000a40:	4b36      	ldr	r3, [pc, #216]	; (8000b1c <fsm_automatic_run+0x1e0>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4932      	ldr	r1, [pc, #200]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff fc8e 	bl	8000368 <__aeabi_fmul>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff fe50 	bl	80006f4 <__aeabi_f2iz>
 8000a54:	4603      	mov	r3, r0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f001 fc16 	bl	8002288 <set_Timer1>
			 reset_counter();				//counting
 8000a5c:	f000 f864 	bl	8000b28 <reset_counter>
		 }
		 if(isButton1Pressed()==1)
 8000a60:	f7ff fe98 	bl	8000794 <isButton1Pressed>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d149      	bne.n	8000afe <fsm_automatic_run+0x1c2>
		 {
			 MAN_duration =0;
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	; (8000b24 <fsm_automatic_run+0x1e8>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
			 status = MAN_INIT;
 8000a70:	4b25      	ldr	r3, [pc, #148]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000a72:	220d      	movs	r2, #13
 8000a74:	601a      	str	r2, [r3, #0]
			 set_Timer1(1000);
 8000a76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a7a:	f001 fc05 	bl	8002288 <set_Timer1>
		 }

		 break;
 8000a7e:	e03e      	b.n	8000afe <fsm_automatic_run+0x1c2>
	 case AUTO_YELLOW:
		 set_yellow();
 8000a80:	f001 f99a 	bl	8001db8 <set_yellow>
		 set_red_follow();
 8000a84:	f001 f9ae 	bl	8001de4 <set_red_follow>
		 if(timer1_flag ==1)
 8000a88:	4b25      	ldr	r3, [pc, #148]	; (8000b20 <fsm_automatic_run+0x1e4>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d122      	bne.n	8000ad6 <fsm_automatic_run+0x19a>
		 {
			 status = AUTO_RED;
 8000a90:	4b1d      	ldr	r3, [pc, #116]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000a92:	2202      	movs	r2, #2
 8000a94:	601a      	str	r2, [r3, #0]
			 set_Timer1((int)(red_duration*100));
 8000a96:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <fsm_automatic_run+0x1d0>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	491d      	ldr	r1, [pc, #116]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff fc63 	bl	8000368 <__aeabi_fmul>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fe25 	bl	80006f4 <__aeabi_f2iz>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	4618      	mov	r0, r3
 8000aae:	f001 fbeb 	bl	8002288 <set_Timer1>
			 set_Timer2((int)(green_duration*100));
 8000ab2:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <fsm_automatic_run+0x1d8>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4916      	ldr	r1, [pc, #88]	; (8000b10 <fsm_automatic_run+0x1d4>)
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff fc55 	bl	8000368 <__aeabi_fmul>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff fe17 	bl	80006f4 <__aeabi_f2iz>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f001 fbf1 	bl	80022b0 <set_Timer2>
			 set_green_follow();
 8000ace:	f001 f99f 	bl	8001e10 <set_green_follow>
			 reset_counter();				//counting
 8000ad2:	f000 f829 	bl	8000b28 <reset_counter>
		 }
		 if(isButton1Pressed()==1)
 8000ad6:	f7ff fe5d 	bl	8000794 <isButton1Pressed>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d110      	bne.n	8000b02 <fsm_automatic_run+0x1c6>
		 {
			 MAN_duration =0;
 8000ae0:	4b10      	ldr	r3, [pc, #64]	; (8000b24 <fsm_automatic_run+0x1e8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
			 status = MAN_INIT;
 8000ae6:	4b08      	ldr	r3, [pc, #32]	; (8000b08 <fsm_automatic_run+0x1cc>)
 8000ae8:	220d      	movs	r2, #13
 8000aea:	601a      	str	r2, [r3, #0]
			 set_Timer1(1000);
 8000aec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000af0:	f001 fbca 	bl	8002288 <set_Timer1>
		 }
		 break;
 8000af4:	e005      	b.n	8000b02 <fsm_automatic_run+0x1c6>
	 default:
		 break;
 8000af6:	bf00      	nop
 8000af8:	e004      	b.n	8000b04 <fsm_automatic_run+0x1c8>
		 break;
 8000afa:	bf00      	nop
 8000afc:	e002      	b.n	8000b04 <fsm_automatic_run+0x1c8>
		 break;
 8000afe:	bf00      	nop
 8000b00:	e000      	b.n	8000b04 <fsm_automatic_run+0x1c8>
		 break;
 8000b02:	bf00      	nop
	 }
}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000068 	.word	0x20000068
 8000b0c:	20000024 	.word	0x20000024
 8000b10:	42c80000 	.word	0x42c80000
 8000b14:	20000028 	.word	0x20000028
 8000b18:	20000098 	.word	0x20000098
 8000b1c:	2000002c 	.word	0x2000002c
 8000b20:	20000090 	.word	0x20000090
 8000b24:	2000006c 	.word	0x2000006c

08000b28 <reset_counter>:
void reset_counter(){
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
	red_counter = red_duration;
 8000b2c:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <reset_counter+0x24>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a07      	ldr	r2, [pc, #28]	; (8000b50 <reset_counter+0x28>)
 8000b32:	6013      	str	r3, [r2, #0]
	green_counter=green_duration;
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <reset_counter+0x2c>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a07      	ldr	r2, [pc, #28]	; (8000b58 <reset_counter+0x30>)
 8000b3a:	6013      	str	r3, [r2, #0]
	yellow_counter=yellow_duration;
 8000b3c:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <reset_counter+0x34>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a07      	ldr	r2, [pc, #28]	; (8000b60 <reset_counter+0x38>)
 8000b42:	6013      	str	r3, [r2, #0]
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr
 8000b4c:	20000024 	.word	0x20000024
 8000b50:	20000078 	.word	0x20000078
 8000b54:	20000028 	.word	0x20000028
 8000b58:	2000007c 	.word	0x2000007c
 8000b5c:	2000002c 	.word	0x2000002c
 8000b60:	20000080 	.word	0x20000080

08000b64 <reset_counter_follow>:
void reset_counter_follow(){
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
	red_counter_1 = red_duration;
 8000b68:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <reset_counter_follow+0x24>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a07      	ldr	r2, [pc, #28]	; (8000b8c <reset_counter_follow+0x28>)
 8000b6e:	6013      	str	r3, [r2, #0]
	green_counter_1=green_duration;
 8000b70:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <reset_counter_follow+0x2c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a07      	ldr	r2, [pc, #28]	; (8000b94 <reset_counter_follow+0x30>)
 8000b76:	6013      	str	r3, [r2, #0]
	yellow_counter_1=yellow_duration;
 8000b78:	4b07      	ldr	r3, [pc, #28]	; (8000b98 <reset_counter_follow+0x34>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a07      	ldr	r2, [pc, #28]	; (8000b9c <reset_counter_follow+0x38>)
 8000b7e:	6013      	str	r3, [r2, #0]
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr
 8000b88:	20000024 	.word	0x20000024
 8000b8c:	20000084 	.word	0x20000084
 8000b90:	20000028 	.word	0x20000028
 8000b94:	20000088 	.word	0x20000088
 8000b98:	2000002c 	.word	0x2000002c
 8000b9c:	2000008c 	.word	0x2000008c

08000ba0 <traffic_7Segment_led>:
void traffic_7Segment_led(){
 8000ba0:	b598      	push	{r3, r4, r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
	switch(status){
 8000ba4:	4b8b      	ldr	r3, [pc, #556]	; (8000dd4 <traffic_7Segment_led+0x234>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	2b03      	cmp	r3, #3
 8000bac:	f200 8108 	bhi.w	8000dc0 <traffic_7Segment_led+0x220>
 8000bb0:	a201      	add	r2, pc, #4	; (adr r2, 8000bb8 <traffic_7Segment_led+0x18>)
 8000bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb6:	bf00      	nop
 8000bb8:	08000bc9 	.word	0x08000bc9
 8000bbc:	08000bd5 	.word	0x08000bd5
 8000bc0:	08000c7b 	.word	0x08000c7b
 8000bc4:	08000d1f 	.word	0x08000d1f
	case INIT:
		timer3_flag=1;			//7segment
 8000bc8:	4b83      	ldr	r3, [pc, #524]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	601a      	str	r2, [r3, #0]
		reset_counter();
 8000bce:	f7ff ffab 	bl	8000b28 <reset_counter>
		break;
 8000bd2:	e0fc      	b.n	8000dce <traffic_7Segment_led+0x22e>
	case AUTO_RED:
		if(timer3_flag==1 && led ==0){
 8000bd4:	4b80      	ldr	r3, [pc, #512]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d11b      	bne.n	8000c14 <traffic_7Segment_led+0x74>
 8000bdc:	4b7f      	ldr	r3, [pc, #508]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d117      	bne.n	8000c14 <traffic_7Segment_led+0x74>
			set_7Segment_1(led, red_counter/10);
 8000be4:	4b7d      	ldr	r3, [pc, #500]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000be6:	681c      	ldr	r4, [r3, #0]
 8000be8:	4b7d      	ldr	r3, [pc, #500]	; (8000de0 <traffic_7Segment_led+0x240>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	497d      	ldr	r1, [pc, #500]	; (8000de4 <traffic_7Segment_led+0x244>)
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff fc6e 	bl	80004d0 <__aeabi_fdiv>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff fd7c 	bl	80006f4 <__aeabi_f2iz>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4620      	mov	r0, r4
 8000c02:	f000 fefd 	bl	8001a00 <set_7Segment_1>
			led = 1;
 8000c06:	4b75      	ldr	r3, [pc, #468]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000c0c:	2032      	movs	r0, #50	; 0x32
 8000c0e:	f001 fb63 	bl	80022d8 <set_Timer3>
			red_counter--;
			led =0;
			set_Timer3(50);
		}

		break;
 8000c12:	e0d7      	b.n	8000dc4 <traffic_7Segment_led+0x224>
		else if(timer3_flag==1 && led ==1){
 8000c14:	4b70      	ldr	r3, [pc, #448]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	f040 80d3 	bne.w	8000dc4 <traffic_7Segment_led+0x224>
 8000c1e:	4b6f      	ldr	r3, [pc, #444]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	f040 80ce 	bne.w	8000dc4 <traffic_7Segment_led+0x224>
			set_7Segment_1(led, (int)red_counter%10);
 8000c28:	4b6c      	ldr	r3, [pc, #432]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c2a:	681c      	ldr	r4, [r3, #0]
 8000c2c:	4b6c      	ldr	r3, [pc, #432]	; (8000de0 <traffic_7Segment_led+0x240>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fd5f 	bl	80006f4 <__aeabi_f2iz>
 8000c36:	4601      	mov	r1, r0
 8000c38:	4b6b      	ldr	r3, [pc, #428]	; (8000de8 <traffic_7Segment_led+0x248>)
 8000c3a:	fb83 2301 	smull	r2, r3, r3, r1
 8000c3e:	109a      	asrs	r2, r3, #2
 8000c40:	17cb      	asrs	r3, r1, #31
 8000c42:	1ad2      	subs	r2, r2, r3
 8000c44:	4613      	mov	r3, r2
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	4413      	add	r3, r2
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	1aca      	subs	r2, r1, r3
 8000c4e:	4611      	mov	r1, r2
 8000c50:	4620      	mov	r0, r4
 8000c52:	f000 fed5 	bl	8001a00 <set_7Segment_1>
			red_counter--;
 8000c56:	4b62      	ldr	r3, [pc, #392]	; (8000de0 <traffic_7Segment_led+0x240>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fa78 	bl	8000154 <__aeabi_fsub>
 8000c64:	4603      	mov	r3, r0
 8000c66:	461a      	mov	r2, r3
 8000c68:	4b5d      	ldr	r3, [pc, #372]	; (8000de0 <traffic_7Segment_led+0x240>)
 8000c6a:	601a      	str	r2, [r3, #0]
			led =0;
 8000c6c:	4b5b      	ldr	r3, [pc, #364]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000c72:	2032      	movs	r0, #50	; 0x32
 8000c74:	f001 fb30 	bl	80022d8 <set_Timer3>
		break;
 8000c78:	e0a4      	b.n	8000dc4 <traffic_7Segment_led+0x224>
	case AUTO_GREEN:
		if(timer3_flag==1 && led ==0){
 8000c7a:	4b57      	ldr	r3, [pc, #348]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2b01      	cmp	r3, #1
 8000c80:	d11b      	bne.n	8000cba <traffic_7Segment_led+0x11a>
 8000c82:	4b56      	ldr	r3, [pc, #344]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d117      	bne.n	8000cba <traffic_7Segment_led+0x11a>
			set_7Segment_1(led, green_counter/10);
 8000c8a:	4b54      	ldr	r3, [pc, #336]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000c8c:	681c      	ldr	r4, [r3, #0]
 8000c8e:	4b57      	ldr	r3, [pc, #348]	; (8000dec <traffic_7Segment_led+0x24c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4954      	ldr	r1, [pc, #336]	; (8000de4 <traffic_7Segment_led+0x244>)
 8000c94:	4618      	mov	r0, r3
 8000c96:	f7ff fc1b 	bl	80004d0 <__aeabi_fdiv>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff fd29 	bl	80006f4 <__aeabi_f2iz>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4620      	mov	r0, r4
 8000ca8:	f000 feaa 	bl	8001a00 <set_7Segment_1>
			led = 1;
 8000cac:	4b4b      	ldr	r3, [pc, #300]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000cb2:	2032      	movs	r0, #50	; 0x32
 8000cb4:	f001 fb10 	bl	80022d8 <set_Timer3>
			green_counter--;
			led = 0;
			set_Timer3(50);
		}

		break;
 8000cb8:	e086      	b.n	8000dc8 <traffic_7Segment_led+0x228>
		else if(timer3_flag==1 && led ==1){
 8000cba:	4b47      	ldr	r3, [pc, #284]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	f040 8082 	bne.w	8000dc8 <traffic_7Segment_led+0x228>
 8000cc4:	4b45      	ldr	r3, [pc, #276]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b01      	cmp	r3, #1
 8000cca:	d17d      	bne.n	8000dc8 <traffic_7Segment_led+0x228>
			set_7Segment_1(led, (int)green_counter%10);
 8000ccc:	4b43      	ldr	r3, [pc, #268]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000cce:	681c      	ldr	r4, [r3, #0]
 8000cd0:	4b46      	ldr	r3, [pc, #280]	; (8000dec <traffic_7Segment_led+0x24c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff fd0d 	bl	80006f4 <__aeabi_f2iz>
 8000cda:	4601      	mov	r1, r0
 8000cdc:	4b42      	ldr	r3, [pc, #264]	; (8000de8 <traffic_7Segment_led+0x248>)
 8000cde:	fb83 2301 	smull	r2, r3, r3, r1
 8000ce2:	109a      	asrs	r2, r3, #2
 8000ce4:	17cb      	asrs	r3, r1, #31
 8000ce6:	1ad2      	subs	r2, r2, r3
 8000ce8:	4613      	mov	r3, r2
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	1aca      	subs	r2, r1, r3
 8000cf2:	4611      	mov	r1, r2
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f000 fe83 	bl	8001a00 <set_7Segment_1>
			green_counter--;
 8000cfa:	4b3c      	ldr	r3, [pc, #240]	; (8000dec <traffic_7Segment_led+0x24c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fa26 	bl	8000154 <__aeabi_fsub>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	4b37      	ldr	r3, [pc, #220]	; (8000dec <traffic_7Segment_led+0x24c>)
 8000d0e:	601a      	str	r2, [r3, #0]
			led = 0;
 8000d10:	4b32      	ldr	r3, [pc, #200]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000d16:	2032      	movs	r0, #50	; 0x32
 8000d18:	f001 fade 	bl	80022d8 <set_Timer3>
		break;
 8000d1c:	e054      	b.n	8000dc8 <traffic_7Segment_led+0x228>
	case AUTO_YELLOW:
		if(timer3_flag==1 && led ==0){
 8000d1e:	4b2e      	ldr	r3, [pc, #184]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d11b      	bne.n	8000d5e <traffic_7Segment_led+0x1be>
 8000d26:	4b2d      	ldr	r3, [pc, #180]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d117      	bne.n	8000d5e <traffic_7Segment_led+0x1be>
			set_7Segment_1(led, yellow_counter/10);
 8000d2e:	4b2b      	ldr	r3, [pc, #172]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d30:	681c      	ldr	r4, [r3, #0]
 8000d32:	4b2f      	ldr	r3, [pc, #188]	; (8000df0 <traffic_7Segment_led+0x250>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	492b      	ldr	r1, [pc, #172]	; (8000de4 <traffic_7Segment_led+0x244>)
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f7ff fbc9 	bl	80004d0 <__aeabi_fdiv>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fcd7 	bl	80006f4 <__aeabi_f2iz>
 8000d46:	4603      	mov	r3, r0
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4620      	mov	r0, r4
 8000d4c:	f000 fe58 	bl	8001a00 <set_7Segment_1>
			led = 1;
 8000d50:	4b22      	ldr	r3, [pc, #136]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000d56:	2032      	movs	r0, #50	; 0x32
 8000d58:	f001 fabe 	bl	80022d8 <set_Timer3>
			yellow_counter--;
			led = 0;
			set_Timer3(50);
		}

		break;
 8000d5c:	e036      	b.n	8000dcc <traffic_7Segment_led+0x22c>
		else if(timer3_flag==1 && led ==1){
 8000d5e:	4b1e      	ldr	r3, [pc, #120]	; (8000dd8 <traffic_7Segment_led+0x238>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d132      	bne.n	8000dcc <traffic_7Segment_led+0x22c>
 8000d66:	4b1d      	ldr	r3, [pc, #116]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d12e      	bne.n	8000dcc <traffic_7Segment_led+0x22c>
			set_7Segment_1(led, (int)yellow_counter%10);
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000d70:	681c      	ldr	r4, [r3, #0]
 8000d72:	4b1f      	ldr	r3, [pc, #124]	; (8000df0 <traffic_7Segment_led+0x250>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff fcbc 	bl	80006f4 <__aeabi_f2iz>
 8000d7c:	4601      	mov	r1, r0
 8000d7e:	4b1a      	ldr	r3, [pc, #104]	; (8000de8 <traffic_7Segment_led+0x248>)
 8000d80:	fb83 2301 	smull	r2, r3, r3, r1
 8000d84:	109a      	asrs	r2, r3, #2
 8000d86:	17cb      	asrs	r3, r1, #31
 8000d88:	1ad2      	subs	r2, r2, r3
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	005b      	lsls	r3, r3, #1
 8000d92:	1aca      	subs	r2, r1, r3
 8000d94:	4611      	mov	r1, r2
 8000d96:	4620      	mov	r0, r4
 8000d98:	f000 fe32 	bl	8001a00 <set_7Segment_1>
			yellow_counter--;
 8000d9c:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <traffic_7Segment_led+0x250>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff f9d5 	bl	8000154 <__aeabi_fsub>
 8000daa:	4603      	mov	r3, r0
 8000dac:	461a      	mov	r2, r3
 8000dae:	4b10      	ldr	r3, [pc, #64]	; (8000df0 <traffic_7Segment_led+0x250>)
 8000db0:	601a      	str	r2, [r3, #0]
			led = 0;
 8000db2:	4b0a      	ldr	r3, [pc, #40]	; (8000ddc <traffic_7Segment_led+0x23c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
			set_Timer3(50);
 8000db8:	2032      	movs	r0, #50	; 0x32
 8000dba:	f001 fa8d 	bl	80022d8 <set_Timer3>
		break;
 8000dbe:	e005      	b.n	8000dcc <traffic_7Segment_led+0x22c>
	default:
		break;
 8000dc0:	bf00      	nop
 8000dc2:	e004      	b.n	8000dce <traffic_7Segment_led+0x22e>
		break;
 8000dc4:	bf00      	nop
 8000dc6:	e002      	b.n	8000dce <traffic_7Segment_led+0x22e>
		break;
 8000dc8:	bf00      	nop
 8000dca:	e000      	b.n	8000dce <traffic_7Segment_led+0x22e>
		break;
 8000dcc:	bf00      	nop
	}
}
 8000dce:	bf00      	nop
 8000dd0:	bd98      	pop	{r3, r4, r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	20000068 	.word	0x20000068
 8000dd8:	200000a0 	.word	0x200000a0
 8000ddc:	20000070 	.word	0x20000070
 8000de0:	20000078 	.word	0x20000078
 8000de4:	41200000 	.word	0x41200000
 8000de8:	66666667 	.word	0x66666667
 8000dec:	2000007c 	.word	0x2000007c
 8000df0:	20000080 	.word	0x20000080

08000df4 <traffic_7Segment_led1>:
void traffic_7Segment_led1(){
 8000df4:	b598      	push	{r3, r4, r7, lr}
 8000df6:	af00      	add	r7, sp, #0
	switch(status){
 8000df8:	4b9d      	ldr	r3, [pc, #628]	; (8001070 <traffic_7Segment_led1+0x27c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	3b01      	subs	r3, #1
 8000dfe:	2b03      	cmp	r3, #3
 8000e00:	f200 8177 	bhi.w	80010f2 <traffic_7Segment_led1+0x2fe>
 8000e04:	a201      	add	r2, pc, #4	; (adr r2, 8000e0c <traffic_7Segment_led1+0x18>)
 8000e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e0a:	bf00      	nop
 8000e0c:	08000e1d 	.word	0x08000e1d
 8000e10:	08000e29 	.word	0x08000e29
 8000e14:	08000f8b 	.word	0x08000f8b
 8000e18:	08001031 	.word	0x08001031
		case INIT:
			timer4_flag=1;			//timer for led 7 segment admin
 8000e1c:	4b95      	ldr	r3, [pc, #596]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	601a      	str	r2, [r3, #0]
			reset_counter_follow();
 8000e22:	f7ff fe9f 	bl	8000b64 <reset_counter_follow>
			break;
 8000e26:	e16b      	b.n	8001100 <traffic_7Segment_led1+0x30c>
		case AUTO_RED:
			if(green_counter_1<0){
 8000e28:	4b93      	ldr	r3, [pc, #588]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f04f 0100 	mov.w	r1, #0
 8000e30:	4618      	mov	r0, r3
 8000e32:	f7ff fc37 	bl	80006a4 <__aeabi_fcmplt>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d052      	beq.n	8000ee2 <traffic_7Segment_led1+0xee>
				if(timer4_flag==1 && led1 ==0){		//yellow follow led
 8000e3c:	4b8d      	ldr	r3, [pc, #564]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d11b      	bne.n	8000e7c <traffic_7Segment_led1+0x88>
 8000e44:	4b8d      	ldr	r3, [pc, #564]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d117      	bne.n	8000e7c <traffic_7Segment_led1+0x88>
					set_7Segment_2(led1, yellow_counter_1/10);
 8000e4c:	4b8b      	ldr	r3, [pc, #556]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e4e:	681c      	ldr	r4, [r3, #0]
 8000e50:	4b8b      	ldr	r3, [pc, #556]	; (8001080 <traffic_7Segment_led1+0x28c>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	498b      	ldr	r1, [pc, #556]	; (8001084 <traffic_7Segment_led1+0x290>)
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fb3a 	bl	80004d0 <__aeabi_fdiv>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fc48 	bl	80006f4 <__aeabi_f2iz>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4619      	mov	r1, r3
 8000e68:	4620      	mov	r0, r4
 8000e6a:	f000 fbd1 	bl	8001610 <set_7Segment_2>
					led1 = 1;
 8000e6e:	4b83      	ldr	r3, [pc, #524]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e70:	2201      	movs	r2, #1
 8000e72:	601a      	str	r2, [r3, #0]
					set_Timer4(50);
 8000e74:	2032      	movs	r0, #50	; 0x32
 8000e76:	f001 fa43 	bl	8002300 <set_Timer4>
 8000e7a:	e085      	b.n	8000f88 <traffic_7Segment_led1+0x194>
				}
				else if(timer4_flag==1 && led1 ==1){
 8000e7c:	4b7d      	ldr	r3, [pc, #500]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	f040 8138 	bne.w	80010f6 <traffic_7Segment_led1+0x302>
 8000e86:	4b7d      	ldr	r3, [pc, #500]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	f040 8133 	bne.w	80010f6 <traffic_7Segment_led1+0x302>
					set_7Segment_2(led1, (int)yellow_counter_1%10);
 8000e90:	4b7a      	ldr	r3, [pc, #488]	; (800107c <traffic_7Segment_led1+0x288>)
 8000e92:	681c      	ldr	r4, [r3, #0]
 8000e94:	4b7a      	ldr	r3, [pc, #488]	; (8001080 <traffic_7Segment_led1+0x28c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fc2b 	bl	80006f4 <__aeabi_f2iz>
 8000e9e:	4601      	mov	r1, r0
 8000ea0:	4b79      	ldr	r3, [pc, #484]	; (8001088 <traffic_7Segment_led1+0x294>)
 8000ea2:	fb83 2301 	smull	r2, r3, r3, r1
 8000ea6:	109a      	asrs	r2, r3, #2
 8000ea8:	17cb      	asrs	r3, r1, #31
 8000eaa:	1ad2      	subs	r2, r2, r3
 8000eac:	4613      	mov	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	1aca      	subs	r2, r1, r3
 8000eb6:	4611      	mov	r1, r2
 8000eb8:	4620      	mov	r0, r4
 8000eba:	f000 fba9 	bl	8001610 <set_7Segment_2>
					yellow_counter_1--;
 8000ebe:	4b70      	ldr	r3, [pc, #448]	; (8001080 <traffic_7Segment_led1+0x28c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff f944 	bl	8000154 <__aeabi_fsub>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	461a      	mov	r2, r3
 8000ed0:	4b6b      	ldr	r3, [pc, #428]	; (8001080 <traffic_7Segment_led1+0x28c>)
 8000ed2:	601a      	str	r2, [r3, #0]
					led1 =0;
 8000ed4:	4b69      	ldr	r3, [pc, #420]	; (800107c <traffic_7Segment_led1+0x288>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	601a      	str	r2, [r3, #0]
					set_Timer4(50);
 8000eda:	2032      	movs	r0, #50	; 0x32
 8000edc:	f001 fa10 	bl	8002300 <set_Timer4>
				set_7Segment_2(led1, (int)green_counter_1%10);
				green_counter_1--;
				led1 =0;
				set_Timer4(50);
			}
			break;
 8000ee0:	e109      	b.n	80010f6 <traffic_7Segment_led1+0x302>
			else if(timer4_flag==1 && led1 ==0){		//green follow led
 8000ee2:	4b64      	ldr	r3, [pc, #400]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d11b      	bne.n	8000f22 <traffic_7Segment_led1+0x12e>
 8000eea:	4b64      	ldr	r3, [pc, #400]	; (800107c <traffic_7Segment_led1+0x288>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d117      	bne.n	8000f22 <traffic_7Segment_led1+0x12e>
				set_7Segment_2(led1, green_counter_1/10);
 8000ef2:	4b62      	ldr	r3, [pc, #392]	; (800107c <traffic_7Segment_led1+0x288>)
 8000ef4:	681c      	ldr	r4, [r3, #0]
 8000ef6:	4b60      	ldr	r3, [pc, #384]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4962      	ldr	r1, [pc, #392]	; (8001084 <traffic_7Segment_led1+0x290>)
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fae7 	bl	80004d0 <__aeabi_fdiv>
 8000f02:	4603      	mov	r3, r0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fbf5 	bl	80006f4 <__aeabi_f2iz>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4620      	mov	r0, r4
 8000f10:	f000 fb7e 	bl	8001610 <set_7Segment_2>
				led1 = 1;
 8000f14:	4b59      	ldr	r3, [pc, #356]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8000f1a:	2032      	movs	r0, #50	; 0x32
 8000f1c:	f001 f9f0 	bl	8002300 <set_Timer4>
 8000f20:	e032      	b.n	8000f88 <traffic_7Segment_led1+0x194>
			else if(timer4_flag==1 && led1 ==1){
 8000f22:	4b54      	ldr	r3, [pc, #336]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	f040 80e5 	bne.w	80010f6 <traffic_7Segment_led1+0x302>
 8000f2c:	4b53      	ldr	r3, [pc, #332]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	f040 80e0 	bne.w	80010f6 <traffic_7Segment_led1+0x302>
				set_7Segment_2(led1, (int)green_counter_1%10);
 8000f36:	4b51      	ldr	r3, [pc, #324]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f38:	681c      	ldr	r4, [r3, #0]
 8000f3a:	4b4f      	ldr	r3, [pc, #316]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff fbd8 	bl	80006f4 <__aeabi_f2iz>
 8000f44:	4601      	mov	r1, r0
 8000f46:	4b50      	ldr	r3, [pc, #320]	; (8001088 <traffic_7Segment_led1+0x294>)
 8000f48:	fb83 2301 	smull	r2, r3, r3, r1
 8000f4c:	109a      	asrs	r2, r3, #2
 8000f4e:	17cb      	asrs	r3, r1, #31
 8000f50:	1ad2      	subs	r2, r2, r3
 8000f52:	4613      	mov	r3, r2
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	4413      	add	r3, r2
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	1aca      	subs	r2, r1, r3
 8000f5c:	4611      	mov	r1, r2
 8000f5e:	4620      	mov	r0, r4
 8000f60:	f000 fb56 	bl	8001610 <set_7Segment_2>
				green_counter_1--;
 8000f64:	4b44      	ldr	r3, [pc, #272]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff f8f1 	bl	8000154 <__aeabi_fsub>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b40      	ldr	r3, [pc, #256]	; (8001078 <traffic_7Segment_led1+0x284>)
 8000f78:	601a      	str	r2, [r3, #0]
				led1 =0;
 8000f7a:	4b40      	ldr	r3, [pc, #256]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8000f80:	2032      	movs	r0, #50	; 0x32
 8000f82:	f001 f9bd 	bl	8002300 <set_Timer4>
			break;
 8000f86:	e0b6      	b.n	80010f6 <traffic_7Segment_led1+0x302>
 8000f88:	e0b5      	b.n	80010f6 <traffic_7Segment_led1+0x302>
		case AUTO_GREEN:
			if(timer4_flag==1 && led1 ==0){
 8000f8a:	4b3a      	ldr	r3, [pc, #232]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d11b      	bne.n	8000fca <traffic_7Segment_led1+0x1d6>
 8000f92:	4b3a      	ldr	r3, [pc, #232]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d117      	bne.n	8000fca <traffic_7Segment_led1+0x1d6>
				set_7Segment_2(led1, red_counter_1/10);
 8000f9a:	4b38      	ldr	r3, [pc, #224]	; (800107c <traffic_7Segment_led1+0x288>)
 8000f9c:	681c      	ldr	r4, [r3, #0]
 8000f9e:	4b3b      	ldr	r3, [pc, #236]	; (800108c <traffic_7Segment_led1+0x298>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4938      	ldr	r1, [pc, #224]	; (8001084 <traffic_7Segment_led1+0x290>)
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fa93 	bl	80004d0 <__aeabi_fdiv>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fba1 	bl	80006f4 <__aeabi_f2iz>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4620      	mov	r0, r4
 8000fb8:	f000 fb2a 	bl	8001610 <set_7Segment_2>
				led1 = 1;
 8000fbc:	4b2f      	ldr	r3, [pc, #188]	; (800107c <traffic_7Segment_led1+0x288>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8000fc2:	2032      	movs	r0, #50	; 0x32
 8000fc4:	f001 f99c 	bl	8002300 <set_Timer4>
				set_7Segment_2(led1, (int)red_counter_1%10);
				red_counter_1--;
				led1 = 0;
				set_Timer4(50);
			}
			break;
 8000fc8:	e097      	b.n	80010fa <traffic_7Segment_led1+0x306>
			else if(timer4_flag==1 && led1 ==1){
 8000fca:	4b2a      	ldr	r3, [pc, #168]	; (8001074 <traffic_7Segment_led1+0x280>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	f040 8093 	bne.w	80010fa <traffic_7Segment_led1+0x306>
 8000fd4:	4b29      	ldr	r3, [pc, #164]	; (800107c <traffic_7Segment_led1+0x288>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	f040 808e 	bne.w	80010fa <traffic_7Segment_led1+0x306>
				set_7Segment_2(led1, (int)red_counter_1%10);
 8000fde:	4b27      	ldr	r3, [pc, #156]	; (800107c <traffic_7Segment_led1+0x288>)
 8000fe0:	681c      	ldr	r4, [r3, #0]
 8000fe2:	4b2a      	ldr	r3, [pc, #168]	; (800108c <traffic_7Segment_led1+0x298>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff fb84 	bl	80006f4 <__aeabi_f2iz>
 8000fec:	4601      	mov	r1, r0
 8000fee:	4b26      	ldr	r3, [pc, #152]	; (8001088 <traffic_7Segment_led1+0x294>)
 8000ff0:	fb83 2301 	smull	r2, r3, r3, r1
 8000ff4:	109a      	asrs	r2, r3, #2
 8000ff6:	17cb      	asrs	r3, r1, #31
 8000ff8:	1ad2      	subs	r2, r2, r3
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	4413      	add	r3, r2
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	1aca      	subs	r2, r1, r3
 8001004:	4611      	mov	r1, r2
 8001006:	4620      	mov	r0, r4
 8001008:	f000 fb02 	bl	8001610 <set_7Segment_2>
				red_counter_1--;
 800100c:	4b1f      	ldr	r3, [pc, #124]	; (800108c <traffic_7Segment_led1+0x298>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff f89d 	bl	8000154 <__aeabi_fsub>
 800101a:	4603      	mov	r3, r0
 800101c:	461a      	mov	r2, r3
 800101e:	4b1b      	ldr	r3, [pc, #108]	; (800108c <traffic_7Segment_led1+0x298>)
 8001020:	601a      	str	r2, [r3, #0]
				led1 = 0;
 8001022:	4b16      	ldr	r3, [pc, #88]	; (800107c <traffic_7Segment_led1+0x288>)
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8001028:	2032      	movs	r0, #50	; 0x32
 800102a:	f001 f969 	bl	8002300 <set_Timer4>
			break;
 800102e:	e064      	b.n	80010fa <traffic_7Segment_led1+0x306>
		case AUTO_YELLOW:
			if(timer4_flag==1 && led1 ==0){
 8001030:	4b10      	ldr	r3, [pc, #64]	; (8001074 <traffic_7Segment_led1+0x280>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d12b      	bne.n	8001090 <traffic_7Segment_led1+0x29c>
 8001038:	4b10      	ldr	r3, [pc, #64]	; (800107c <traffic_7Segment_led1+0x288>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d127      	bne.n	8001090 <traffic_7Segment_led1+0x29c>
				set_7Segment_2(led1, red_counter_1/10);
 8001040:	4b0e      	ldr	r3, [pc, #56]	; (800107c <traffic_7Segment_led1+0x288>)
 8001042:	681c      	ldr	r4, [r3, #0]
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <traffic_7Segment_led1+0x298>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	490e      	ldr	r1, [pc, #56]	; (8001084 <traffic_7Segment_led1+0x290>)
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fa40 	bl	80004d0 <__aeabi_fdiv>
 8001050:	4603      	mov	r3, r0
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fb4e 	bl	80006f4 <__aeabi_f2iz>
 8001058:	4603      	mov	r3, r0
 800105a:	4619      	mov	r1, r3
 800105c:	4620      	mov	r0, r4
 800105e:	f000 fad7 	bl	8001610 <set_7Segment_2>
				led1 = 1;
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <traffic_7Segment_led1+0x288>)
 8001064:	2201      	movs	r2, #1
 8001066:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 8001068:	2032      	movs	r0, #50	; 0x32
 800106a:	f001 f949 	bl	8002300 <set_Timer4>
				set_7Segment_2(led1, (int)red_counter_1%10);
				red_counter_1--;
				led1 = 0;
				set_Timer4(50);
			}
			break;
 800106e:	e046      	b.n	80010fe <traffic_7Segment_led1+0x30a>
 8001070:	20000068 	.word	0x20000068
 8001074:	200000a8 	.word	0x200000a8
 8001078:	20000088 	.word	0x20000088
 800107c:	20000074 	.word	0x20000074
 8001080:	2000008c 	.word	0x2000008c
 8001084:	41200000 	.word	0x41200000
 8001088:	66666667 	.word	0x66666667
 800108c:	20000084 	.word	0x20000084
			else if(timer4_flag==1 && led1 ==1){
 8001090:	4b1c      	ldr	r3, [pc, #112]	; (8001104 <traffic_7Segment_led1+0x310>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d132      	bne.n	80010fe <traffic_7Segment_led1+0x30a>
 8001098:	4b1b      	ldr	r3, [pc, #108]	; (8001108 <traffic_7Segment_led1+0x314>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b01      	cmp	r3, #1
 800109e:	d12e      	bne.n	80010fe <traffic_7Segment_led1+0x30a>
				set_7Segment_2(led1, (int)red_counter_1%10);
 80010a0:	4b19      	ldr	r3, [pc, #100]	; (8001108 <traffic_7Segment_led1+0x314>)
 80010a2:	681c      	ldr	r4, [r3, #0]
 80010a4:	4b19      	ldr	r3, [pc, #100]	; (800110c <traffic_7Segment_led1+0x318>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fb23 	bl	80006f4 <__aeabi_f2iz>
 80010ae:	4601      	mov	r1, r0
 80010b0:	4b17      	ldr	r3, [pc, #92]	; (8001110 <traffic_7Segment_led1+0x31c>)
 80010b2:	fb83 2301 	smull	r2, r3, r3, r1
 80010b6:	109a      	asrs	r2, r3, #2
 80010b8:	17cb      	asrs	r3, r1, #31
 80010ba:	1ad2      	subs	r2, r2, r3
 80010bc:	4613      	mov	r3, r2
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	4413      	add	r3, r2
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	1aca      	subs	r2, r1, r3
 80010c6:	4611      	mov	r1, r2
 80010c8:	4620      	mov	r0, r4
 80010ca:	f000 faa1 	bl	8001610 <set_7Segment_2>
				red_counter_1--;
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <traffic_7Segment_led1+0x318>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff f83c 	bl	8000154 <__aeabi_fsub>
 80010dc:	4603      	mov	r3, r0
 80010de:	461a      	mov	r2, r3
 80010e0:	4b0a      	ldr	r3, [pc, #40]	; (800110c <traffic_7Segment_led1+0x318>)
 80010e2:	601a      	str	r2, [r3, #0]
				led1 = 0;
 80010e4:	4b08      	ldr	r3, [pc, #32]	; (8001108 <traffic_7Segment_led1+0x314>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
				set_Timer4(50);
 80010ea:	2032      	movs	r0, #50	; 0x32
 80010ec:	f001 f908 	bl	8002300 <set_Timer4>
			break;
 80010f0:	e005      	b.n	80010fe <traffic_7Segment_led1+0x30a>
		default:
			break;
 80010f2:	bf00      	nop
 80010f4:	e004      	b.n	8001100 <traffic_7Segment_led1+0x30c>
			break;
 80010f6:	bf00      	nop
 80010f8:	e002      	b.n	8001100 <traffic_7Segment_led1+0x30c>
			break;
 80010fa:	bf00      	nop
 80010fc:	e000      	b.n	8001100 <traffic_7Segment_led1+0x30c>
			break;
 80010fe:	bf00      	nop
	}
}
 8001100:	bf00      	nop
 8001102:	bd98      	pop	{r3, r4, r7, pc}
 8001104:	200000a8 	.word	0x200000a8
 8001108:	20000074 	.word	0x20000074
 800110c:	20000084 	.word	0x20000084
 8001110:	66666667 	.word	0x66666667

08001114 <fsm_manual_run>:


#include"fsm_manual.h"
#include"fsm_automatic.h"

void fsm_manual_run(){
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
	switch(status){
 8001118:	4b92      	ldr	r3, [pc, #584]	; (8001364 <fsm_manual_run+0x250>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	3b0d      	subs	r3, #13
 800111e:	2b03      	cmp	r3, #3
 8001120:	f200 8115 	bhi.w	800134e <fsm_manual_run+0x23a>
 8001124:	a201      	add	r2, pc, #4	; (adr r2, 800112c <fsm_manual_run+0x18>)
 8001126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800112a:	bf00      	nop
 800112c:	0800113d 	.word	0x0800113d
 8001130:	0800119b 	.word	0x0800119b
 8001134:	0800122f 	.word	0x0800122f
 8001138:	080012bf 	.word	0x080012bf
		case MAN_INIT:
			clear();
 800113c:	f000 ff44 	bl	8001fc8 <clear>
			clear_follow();
 8001140:	f000 ff58 	bl	8001ff4 <clear_follow>
			set_7segled_mode(1);
 8001144:	2001      	movs	r0, #1
 8001146:	f000 ff6b 	bl	8002020 <set_7segled_mode>
			if(isButton1Pressed()==1){
 800114a:	f7ff fb23 	bl	8000794 <isButton1Pressed>
 800114e:	4603      	mov	r3, r0
 8001150:	2b01      	cmp	r3, #1
 8001152:	d109      	bne.n	8001168 <fsm_manual_run+0x54>
				MAN_duration =0;
 8001154:	4b84      	ldr	r3, [pc, #528]	; (8001368 <fsm_manual_run+0x254>)
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
				status = MAN_RED;
 800115a:	4b82      	ldr	r3, [pc, #520]	; (8001364 <fsm_manual_run+0x250>)
 800115c:	220e      	movs	r2, #14
 800115e:	601a      	str	r2, [r3, #0]
				set_Timer1(500);
 8001160:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001164:	f001 f890 	bl	8002288 <set_Timer1>
			}
			if(timer1_flag == 1){
 8001168:	4b80      	ldr	r3, [pc, #512]	; (800136c <fsm_manual_run+0x258>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b01      	cmp	r3, #1
 800116e:	f040 80f0 	bne.w	8001352 <fsm_manual_run+0x23e>
				status = AUTO_RED;
 8001172:	4b7c      	ldr	r3, [pc, #496]	; (8001364 <fsm_manual_run+0x250>)
 8001174:	2202      	movs	r2, #2
 8001176:	601a      	str	r2, [r3, #0]
				reset_counter();				//countdown
 8001178:	f7ff fcd6 	bl	8000b28 <reset_counter>
				set_Timer1(red_duration*100);
 800117c:	4b7c      	ldr	r3, [pc, #496]	; (8001370 <fsm_manual_run+0x25c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	497c      	ldr	r1, [pc, #496]	; (8001374 <fsm_manual_run+0x260>)
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff f8f0 	bl	8000368 <__aeabi_fmul>
 8001188:	4603      	mov	r3, r0
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fab2 	bl	80006f4 <__aeabi_f2iz>
 8001190:	4603      	mov	r3, r0
 8001192:	4618      	mov	r0, r3
 8001194:	f001 f878 	bl	8002288 <set_Timer1>
			}
			break;
 8001198:	e0db      	b.n	8001352 <fsm_manual_run+0x23e>

		case MAN_RED:
			set_7segled_mode(2);
 800119a:	2002      	movs	r0, #2
 800119c:	f000 ff40 	bl	8002020 <set_7segled_mode>
			set_7segled_duration(MAN_duration);
 80011a0:	4b71      	ldr	r3, [pc, #452]	; (8001368 <fsm_manual_run+0x254>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f001 f827 	bl	80021f8 <set_7segled_duration>
			if(timer1_flag == 1){
 80011aa:	4b70      	ldr	r3, [pc, #448]	; (800136c <fsm_manual_run+0x258>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d112      	bne.n	80011d8 <fsm_manual_run+0xc4>
				status = AUTO_RED;
 80011b2:	4b6c      	ldr	r3, [pc, #432]	; (8001364 <fsm_manual_run+0x250>)
 80011b4:	2202      	movs	r2, #2
 80011b6:	601a      	str	r2, [r3, #0]
				reset_counter();				//countdown
 80011b8:	f7ff fcb6 	bl	8000b28 <reset_counter>
				set_Timer1(red_duration*100);
 80011bc:	4b6c      	ldr	r3, [pc, #432]	; (8001370 <fsm_manual_run+0x25c>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	496c      	ldr	r1, [pc, #432]	; (8001374 <fsm_manual_run+0x260>)
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff f8d0 	bl	8000368 <__aeabi_fmul>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff fa92 	bl	80006f4 <__aeabi_f2iz>
 80011d0:	4603      	mov	r3, r0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f001 f858 	bl	8002288 <set_Timer1>
			}
			if(isButton1Pressed()==1){
 80011d8:	f7ff fadc 	bl	8000794 <isButton1Pressed>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d109      	bne.n	80011f6 <fsm_manual_run+0xe2>
				MAN_duration =0;
 80011e2:	4b61      	ldr	r3, [pc, #388]	; (8001368 <fsm_manual_run+0x254>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
				status = MAN_GREEN;
 80011e8:	4b5e      	ldr	r3, [pc, #376]	; (8001364 <fsm_manual_run+0x250>)
 80011ea:	220f      	movs	r2, #15
 80011ec:	601a      	str	r2, [r3, #0]
				set_Timer1(500);
 80011ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011f2:	f001 f849 	bl	8002288 <set_Timer1>
			}
			// when press button2 update red duaration
			if(isButton2Pressed()==1){
 80011f6:	f7ff fabb 	bl	8000770 <isButton2Pressed>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	f040 80aa 	bne.w	8001356 <fsm_manual_run+0x242>
				set_autoAjust_red(MAN_duration);
 8001202:	4b59      	ldr	r3, [pc, #356]	; (8001368 <fsm_manual_run+0x254>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f000 fe2e 	bl	8001e68 <set_autoAjust_red>
				set_Timer1(200);
 800120c:	20c8      	movs	r0, #200	; 0xc8
 800120e:	f001 f83b 	bl	8002288 <set_Timer1>
				if(timer1_flag==1){
 8001212:	4b56      	ldr	r3, [pc, #344]	; (800136c <fsm_manual_run+0x258>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2b01      	cmp	r3, #1
 8001218:	f040 809d 	bne.w	8001356 <fsm_manual_run+0x242>
					status = AUTO_RED;
 800121c:	4b51      	ldr	r3, [pc, #324]	; (8001364 <fsm_manual_run+0x250>)
 800121e:	2202      	movs	r2, #2
 8001220:	601a      	str	r2, [r3, #0]
					reset_counter();				//countdown
 8001222:	f7ff fc81 	bl	8000b28 <reset_counter>
					MAN_duration=0;
 8001226:	4b50      	ldr	r3, [pc, #320]	; (8001368 <fsm_manual_run+0x254>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
				}

			}
			break;
 800122c:	e093      	b.n	8001356 <fsm_manual_run+0x242>

		case MAN_GREEN:
			set_7segled_mode(3);
 800122e:	2003      	movs	r0, #3
 8001230:	f000 fef6 	bl	8002020 <set_7segled_mode>
			set_7segled_duration(MAN_duration);
 8001234:	4b4c      	ldr	r3, [pc, #304]	; (8001368 <fsm_manual_run+0x254>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f000 ffdd 	bl	80021f8 <set_7segled_duration>
			if(timer1_flag==1){
 800123e:	4b4b      	ldr	r3, [pc, #300]	; (800136c <fsm_manual_run+0x258>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d112      	bne.n	800126c <fsm_manual_run+0x158>
				status = AUTO_RED;
 8001246:	4b47      	ldr	r3, [pc, #284]	; (8001364 <fsm_manual_run+0x250>)
 8001248:	2202      	movs	r2, #2
 800124a:	601a      	str	r2, [r3, #0]
				reset_counter();				//countdown
 800124c:	f7ff fc6c 	bl	8000b28 <reset_counter>
				set_Timer1(green_duration*100);
 8001250:	4b49      	ldr	r3, [pc, #292]	; (8001378 <fsm_manual_run+0x264>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4947      	ldr	r1, [pc, #284]	; (8001374 <fsm_manual_run+0x260>)
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f886 	bl	8000368 <__aeabi_fmul>
 800125c:	4603      	mov	r3, r0
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff fa48 	bl	80006f4 <__aeabi_f2iz>
 8001264:	4603      	mov	r3, r0
 8001266:	4618      	mov	r0, r3
 8001268:	f001 f80e 	bl	8002288 <set_Timer1>
			}
			if(isButton1Pressed()==1){
 800126c:	f7ff fa92 	bl	8000794 <isButton1Pressed>
 8001270:	4603      	mov	r3, r0
 8001272:	2b01      	cmp	r3, #1
 8001274:	d109      	bne.n	800128a <fsm_manual_run+0x176>
				MAN_duration =0;
 8001276:	4b3c      	ldr	r3, [pc, #240]	; (8001368 <fsm_manual_run+0x254>)
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
				status = MAN_YELLOW;
 800127c:	4b39      	ldr	r3, [pc, #228]	; (8001364 <fsm_manual_run+0x250>)
 800127e:	2210      	movs	r2, #16
 8001280:	601a      	str	r2, [r3, #0]
				set_Timer1(500);
 8001282:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001286:	f000 ffff 	bl	8002288 <set_Timer1>
			}
			// when press button2 update green duration
			if(isButton2Pressed()==1){
 800128a:	f7ff fa71 	bl	8000770 <isButton2Pressed>
 800128e:	4603      	mov	r3, r0
 8001290:	2b01      	cmp	r3, #1
 8001292:	d162      	bne.n	800135a <fsm_manual_run+0x246>
				set_autoAjust_green(MAN_duration);
 8001294:	4b34      	ldr	r3, [pc, #208]	; (8001368 <fsm_manual_run+0x254>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f000 fe5b 	bl	8001f54 <set_autoAjust_green>
				//green_duration = MAN_duration;
				set_Timer1(200);
 800129e:	20c8      	movs	r0, #200	; 0xc8
 80012a0:	f000 fff2 	bl	8002288 <set_Timer1>
				if(timer1_flag==1){
 80012a4:	4b31      	ldr	r3, [pc, #196]	; (800136c <fsm_manual_run+0x258>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d156      	bne.n	800135a <fsm_manual_run+0x246>
					status = AUTO_RED;				//Back to red and do auto
 80012ac:	4b2d      	ldr	r3, [pc, #180]	; (8001364 <fsm_manual_run+0x250>)
 80012ae:	2202      	movs	r2, #2
 80012b0:	601a      	str	r2, [r3, #0]
					reset_counter();				//countdown
 80012b2:	f7ff fc39 	bl	8000b28 <reset_counter>
					MAN_duration=0;
 80012b6:	4b2c      	ldr	r3, [pc, #176]	; (8001368 <fsm_manual_run+0x254>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
				}
			}
			break;
 80012bc:	e04d      	b.n	800135a <fsm_manual_run+0x246>

		case MAN_YELLOW:
			set_7segled_mode(4);
 80012be:	2004      	movs	r0, #4
 80012c0:	f000 feae 	bl	8002020 <set_7segled_mode>
			set_7segled_duration(MAN_duration);
 80012c4:	4b28      	ldr	r3, [pc, #160]	; (8001368 <fsm_manual_run+0x254>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f000 ff95 	bl	80021f8 <set_7segled_duration>
			if(timer1_flag==1){
 80012ce:	4b27      	ldr	r3, [pc, #156]	; (800136c <fsm_manual_run+0x258>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d112      	bne.n	80012fc <fsm_manual_run+0x1e8>
				status = AUTO_RED;
 80012d6:	4b23      	ldr	r3, [pc, #140]	; (8001364 <fsm_manual_run+0x250>)
 80012d8:	2202      	movs	r2, #2
 80012da:	601a      	str	r2, [r3, #0]
				reset_counter();				//countdown
 80012dc:	f7ff fc24 	bl	8000b28 <reset_counter>
				set_Timer1(yellow_duration*100);
 80012e0:	4b26      	ldr	r3, [pc, #152]	; (800137c <fsm_manual_run+0x268>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4923      	ldr	r1, [pc, #140]	; (8001374 <fsm_manual_run+0x260>)
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff f83e 	bl	8000368 <__aeabi_fmul>
 80012ec:	4603      	mov	r3, r0
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fa00 	bl	80006f4 <__aeabi_f2iz>
 80012f4:	4603      	mov	r3, r0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 ffc6 	bl	8002288 <set_Timer1>
			}
			if(isButton1Pressed()==1){
 80012fc:	f7ff fa4a 	bl	8000794 <isButton1Pressed>
 8001300:	4603      	mov	r3, r0
 8001302:	2b01      	cmp	r3, #1
 8001304:	d109      	bne.n	800131a <fsm_manual_run+0x206>
				MAN_duration =0;
 8001306:	4b18      	ldr	r3, [pc, #96]	; (8001368 <fsm_manual_run+0x254>)
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
				status = MAN_INIT;
 800130c:	4b15      	ldr	r3, [pc, #84]	; (8001364 <fsm_manual_run+0x250>)
 800130e:	220d      	movs	r2, #13
 8001310:	601a      	str	r2, [r3, #0]
				set_Timer1(500);
 8001312:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001316:	f000 ffb7 	bl	8002288 <set_Timer1>
			}
			if(isButton2Pressed()==1){
 800131a:	f7ff fa29 	bl	8000770 <isButton2Pressed>
 800131e:	4603      	mov	r3, r0
 8001320:	2b01      	cmp	r3, #1
 8001322:	d11c      	bne.n	800135e <fsm_manual_run+0x24a>
				set_autoAjust_yellow(MAN_duration);
 8001324:	4b10      	ldr	r3, [pc, #64]	; (8001368 <fsm_manual_run+0x254>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f000 fdd7 	bl	8001edc <set_autoAjust_yellow>
				set_Timer1(200);
 800132e:	20c8      	movs	r0, #200	; 0xc8
 8001330:	f000 ffaa 	bl	8002288 <set_Timer1>
				if(timer1_flag==1){
 8001334:	4b0d      	ldr	r3, [pc, #52]	; (800136c <fsm_manual_run+0x258>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d110      	bne.n	800135e <fsm_manual_run+0x24a>
					status = AUTO_RED;				//Back to red and do auto
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <fsm_manual_run+0x250>)
 800133e:	2202      	movs	r2, #2
 8001340:	601a      	str	r2, [r3, #0]
					reset_counter();				//countdown
 8001342:	f7ff fbf1 	bl	8000b28 <reset_counter>
					MAN_duration=0;
 8001346:	4b08      	ldr	r3, [pc, #32]	; (8001368 <fsm_manual_run+0x254>)
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
				}
			}
			break;
 800134c:	e007      	b.n	800135e <fsm_manual_run+0x24a>
		default:
			break;
 800134e:	bf00      	nop
 8001350:	e006      	b.n	8001360 <fsm_manual_run+0x24c>
			break;
 8001352:	bf00      	nop
 8001354:	e004      	b.n	8001360 <fsm_manual_run+0x24c>
			break;
 8001356:	bf00      	nop
 8001358:	e002      	b.n	8001360 <fsm_manual_run+0x24c>
			break;
 800135a:	bf00      	nop
 800135c:	e000      	b.n	8001360 <fsm_manual_run+0x24c>
			break;
 800135e:	bf00      	nop
	}
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000068 	.word	0x20000068
 8001368:	2000006c 	.word	0x2000006c
 800136c:	20000090 	.word	0x20000090
 8001370:	20000024 	.word	0x20000024
 8001374:	42c80000 	.word	0x42c80000
 8001378:	20000028 	.word	0x20000028
 800137c:	2000002c 	.word	0x2000002c

08001380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001384:	f001 f92a 	bl	80025dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001388:	f000 f818 	bl	80013bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800138c:	f000 f89e 	bl	80014cc <MX_GPIO_Init>
  MX_TIM2_Init();
 8001390:	f000 f850 	bl	8001434 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001394:	4807      	ldr	r0, [pc, #28]	; (80013b4 <main+0x34>)
 8001396:	f002 f867 	bl	8003468 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 800139a:	4b07      	ldr	r3, [pc, #28]	; (80013b8 <main+0x38>)
 800139c:	2201      	movs	r2, #1
 800139e:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */
	  traffic_7Segment_led();
 80013a0:	f7ff fbfe 	bl	8000ba0 <traffic_7Segment_led>
	  traffic_7Segment_led1();
 80013a4:	f7ff fd26 	bl	8000df4 <traffic_7Segment_led1>
	  fsm_automatic_run();
 80013a8:	f7ff fac8 	bl	800093c <fsm_automatic_run>
	  fsm_manual_run();
 80013ac:	f7ff feb2 	bl	8001114 <fsm_manual_run>
  {
 80013b0:	e7f6      	b.n	80013a0 <main+0x20>
 80013b2:	bf00      	nop
 80013b4:	200000b8 	.word	0x200000b8
 80013b8:	20000068 	.word	0x20000068

080013bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b090      	sub	sp, #64	; 0x40
 80013c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013c2:	f107 0318 	add.w	r3, r7, #24
 80013c6:	2228      	movs	r2, #40	; 0x28
 80013c8:	2100      	movs	r1, #0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f002 fc08 	bl	8003be0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d0:	1d3b      	adds	r3, r7, #4
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
 80013dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013de:	2302      	movs	r3, #2
 80013e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e2:	2301      	movs	r3, #1
 80013e4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013e6:	2310      	movs	r3, #16
 80013e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013ea:	2300      	movs	r3, #0
 80013ec:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ee:	f107 0318 	add.w	r3, r7, #24
 80013f2:	4618      	mov	r0, r3
 80013f4:	f001 fc0c 	bl	8002c10 <HAL_RCC_OscConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80013fe:	f000 f901 	bl	8001604 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001402:	230f      	movs	r3, #15
 8001404:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f001 fe78 	bl	8003110 <HAL_RCC_ClockConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001426:	f000 f8ed 	bl	8001604 <Error_Handler>
  }
}
 800142a:	bf00      	nop
 800142c:	3740      	adds	r7, #64	; 0x40
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
	...

08001434 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b086      	sub	sp, #24
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800143a:	f107 0308 	add.w	r3, r7, #8
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001448:	463b      	mov	r3, r7
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001450:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <MX_TIM2_Init+0x94>)
 8001452:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001456:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001458:	4b1b      	ldr	r3, [pc, #108]	; (80014c8 <MX_TIM2_Init+0x94>)
 800145a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800145e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001460:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <MX_TIM2_Init+0x94>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001466:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <MX_TIM2_Init+0x94>)
 8001468:	2209      	movs	r2, #9
 800146a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146c:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <MX_TIM2_Init+0x94>)
 800146e:	2200      	movs	r2, #0
 8001470:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001472:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <MX_TIM2_Init+0x94>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001478:	4813      	ldr	r0, [pc, #76]	; (80014c8 <MX_TIM2_Init+0x94>)
 800147a:	f001 ffa5 	bl	80033c8 <HAL_TIM_Base_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001484:	f000 f8be 	bl	8001604 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001488:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800148e:	f107 0308 	add.w	r3, r7, #8
 8001492:	4619      	mov	r1, r3
 8001494:	480c      	ldr	r0, [pc, #48]	; (80014c8 <MX_TIM2_Init+0x94>)
 8001496:	f002 f93b 	bl	8003710 <HAL_TIM_ConfigClockSource>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80014a0:	f000 f8b0 	bl	8001604 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a4:	2300      	movs	r3, #0
 80014a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014a8:	2300      	movs	r3, #0
 80014aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ac:	463b      	mov	r3, r7
 80014ae:	4619      	mov	r1, r3
 80014b0:	4805      	ldr	r0, [pc, #20]	; (80014c8 <MX_TIM2_Init+0x94>)
 80014b2:	f002 fb07 	bl	8003ac4 <HAL_TIMEx_MasterConfigSynchronization>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80014bc:	f000 f8a2 	bl	8001604 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014c0:	bf00      	nop
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200000b8 	.word	0x200000b8

080014cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b088      	sub	sp, #32
 80014d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d2:	f107 0310 	add.w	r3, r7, #16
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e0:	4b3d      	ldr	r3, [pc, #244]	; (80015d8 <MX_GPIO_Init+0x10c>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a3c      	ldr	r2, [pc, #240]	; (80015d8 <MX_GPIO_Init+0x10c>)
 80014e6:	f043 0310 	orr.w	r3, r3, #16
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b3a      	ldr	r3, [pc, #232]	; (80015d8 <MX_GPIO_Init+0x10c>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f003 0310 	and.w	r3, r3, #16
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f8:	4b37      	ldr	r3, [pc, #220]	; (80015d8 <MX_GPIO_Init+0x10c>)
 80014fa:	699b      	ldr	r3, [r3, #24]
 80014fc:	4a36      	ldr	r2, [pc, #216]	; (80015d8 <MX_GPIO_Init+0x10c>)
 80014fe:	f043 0304 	orr.w	r3, r3, #4
 8001502:	6193      	str	r3, [r2, #24]
 8001504:	4b34      	ldr	r3, [pc, #208]	; (80015d8 <MX_GPIO_Init+0x10c>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	f003 0304 	and.w	r3, r3, #4
 800150c:	60bb      	str	r3, [r7, #8]
 800150e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001510:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <MX_GPIO_Init+0x10c>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	4a30      	ldr	r2, [pc, #192]	; (80015d8 <MX_GPIO_Init+0x10c>)
 8001516:	f043 0308 	orr.w	r3, r3, #8
 800151a:	6193      	str	r3, [r2, #24]
 800151c:	4b2e      	ldr	r3, [pc, #184]	; (80015d8 <MX_GPIO_Init+0x10c>)
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	f003 0308 	and.w	r3, r3, #8
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YELLOW1_Pin|LED_RED_Pin|LED_YELLOW_Pin
 8001528:	2200      	movs	r2, #0
 800152a:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 800152e:	482b      	ldr	r0, [pc, #172]	; (80015dc <MX_GPIO_Init+0x110>)
 8001530:	f001 fb55 	bl	8002bde <HAL_GPIO_WritePin>
                          |LED_GREEN_Pin|LED_GREEN1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a1_Pin|b1_Pin|c1_Pin|b2_Pin
 8001534:	2200      	movs	r2, #0
 8001536:	f64f 617f 	movw	r1, #65151	; 0xfe7f
 800153a:	4829      	ldr	r0, [pc, #164]	; (80015e0 <MX_GPIO_Init+0x114>)
 800153c:	f001 fb4f 	bl	8002bde <HAL_GPIO_WritePin>
                          |c2_Pin|d2_Pin|e2_Pin|f2_Pin
                          |g2_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin|a2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001540:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001544:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001546:	2300      	movs	r3, #0
 8001548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800154a:	2301      	movs	r3, #1
 800154c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800154e:	f107 0310 	add.w	r3, r7, #16
 8001552:	4619      	mov	r1, r3
 8001554:	4823      	ldr	r0, [pc, #140]	; (80015e4 <MX_GPIO_Init+0x118>)
 8001556:	f001 f9b1 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED1_Pin LED_YELLOW1_Pin LED_RED_Pin LED_YELLOW_Pin
                           LED_GREEN_Pin LED_GREEN1_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YELLOW1_Pin|LED_RED_Pin|LED_YELLOW_Pin
 800155a:	f241 13f8 	movw	r3, #4600	; 0x11f8
 800155e:	613b      	str	r3, [r7, #16]
                          |LED_GREEN_Pin|LED_GREEN1_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001560:	2301      	movs	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001568:	2302      	movs	r3, #2
 800156a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	4619      	mov	r1, r3
 8001572:	481a      	ldr	r0, [pc, #104]	; (80015dc <MX_GPIO_Init+0x110>)
 8001574:	f001 f9a2 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pins : a1_Pin b1_Pin c1_Pin b2_Pin
                           c2_Pin d2_Pin e2_Pin f2_Pin
                           g2_Pin d1_Pin e1_Pin f1_Pin
                           g1_Pin a2_Pin */
  GPIO_InitStruct.Pin = a1_Pin|b1_Pin|c1_Pin|b2_Pin
 8001578:	f64f 637f 	movw	r3, #65151	; 0xfe7f
 800157c:	613b      	str	r3, [r7, #16]
                          |c2_Pin|d2_Pin|e2_Pin|f2_Pin
                          |g2_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin|a2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800157e:	2301      	movs	r3, #1
 8001580:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001582:	2300      	movs	r3, #0
 8001584:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001586:	2302      	movs	r3, #2
 8001588:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158a:	f107 0310 	add.w	r3, r7, #16
 800158e:	4619      	mov	r1, r3
 8001590:	4813      	ldr	r0, [pc, #76]	; (80015e0 <MX_GPIO_Init+0x114>)
 8001592:	f001 f993 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin;
 8001596:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 800159a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159c:	2301      	movs	r3, #1
 800159e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015a0:	2301      	movs	r3, #1
 80015a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a4:	2302      	movs	r3, #2
 80015a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a8:	f107 0310 	add.w	r3, r7, #16
 80015ac:	4619      	mov	r1, r3
 80015ae:	480b      	ldr	r0, [pc, #44]	; (80015dc <MX_GPIO_Init+0x110>)
 80015b0:	f001 f984 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin;
 80015b4:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80015b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015be:	2301      	movs	r3, #1
 80015c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c2:	f107 0310 	add.w	r3, r7, #16
 80015c6:	4619      	mov	r1, r3
 80015c8:	4804      	ldr	r0, [pc, #16]	; (80015dc <MX_GPIO_Init+0x110>)
 80015ca:	f001 f977 	bl	80028bc <HAL_GPIO_Init>

}
 80015ce:	bf00      	nop
 80015d0:	3720      	adds	r7, #32
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000
 80015dc:	40010800 	.word	0x40010800
 80015e0:	40010c00 	.word	0x40010c00
 80015e4:	40011000 	.word	0x40011000

080015e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
	timerRun();
 80015f0:	f000 fec2 	bl	8002378 <timerRun>
	Button1Press();
 80015f4:	f7ff f8e0 	bl	80007b8 <Button1Press>
	set_duration_main();
 80015f8:	f7ff f932 	bl	8000860 <set_duration_main>
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001608:	b672      	cpsid	i
}
 800160a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800160c:	e7fe      	b.n	800160c <Error_Handler+0x8>
	...

08001610 <set_7Segment_2>:


#include "set_traffic_led.h"

void set_7Segment_2(int led,int duration)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6039      	str	r1, [r7, #0]
	if(led ==0){
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10b      	bne.n	8001638 <set_7Segment_2+0x28>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001626:	48c5      	ldr	r0, [pc, #788]	; (800193c <set_7Segment_2+0x32c>)
 8001628:	f001 fad9 	bl	8002bde <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 1);
 800162c:	2201      	movs	r2, #1
 800162e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001632:	48c2      	ldr	r0, [pc, #776]	; (800193c <set_7Segment_2+0x32c>)
 8001634:	f001 fad3 	bl	8002bde <HAL_GPIO_WritePin>
	}
	if(led ==1){
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d10b      	bne.n	8001656 <set_7Segment_2+0x46>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, 1);
 800163e:	2201      	movs	r2, #1
 8001640:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001644:	48bd      	ldr	r0, [pc, #756]	; (800193c <set_7Segment_2+0x32c>)
 8001646:	f001 faca 	bl	8002bde <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001650:	48ba      	ldr	r0, [pc, #744]	; (800193c <set_7Segment_2+0x32c>)
 8001652:	f001 fac4 	bl	8002bde <HAL_GPIO_WritePin>
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	2b09      	cmp	r3, #9
 800165a:	f200 81c9 	bhi.w	80019f0 <set_7Segment_2+0x3e0>
 800165e:	a201      	add	r2, pc, #4	; (adr r2, 8001664 <set_7Segment_2+0x54>)
 8001660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001664:	0800168d 	.word	0x0800168d
 8001668:	080016e3 	.word	0x080016e3
 800166c:	08001739 	.word	0x08001739
 8001670:	0800178f 	.word	0x0800178f
 8001674:	080017e5 	.word	0x080017e5
 8001678:	0800183b 	.word	0x0800183b
 800167c:	08001891 	.word	0x08001891
 8001680:	080018e7 	.word	0x080018e7
 8001684:	08001945 	.word	0x08001945
 8001688:	0800199b 	.word	0x0800199b
	}
	switch(duration){
		case 0:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 800168c:	2200      	movs	r2, #0
 800168e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001692:	48ab      	ldr	r0, [pc, #684]	; (8001940 <set_7Segment_2+0x330>)
 8001694:	f001 faa3 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 8001698:	2200      	movs	r2, #0
 800169a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800169e:	48a8      	ldr	r0, [pc, #672]	; (8001940 <set_7Segment_2+0x330>)
 80016a0:	f001 fa9d 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016aa:	48a5      	ldr	r0, [pc, #660]	; (8001940 <set_7Segment_2+0x330>)
 80016ac:	f001 fa97 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 80016b0:	2200      	movs	r2, #0
 80016b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016b6:	48a2      	ldr	r0, [pc, #648]	; (8001940 <set_7Segment_2+0x330>)
 80016b8:	f001 fa91 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016c2:	489f      	ldr	r0, [pc, #636]	; (8001940 <set_7Segment_2+0x330>)
 80016c4:	f001 fa8b 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 80016c8:	2200      	movs	r2, #0
 80016ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016ce:	489c      	ldr	r0, [pc, #624]	; (8001940 <set_7Segment_2+0x330>)
 80016d0:	f001 fa85 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 1);
 80016d4:	2201      	movs	r2, #1
 80016d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016da:	4899      	ldr	r0, [pc, #612]	; (8001940 <set_7Segment_2+0x330>)
 80016dc:	f001 fa7f 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 80016e0:	e187      	b.n	80019f2 <set_7Segment_2+0x3e2>
		case 1:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 1);
 80016e2:	2201      	movs	r2, #1
 80016e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016e8:	4895      	ldr	r0, [pc, #596]	; (8001940 <set_7Segment_2+0x330>)
 80016ea:	f001 fa78 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016f4:	4892      	ldr	r0, [pc, #584]	; (8001940 <set_7Segment_2+0x330>)
 80016f6:	f001 fa72 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001700:	488f      	ldr	r0, [pc, #572]	; (8001940 <set_7Segment_2+0x330>)
 8001702:	f001 fa6c 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 1);
 8001706:	2201      	movs	r2, #1
 8001708:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800170c:	488c      	ldr	r0, [pc, #560]	; (8001940 <set_7Segment_2+0x330>)
 800170e:	f001 fa66 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 8001712:	2201      	movs	r2, #1
 8001714:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001718:	4889      	ldr	r0, [pc, #548]	; (8001940 <set_7Segment_2+0x330>)
 800171a:	f001 fa60 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 1);
 800171e:	2201      	movs	r2, #1
 8001720:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001724:	4886      	ldr	r0, [pc, #536]	; (8001940 <set_7Segment_2+0x330>)
 8001726:	f001 fa5a 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 1);
 800172a:	2201      	movs	r2, #1
 800172c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001730:	4883      	ldr	r0, [pc, #524]	; (8001940 <set_7Segment_2+0x330>)
 8001732:	f001 fa54 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001736:	e15c      	b.n	80019f2 <set_7Segment_2+0x3e2>
		case 2:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 8001738:	2200      	movs	r2, #0
 800173a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800173e:	4880      	ldr	r0, [pc, #512]	; (8001940 <set_7Segment_2+0x330>)
 8001740:	f001 fa4d 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 8001744:	2200      	movs	r2, #0
 8001746:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800174a:	487d      	ldr	r0, [pc, #500]	; (8001940 <set_7Segment_2+0x330>)
 800174c:	f001 fa47 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 1);
 8001750:	2201      	movs	r2, #1
 8001752:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001756:	487a      	ldr	r0, [pc, #488]	; (8001940 <set_7Segment_2+0x330>)
 8001758:	f001 fa41 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 800175c:	2200      	movs	r2, #0
 800175e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001762:	4877      	ldr	r0, [pc, #476]	; (8001940 <set_7Segment_2+0x330>)
 8001764:	f001 fa3b 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 0);
 8001768:	2200      	movs	r2, #0
 800176a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800176e:	4874      	ldr	r0, [pc, #464]	; (8001940 <set_7Segment_2+0x330>)
 8001770:	f001 fa35 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 1);
 8001774:	2201      	movs	r2, #1
 8001776:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800177a:	4871      	ldr	r0, [pc, #452]	; (8001940 <set_7Segment_2+0x330>)
 800177c:	f001 fa2f 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 8001780:	2200      	movs	r2, #0
 8001782:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001786:	486e      	ldr	r0, [pc, #440]	; (8001940 <set_7Segment_2+0x330>)
 8001788:	f001 fa29 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 800178c:	e131      	b.n	80019f2 <set_7Segment_2+0x3e2>
		case 3:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001794:	486a      	ldr	r0, [pc, #424]	; (8001940 <set_7Segment_2+0x330>)
 8001796:	f001 fa22 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 800179a:	2200      	movs	r2, #0
 800179c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017a0:	4867      	ldr	r0, [pc, #412]	; (8001940 <set_7Segment_2+0x330>)
 80017a2:	f001 fa1c 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 80017a6:	2200      	movs	r2, #0
 80017a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017ac:	4864      	ldr	r0, [pc, #400]	; (8001940 <set_7Segment_2+0x330>)
 80017ae:	f001 fa16 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017b8:	4861      	ldr	r0, [pc, #388]	; (8001940 <set_7Segment_2+0x330>)
 80017ba:	f001 fa10 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 80017be:	2201      	movs	r2, #1
 80017c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017c4:	485e      	ldr	r0, [pc, #376]	; (8001940 <set_7Segment_2+0x330>)
 80017c6:	f001 fa0a 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 1);
 80017ca:	2201      	movs	r2, #1
 80017cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017d0:	485b      	ldr	r0, [pc, #364]	; (8001940 <set_7Segment_2+0x330>)
 80017d2:	f001 fa04 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 80017d6:	2200      	movs	r2, #0
 80017d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017dc:	4858      	ldr	r0, [pc, #352]	; (8001940 <set_7Segment_2+0x330>)
 80017de:	f001 f9fe 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 80017e2:	e106      	b.n	80019f2 <set_7Segment_2+0x3e2>
		case 4:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 1);
 80017e4:	2201      	movs	r2, #1
 80017e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017ea:	4855      	ldr	r0, [pc, #340]	; (8001940 <set_7Segment_2+0x330>)
 80017ec:	f001 f9f7 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 80017f0:	2200      	movs	r2, #0
 80017f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017f6:	4852      	ldr	r0, [pc, #328]	; (8001940 <set_7Segment_2+0x330>)
 80017f8:	f001 f9f1 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 80017fc:	2200      	movs	r2, #0
 80017fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001802:	484f      	ldr	r0, [pc, #316]	; (8001940 <set_7Segment_2+0x330>)
 8001804:	f001 f9eb 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 1);
 8001808:	2201      	movs	r2, #1
 800180a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800180e:	484c      	ldr	r0, [pc, #304]	; (8001940 <set_7Segment_2+0x330>)
 8001810:	f001 f9e5 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 8001814:	2201      	movs	r2, #1
 8001816:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800181a:	4849      	ldr	r0, [pc, #292]	; (8001940 <set_7Segment_2+0x330>)
 800181c:	f001 f9df 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 8001820:	2200      	movs	r2, #0
 8001822:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001826:	4846      	ldr	r0, [pc, #280]	; (8001940 <set_7Segment_2+0x330>)
 8001828:	f001 f9d9 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 800182c:	2200      	movs	r2, #0
 800182e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001832:	4843      	ldr	r0, [pc, #268]	; (8001940 <set_7Segment_2+0x330>)
 8001834:	f001 f9d3 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001838:	e0db      	b.n	80019f2 <set_7Segment_2+0x3e2>
		case 5:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 800183a:	2200      	movs	r2, #0
 800183c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001840:	483f      	ldr	r0, [pc, #252]	; (8001940 <set_7Segment_2+0x330>)
 8001842:	f001 f9cc 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 1);
 8001846:	2201      	movs	r2, #1
 8001848:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800184c:	483c      	ldr	r0, [pc, #240]	; (8001940 <set_7Segment_2+0x330>)
 800184e:	f001 f9c6 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001858:	4839      	ldr	r0, [pc, #228]	; (8001940 <set_7Segment_2+0x330>)
 800185a:	f001 f9c0 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001864:	4836      	ldr	r0, [pc, #216]	; (8001940 <set_7Segment_2+0x330>)
 8001866:	f001 f9ba 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 800186a:	2201      	movs	r2, #1
 800186c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001870:	4833      	ldr	r0, [pc, #204]	; (8001940 <set_7Segment_2+0x330>)
 8001872:	f001 f9b4 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800187c:	4830      	ldr	r0, [pc, #192]	; (8001940 <set_7Segment_2+0x330>)
 800187e:	f001 f9ae 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 8001882:	2200      	movs	r2, #0
 8001884:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001888:	482d      	ldr	r0, [pc, #180]	; (8001940 <set_7Segment_2+0x330>)
 800188a:	f001 f9a8 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 800188e:	e0b0      	b.n	80019f2 <set_7Segment_2+0x3e2>
		case 6:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 8001890:	2200      	movs	r2, #0
 8001892:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001896:	482a      	ldr	r0, [pc, #168]	; (8001940 <set_7Segment_2+0x330>)
 8001898:	f001 f9a1 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 1);
 800189c:	2201      	movs	r2, #1
 800189e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018a2:	4827      	ldr	r0, [pc, #156]	; (8001940 <set_7Segment_2+0x330>)
 80018a4:	f001 f99b 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 80018a8:	2200      	movs	r2, #0
 80018aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018ae:	4824      	ldr	r0, [pc, #144]	; (8001940 <set_7Segment_2+0x330>)
 80018b0:	f001 f995 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 80018b4:	2200      	movs	r2, #0
 80018b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ba:	4821      	ldr	r0, [pc, #132]	; (8001940 <set_7Segment_2+0x330>)
 80018bc:	f001 f98f 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 0);
 80018c0:	2200      	movs	r2, #0
 80018c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018c6:	481e      	ldr	r0, [pc, #120]	; (8001940 <set_7Segment_2+0x330>)
 80018c8:	f001 f989 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 80018cc:	2200      	movs	r2, #0
 80018ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018d2:	481b      	ldr	r0, [pc, #108]	; (8001940 <set_7Segment_2+0x330>)
 80018d4:	f001 f983 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 80018d8:	2200      	movs	r2, #0
 80018da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018de:	4818      	ldr	r0, [pc, #96]	; (8001940 <set_7Segment_2+0x330>)
 80018e0:	f001 f97d 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 80018e4:	e085      	b.n	80019f2 <set_7Segment_2+0x3e2>
		case 7:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 80018e6:	2200      	movs	r2, #0
 80018e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018ec:	4814      	ldr	r0, [pc, #80]	; (8001940 <set_7Segment_2+0x330>)
 80018ee:	f001 f976 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 80018f2:	2200      	movs	r2, #0
 80018f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018f8:	4811      	ldr	r0, [pc, #68]	; (8001940 <set_7Segment_2+0x330>)
 80018fa:	f001 f970 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001904:	480e      	ldr	r0, [pc, #56]	; (8001940 <set_7Segment_2+0x330>)
 8001906:	f001 f96a 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 1);
 800190a:	2201      	movs	r2, #1
 800190c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001910:	480b      	ldr	r0, [pc, #44]	; (8001940 <set_7Segment_2+0x330>)
 8001912:	f001 f964 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 8001916:	2201      	movs	r2, #1
 8001918:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800191c:	4808      	ldr	r0, [pc, #32]	; (8001940 <set_7Segment_2+0x330>)
 800191e:	f001 f95e 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 1);
 8001922:	2201      	movs	r2, #1
 8001924:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001928:	4805      	ldr	r0, [pc, #20]	; (8001940 <set_7Segment_2+0x330>)
 800192a:	f001 f958 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 1);
 800192e:	2201      	movs	r2, #1
 8001930:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001934:	4802      	ldr	r0, [pc, #8]	; (8001940 <set_7Segment_2+0x330>)
 8001936:	f001 f952 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 800193a:	e05a      	b.n	80019f2 <set_7Segment_2+0x3e2>
 800193c:	40010800 	.word	0x40010800
 8001940:	40010c00 	.word	0x40010c00
		case 8:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 8001944:	2200      	movs	r2, #0
 8001946:	f44f 7100 	mov.w	r1, #512	; 0x200
 800194a:	482c      	ldr	r0, [pc, #176]	; (80019fc <set_7Segment_2+0x3ec>)
 800194c:	f001 f947 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 8001950:	2200      	movs	r2, #0
 8001952:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001956:	4829      	ldr	r0, [pc, #164]	; (80019fc <set_7Segment_2+0x3ec>)
 8001958:	f001 f941 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 800195c:	2200      	movs	r2, #0
 800195e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001962:	4826      	ldr	r0, [pc, #152]	; (80019fc <set_7Segment_2+0x3ec>)
 8001964:	f001 f93b 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 8001968:	2200      	movs	r2, #0
 800196a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800196e:	4823      	ldr	r0, [pc, #140]	; (80019fc <set_7Segment_2+0x3ec>)
 8001970:	f001 f935 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 0);
 8001974:	2200      	movs	r2, #0
 8001976:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800197a:	4820      	ldr	r0, [pc, #128]	; (80019fc <set_7Segment_2+0x3ec>)
 800197c:	f001 f92f 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 8001980:	2200      	movs	r2, #0
 8001982:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001986:	481d      	ldr	r0, [pc, #116]	; (80019fc <set_7Segment_2+0x3ec>)
 8001988:	f001 f929 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 800198c:	2200      	movs	r2, #0
 800198e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001992:	481a      	ldr	r0, [pc, #104]	; (80019fc <set_7Segment_2+0x3ec>)
 8001994:	f001 f923 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001998:	e02b      	b.n	80019f2 <set_7Segment_2+0x3e2>
		case 9:
			HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019a0:	4816      	ldr	r0, [pc, #88]	; (80019fc <set_7Segment_2+0x3ec>)
 80019a2:	f001 f91c 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019ac:	4813      	ldr	r0, [pc, #76]	; (80019fc <set_7Segment_2+0x3ec>)
 80019ae:	f001 f916 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, 0);
 80019b2:	2200      	movs	r2, #0
 80019b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019b8:	4810      	ldr	r0, [pc, #64]	; (80019fc <set_7Segment_2+0x3ec>)
 80019ba:	f001 f910 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, 0);
 80019be:	2200      	movs	r2, #0
 80019c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019c4:	480d      	ldr	r0, [pc, #52]	; (80019fc <set_7Segment_2+0x3ec>)
 80019c6:	f001 f90a 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, 1);
 80019ca:	2201      	movs	r2, #1
 80019cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019d0:	480a      	ldr	r0, [pc, #40]	; (80019fc <set_7Segment_2+0x3ec>)
 80019d2:	f001 f904 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, 0);
 80019d6:	2200      	movs	r2, #0
 80019d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019dc:	4807      	ldr	r0, [pc, #28]	; (80019fc <set_7Segment_2+0x3ec>)
 80019de:	f001 f8fe 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019e8:	4804      	ldr	r0, [pc, #16]	; (80019fc <set_7Segment_2+0x3ec>)
 80019ea:	f001 f8f8 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 80019ee:	e000      	b.n	80019f2 <set_7Segment_2+0x3e2>
		default:
			break;
 80019f0:	bf00      	nop
	}
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40010c00 	.word	0x40010c00

08001a00 <set_7Segment_1>:
void set_7Segment_1(int led,int duration)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
	if(led ==0){
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d10b      	bne.n	8001a28 <set_7Segment_1+0x28>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 0);
 8001a10:	2200      	movs	r2, #0
 8001a12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a16:	48d0      	ldr	r0, [pc, #832]	; (8001d58 <set_7Segment_1+0x358>)
 8001a18:	f001 f8e1 	bl	8002bde <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 1);
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a22:	48cd      	ldr	r0, [pc, #820]	; (8001d58 <set_7Segment_1+0x358>)
 8001a24:	f001 f8db 	bl	8002bde <HAL_GPIO_WritePin>
	}
	if(led ==1){
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d10b      	bne.n	8001a46 <set_7Segment_1+0x46>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, 1);
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a34:	48c8      	ldr	r0, [pc, #800]	; (8001d58 <set_7Segment_1+0x358>)
 8001a36:	f001 f8d2 	bl	8002bde <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a40:	48c5      	ldr	r0, [pc, #788]	; (8001d58 <set_7Segment_1+0x358>)
 8001a42:	f001 f8cc 	bl	8002bde <HAL_GPIO_WritePin>
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	2b09      	cmp	r3, #9
 8001a4a:	f200 817f 	bhi.w	8001d4c <set_7Segment_1+0x34c>
 8001a4e:	a201      	add	r2, pc, #4	; (adr r2, 8001a54 <set_7Segment_1+0x54>)
 8001a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a54:	08001a7d 	.word	0x08001a7d
 8001a58:	08001ac5 	.word	0x08001ac5
 8001a5c:	08001b0d 	.word	0x08001b0d
 8001a60:	08001b55 	.word	0x08001b55
 8001a64:	08001b9d 	.word	0x08001b9d
 8001a68:	08001be5 	.word	0x08001be5
 8001a6c:	08001c2d 	.word	0x08001c2d
 8001a70:	08001c75 	.word	0x08001c75
 8001a74:	08001cbd 	.word	0x08001cbd
 8001a78:	08001d05 	.word	0x08001d05
	}
	switch(duration){
		case 0:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	2101      	movs	r1, #1
 8001a80:	48b6      	ldr	r0, [pc, #728]	; (8001d5c <set_7Segment_1+0x35c>)
 8001a82:	f001 f8ac 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2102      	movs	r1, #2
 8001a8a:	48b4      	ldr	r0, [pc, #720]	; (8001d5c <set_7Segment_1+0x35c>)
 8001a8c:	f001 f8a7 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001a90:	2200      	movs	r2, #0
 8001a92:	2104      	movs	r1, #4
 8001a94:	48b1      	ldr	r0, [pc, #708]	; (8001d5c <set_7Segment_1+0x35c>)
 8001a96:	f001 f8a2 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2108      	movs	r1, #8
 8001a9e:	48af      	ldr	r0, [pc, #700]	; (8001d5c <set_7Segment_1+0x35c>)
 8001aa0:	f001 f89d 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 0);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	2110      	movs	r1, #16
 8001aa8:	48ac      	ldr	r0, [pc, #688]	; (8001d5c <set_7Segment_1+0x35c>)
 8001aaa:	f001 f898 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2120      	movs	r1, #32
 8001ab2:	48aa      	ldr	r0, [pc, #680]	; (8001d5c <set_7Segment_1+0x35c>)
 8001ab4:	f001 f893 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 1);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	2140      	movs	r1, #64	; 0x40
 8001abc:	48a7      	ldr	r0, [pc, #668]	; (8001d5c <set_7Segment_1+0x35c>)
 8001abe:	f001 f88e 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001ac2:	e144      	b.n	8001d4e <set_7Segment_1+0x34e>
		case 1:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 1);
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	2101      	movs	r1, #1
 8001ac8:	48a4      	ldr	r0, [pc, #656]	; (8001d5c <set_7Segment_1+0x35c>)
 8001aca:	f001 f888 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2102      	movs	r1, #2
 8001ad2:	48a2      	ldr	r0, [pc, #648]	; (8001d5c <set_7Segment_1+0x35c>)
 8001ad4:	f001 f883 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2104      	movs	r1, #4
 8001adc:	489f      	ldr	r0, [pc, #636]	; (8001d5c <set_7Segment_1+0x35c>)
 8001ade:	f001 f87e 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 1);
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	2108      	movs	r1, #8
 8001ae6:	489d      	ldr	r0, [pc, #628]	; (8001d5c <set_7Segment_1+0x35c>)
 8001ae8:	f001 f879 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001aec:	2201      	movs	r2, #1
 8001aee:	2110      	movs	r1, #16
 8001af0:	489a      	ldr	r0, [pc, #616]	; (8001d5c <set_7Segment_1+0x35c>)
 8001af2:	f001 f874 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 1);
 8001af6:	2201      	movs	r2, #1
 8001af8:	2120      	movs	r1, #32
 8001afa:	4898      	ldr	r0, [pc, #608]	; (8001d5c <set_7Segment_1+0x35c>)
 8001afc:	f001 f86f 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 1);
 8001b00:	2201      	movs	r2, #1
 8001b02:	2140      	movs	r1, #64	; 0x40
 8001b04:	4895      	ldr	r0, [pc, #596]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b06:	f001 f86a 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001b0a:	e120      	b.n	8001d4e <set_7Segment_1+0x34e>
		case 2:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	2101      	movs	r1, #1
 8001b10:	4892      	ldr	r0, [pc, #584]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b12:	f001 f864 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001b16:	2200      	movs	r2, #0
 8001b18:	2102      	movs	r1, #2
 8001b1a:	4890      	ldr	r0, [pc, #576]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b1c:	f001 f85f 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 1);
 8001b20:	2201      	movs	r2, #1
 8001b22:	2104      	movs	r1, #4
 8001b24:	488d      	ldr	r0, [pc, #564]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b26:	f001 f85a 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2108      	movs	r1, #8
 8001b2e:	488b      	ldr	r0, [pc, #556]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b30:	f001 f855 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 0);
 8001b34:	2200      	movs	r2, #0
 8001b36:	2110      	movs	r1, #16
 8001b38:	4888      	ldr	r0, [pc, #544]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b3a:	f001 f850 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 1);
 8001b3e:	2201      	movs	r2, #1
 8001b40:	2120      	movs	r1, #32
 8001b42:	4886      	ldr	r0, [pc, #536]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b44:	f001 f84b 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2140      	movs	r1, #64	; 0x40
 8001b4c:	4883      	ldr	r0, [pc, #524]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b4e:	f001 f846 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001b52:	e0fc      	b.n	8001d4e <set_7Segment_1+0x34e>
		case 3:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2101      	movs	r1, #1
 8001b58:	4880      	ldr	r0, [pc, #512]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b5a:	f001 f840 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2102      	movs	r1, #2
 8001b62:	487e      	ldr	r0, [pc, #504]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b64:	f001 f83b 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	2104      	movs	r1, #4
 8001b6c:	487b      	ldr	r0, [pc, #492]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b6e:	f001 f836 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001b72:	2200      	movs	r2, #0
 8001b74:	2108      	movs	r1, #8
 8001b76:	4879      	ldr	r0, [pc, #484]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b78:	f001 f831 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	2110      	movs	r1, #16
 8001b80:	4876      	ldr	r0, [pc, #472]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b82:	f001 f82c 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 1);
 8001b86:	2201      	movs	r2, #1
 8001b88:	2120      	movs	r1, #32
 8001b8a:	4874      	ldr	r0, [pc, #464]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b8c:	f001 f827 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001b90:	2200      	movs	r2, #0
 8001b92:	2140      	movs	r1, #64	; 0x40
 8001b94:	4871      	ldr	r0, [pc, #452]	; (8001d5c <set_7Segment_1+0x35c>)
 8001b96:	f001 f822 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001b9a:	e0d8      	b.n	8001d4e <set_7Segment_1+0x34e>
		case 4:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 1);
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	486e      	ldr	r0, [pc, #440]	; (8001d5c <set_7Segment_1+0x35c>)
 8001ba2:	f001 f81c 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2102      	movs	r1, #2
 8001baa:	486c      	ldr	r0, [pc, #432]	; (8001d5c <set_7Segment_1+0x35c>)
 8001bac:	f001 f817 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2104      	movs	r1, #4
 8001bb4:	4869      	ldr	r0, [pc, #420]	; (8001d5c <set_7Segment_1+0x35c>)
 8001bb6:	f001 f812 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 1);
 8001bba:	2201      	movs	r2, #1
 8001bbc:	2108      	movs	r1, #8
 8001bbe:	4867      	ldr	r0, [pc, #412]	; (8001d5c <set_7Segment_1+0x35c>)
 8001bc0:	f001 f80d 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	2110      	movs	r1, #16
 8001bc8:	4864      	ldr	r0, [pc, #400]	; (8001d5c <set_7Segment_1+0x35c>)
 8001bca:	f001 f808 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2120      	movs	r1, #32
 8001bd2:	4862      	ldr	r0, [pc, #392]	; (8001d5c <set_7Segment_1+0x35c>)
 8001bd4:	f001 f803 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2140      	movs	r1, #64	; 0x40
 8001bdc:	485f      	ldr	r0, [pc, #380]	; (8001d5c <set_7Segment_1+0x35c>)
 8001bde:	f000 fffe 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001be2:	e0b4      	b.n	8001d4e <set_7Segment_1+0x34e>
		case 5:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2101      	movs	r1, #1
 8001be8:	485c      	ldr	r0, [pc, #368]	; (8001d5c <set_7Segment_1+0x35c>)
 8001bea:	f000 fff8 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 1);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	2102      	movs	r1, #2
 8001bf2:	485a      	ldr	r0, [pc, #360]	; (8001d5c <set_7Segment_1+0x35c>)
 8001bf4:	f000 fff3 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	2104      	movs	r1, #4
 8001bfc:	4857      	ldr	r0, [pc, #348]	; (8001d5c <set_7Segment_1+0x35c>)
 8001bfe:	f000 ffee 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001c02:	2200      	movs	r2, #0
 8001c04:	2108      	movs	r1, #8
 8001c06:	4855      	ldr	r0, [pc, #340]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c08:	f000 ffe9 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	2110      	movs	r1, #16
 8001c10:	4852      	ldr	r0, [pc, #328]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c12:	f000 ffe4 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2120      	movs	r1, #32
 8001c1a:	4850      	ldr	r0, [pc, #320]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c1c:	f000 ffdf 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001c20:	2200      	movs	r2, #0
 8001c22:	2140      	movs	r1, #64	; 0x40
 8001c24:	484d      	ldr	r0, [pc, #308]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c26:	f000 ffda 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001c2a:	e090      	b.n	8001d4e <set_7Segment_1+0x34e>
		case 6:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	2101      	movs	r1, #1
 8001c30:	484a      	ldr	r0, [pc, #296]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c32:	f000 ffd4 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 1);
 8001c36:	2201      	movs	r2, #1
 8001c38:	2102      	movs	r1, #2
 8001c3a:	4848      	ldr	r0, [pc, #288]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c3c:	f000 ffcf 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2104      	movs	r1, #4
 8001c44:	4845      	ldr	r0, [pc, #276]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c46:	f000 ffca 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2108      	movs	r1, #8
 8001c4e:	4843      	ldr	r0, [pc, #268]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c50:	f000 ffc5 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 0);
 8001c54:	2200      	movs	r2, #0
 8001c56:	2110      	movs	r1, #16
 8001c58:	4840      	ldr	r0, [pc, #256]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c5a:	f000 ffc0 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	2120      	movs	r1, #32
 8001c62:	483e      	ldr	r0, [pc, #248]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c64:	f000 ffbb 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	2140      	movs	r1, #64	; 0x40
 8001c6c:	483b      	ldr	r0, [pc, #236]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c6e:	f000 ffb6 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001c72:	e06c      	b.n	8001d4e <set_7Segment_1+0x34e>
		case 7:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001c74:	2200      	movs	r2, #0
 8001c76:	2101      	movs	r1, #1
 8001c78:	4838      	ldr	r0, [pc, #224]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c7a:	f000 ffb0 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2102      	movs	r1, #2
 8001c82:	4836      	ldr	r0, [pc, #216]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c84:	f000 ffab 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2104      	movs	r1, #4
 8001c8c:	4833      	ldr	r0, [pc, #204]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c8e:	f000 ffa6 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 1);
 8001c92:	2201      	movs	r2, #1
 8001c94:	2108      	movs	r1, #8
 8001c96:	4831      	ldr	r0, [pc, #196]	; (8001d5c <set_7Segment_1+0x35c>)
 8001c98:	f000 ffa1 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	2110      	movs	r1, #16
 8001ca0:	482e      	ldr	r0, [pc, #184]	; (8001d5c <set_7Segment_1+0x35c>)
 8001ca2:	f000 ff9c 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 1);
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	2120      	movs	r1, #32
 8001caa:	482c      	ldr	r0, [pc, #176]	; (8001d5c <set_7Segment_1+0x35c>)
 8001cac:	f000 ff97 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 1);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	2140      	movs	r1, #64	; 0x40
 8001cb4:	4829      	ldr	r0, [pc, #164]	; (8001d5c <set_7Segment_1+0x35c>)
 8001cb6:	f000 ff92 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001cba:	e048      	b.n	8001d4e <set_7Segment_1+0x34e>
		case 8:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	4826      	ldr	r0, [pc, #152]	; (8001d5c <set_7Segment_1+0x35c>)
 8001cc2:	f000 ff8c 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	2102      	movs	r1, #2
 8001cca:	4824      	ldr	r0, [pc, #144]	; (8001d5c <set_7Segment_1+0x35c>)
 8001ccc:	f000 ff87 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2104      	movs	r1, #4
 8001cd4:	4821      	ldr	r0, [pc, #132]	; (8001d5c <set_7Segment_1+0x35c>)
 8001cd6:	f000 ff82 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2108      	movs	r1, #8
 8001cde:	481f      	ldr	r0, [pc, #124]	; (8001d5c <set_7Segment_1+0x35c>)
 8001ce0:	f000 ff7d 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 0);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2110      	movs	r1, #16
 8001ce8:	481c      	ldr	r0, [pc, #112]	; (8001d5c <set_7Segment_1+0x35c>)
 8001cea:	f000 ff78 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	2120      	movs	r1, #32
 8001cf2:	481a      	ldr	r0, [pc, #104]	; (8001d5c <set_7Segment_1+0x35c>)
 8001cf4:	f000 ff73 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	2140      	movs	r1, #64	; 0x40
 8001cfc:	4817      	ldr	r0, [pc, #92]	; (8001d5c <set_7Segment_1+0x35c>)
 8001cfe:	f000 ff6e 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001d02:	e024      	b.n	8001d4e <set_7Segment_1+0x34e>
		case 9:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, 0);
 8001d04:	2200      	movs	r2, #0
 8001d06:	2101      	movs	r1, #1
 8001d08:	4814      	ldr	r0, [pc, #80]	; (8001d5c <set_7Segment_1+0x35c>)
 8001d0a:	f000 ff68 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, 0);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	2102      	movs	r1, #2
 8001d12:	4812      	ldr	r0, [pc, #72]	; (8001d5c <set_7Segment_1+0x35c>)
 8001d14:	f000 ff63 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, 0);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2104      	movs	r1, #4
 8001d1c:	480f      	ldr	r0, [pc, #60]	; (8001d5c <set_7Segment_1+0x35c>)
 8001d1e:	f000 ff5e 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, 0);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2108      	movs	r1, #8
 8001d26:	480d      	ldr	r0, [pc, #52]	; (8001d5c <set_7Segment_1+0x35c>)
 8001d28:	f000 ff59 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, 1);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	2110      	movs	r1, #16
 8001d30:	480a      	ldr	r0, [pc, #40]	; (8001d5c <set_7Segment_1+0x35c>)
 8001d32:	f000 ff54 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, 0);
 8001d36:	2200      	movs	r2, #0
 8001d38:	2120      	movs	r1, #32
 8001d3a:	4808      	ldr	r0, [pc, #32]	; (8001d5c <set_7Segment_1+0x35c>)
 8001d3c:	f000 ff4f 	bl	8002bde <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, 0);
 8001d40:	2200      	movs	r2, #0
 8001d42:	2140      	movs	r1, #64	; 0x40
 8001d44:	4805      	ldr	r0, [pc, #20]	; (8001d5c <set_7Segment_1+0x35c>)
 8001d46:	f000 ff4a 	bl	8002bde <HAL_GPIO_WritePin>
			break;
 8001d4a:	e000      	b.n	8001d4e <set_7Segment_1+0x34e>
		default:
			break;
 8001d4c:	bf00      	nop
	}
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40010800 	.word	0x40010800
 8001d5c:	40010c00 	.word	0x40010c00

08001d60 <set_red>:
void set_red()
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 1);
 8001d64:	2201      	movs	r2, #1
 8001d66:	2120      	movs	r1, #32
 8001d68:	4807      	ldr	r0, [pc, #28]	; (8001d88 <set_red+0x28>)
 8001d6a:	f000 ff38 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
 8001d6e:	2200      	movs	r2, #0
 8001d70:	2180      	movs	r1, #128	; 0x80
 8001d72:	4805      	ldr	r0, [pc, #20]	; (8001d88 <set_red+0x28>)
 8001d74:	f000 ff33 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 0);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2140      	movs	r1, #64	; 0x40
 8001d7c:	4802      	ldr	r0, [pc, #8]	; (8001d88 <set_red+0x28>)
 8001d7e:	f000 ff2e 	bl	8002bde <HAL_GPIO_WritePin>
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40010800 	.word	0x40010800

08001d8c <set_green>:
void set_green()
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8001d90:	2200      	movs	r2, #0
 8001d92:	2120      	movs	r1, #32
 8001d94:	4807      	ldr	r0, [pc, #28]	; (8001db4 <set_green+0x28>)
 8001d96:	f000 ff22 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 1);
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	2180      	movs	r1, #128	; 0x80
 8001d9e:	4805      	ldr	r0, [pc, #20]	; (8001db4 <set_green+0x28>)
 8001da0:	f000 ff1d 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 0);
 8001da4:	2200      	movs	r2, #0
 8001da6:	2140      	movs	r1, #64	; 0x40
 8001da8:	4802      	ldr	r0, [pc, #8]	; (8001db4 <set_green+0x28>)
 8001daa:	f000 ff18 	bl	8002bde <HAL_GPIO_WritePin>
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40010800 	.word	0x40010800

08001db8 <set_yellow>:
void set_yellow()
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2120      	movs	r1, #32
 8001dc0:	4807      	ldr	r0, [pc, #28]	; (8001de0 <set_yellow+0x28>)
 8001dc2:	f000 ff0c 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	2180      	movs	r1, #128	; 0x80
 8001dca:	4805      	ldr	r0, [pc, #20]	; (8001de0 <set_yellow+0x28>)
 8001dcc:	f000 ff07 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 1);
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	2140      	movs	r1, #64	; 0x40
 8001dd4:	4802      	ldr	r0, [pc, #8]	; (8001de0 <set_yellow+0x28>)
 8001dd6:	f000 ff02 	bl	8002bde <HAL_GPIO_WritePin>
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40010800 	.word	0x40010800

08001de4 <set_red_follow>:
void set_red_follow()
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 1);
 8001de8:	2201      	movs	r2, #1
 8001dea:	2108      	movs	r1, #8
 8001dec:	4807      	ldr	r0, [pc, #28]	; (8001e0c <set_red_follow+0x28>)
 8001dee:	f000 fef6 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 0);
 8001df2:	2200      	movs	r2, #0
 8001df4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001df8:	4804      	ldr	r0, [pc, #16]	; (8001e0c <set_red_follow+0x28>)
 8001dfa:	f000 fef0 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 0);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	2110      	movs	r1, #16
 8001e02:	4802      	ldr	r0, [pc, #8]	; (8001e0c <set_red_follow+0x28>)
 8001e04:	f000 feeb 	bl	8002bde <HAL_GPIO_WritePin>
}
 8001e08:	bf00      	nop
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40010800 	.word	0x40010800

08001e10 <set_green_follow>:
void set_green_follow()
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 0);
 8001e14:	2200      	movs	r2, #0
 8001e16:	2108      	movs	r1, #8
 8001e18:	4807      	ldr	r0, [pc, #28]	; (8001e38 <set_green_follow+0x28>)
 8001e1a:	f000 fee0 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 1);
 8001e1e:	2201      	movs	r2, #1
 8001e20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e24:	4804      	ldr	r0, [pc, #16]	; (8001e38 <set_green_follow+0x28>)
 8001e26:	f000 feda 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 0);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2110      	movs	r1, #16
 8001e2e:	4802      	ldr	r0, [pc, #8]	; (8001e38 <set_green_follow+0x28>)
 8001e30:	f000 fed5 	bl	8002bde <HAL_GPIO_WritePin>
}
 8001e34:	bf00      	nop
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40010800 	.word	0x40010800

08001e3c <set_yellow_follow>:
void set_yellow_follow()
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 0);
 8001e40:	2200      	movs	r2, #0
 8001e42:	2108      	movs	r1, #8
 8001e44:	4807      	ldr	r0, [pc, #28]	; (8001e64 <set_yellow_follow+0x28>)
 8001e46:	f000 feca 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 0);
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e50:	4804      	ldr	r0, [pc, #16]	; (8001e64 <set_yellow_follow+0x28>)
 8001e52:	f000 fec4 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 1);
 8001e56:	2201      	movs	r2, #1
 8001e58:	2110      	movs	r1, #16
 8001e5a:	4802      	ldr	r0, [pc, #8]	; (8001e64 <set_yellow_follow+0x28>)
 8001e5c:	f000 febf 	bl	8002bde <HAL_GPIO_WritePin>
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40010800 	.word	0x40010800

08001e68 <set_autoAjust_red>:
void set_autoAjust_red(int duration)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	yellow_duration = (float)duration/5*2;
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f7fe fa25 	bl	80002c0 <__aeabi_i2f>
 8001e76:	4603      	mov	r3, r0
 8001e78:	4913      	ldr	r1, [pc, #76]	; (8001ec8 <set_autoAjust_red+0x60>)
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7fe fb28 	bl	80004d0 <__aeabi_fdiv>
 8001e80:	4603      	mov	r3, r0
 8001e82:	4619      	mov	r1, r3
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7fe f967 	bl	8000158 <__addsf3>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b0f      	ldr	r3, [pc, #60]	; (8001ecc <set_autoAjust_red+0x64>)
 8001e90:	601a      	str	r2, [r3, #0]
	green_duration = (float)duration/5*3;
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7fe fa14 	bl	80002c0 <__aeabi_i2f>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	490b      	ldr	r1, [pc, #44]	; (8001ec8 <set_autoAjust_red+0x60>)
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7fe fb17 	bl	80004d0 <__aeabi_fdiv>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	490a      	ldr	r1, [pc, #40]	; (8001ed0 <set_autoAjust_red+0x68>)
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fa5e 	bl	8000368 <__aeabi_fmul>
 8001eac:	4603      	mov	r3, r0
 8001eae:	461a      	mov	r2, r3
 8001eb0:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <set_autoAjust_red+0x6c>)
 8001eb2:	601a      	str	r2, [r3, #0]
	red_duration = (float)duration;
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7fe fa03 	bl	80002c0 <__aeabi_i2f>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	4a06      	ldr	r2, [pc, #24]	; (8001ed8 <set_autoAjust_red+0x70>)
 8001ebe:	6013      	str	r3, [r2, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40a00000 	.word	0x40a00000
 8001ecc:	2000002c 	.word	0x2000002c
 8001ed0:	40400000 	.word	0x40400000
 8001ed4:	20000028 	.word	0x20000028
 8001ed8:	20000024 	.word	0x20000024

08001edc <set_autoAjust_yellow>:
void set_autoAjust_yellow(int duration)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
	red_duration =  (float)duration/2*5;
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f7fe f9eb 	bl	80002c0 <__aeabi_i2f>
 8001eea:	4603      	mov	r3, r0
 8001eec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7fe faed 	bl	80004d0 <__aeabi_fdiv>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4911      	ldr	r1, [pc, #68]	; (8001f40 <set_autoAjust_yellow+0x64>)
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe fa34 	bl	8000368 <__aeabi_fmul>
 8001f00:	4603      	mov	r3, r0
 8001f02:	461a      	mov	r2, r3
 8001f04:	4b0f      	ldr	r3, [pc, #60]	; (8001f44 <set_autoAjust_yellow+0x68>)
 8001f06:	601a      	str	r2, [r3, #0]
	green_duration =(float)duration/2*3;
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f7fe f9d9 	bl	80002c0 <__aeabi_i2f>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7fe fadb 	bl	80004d0 <__aeabi_fdiv>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	490a      	ldr	r1, [pc, #40]	; (8001f48 <set_autoAjust_yellow+0x6c>)
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe fa22 	bl	8000368 <__aeabi_fmul>
 8001f24:	4603      	mov	r3, r0
 8001f26:	461a      	mov	r2, r3
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <set_autoAjust_yellow+0x70>)
 8001f2a:	601a      	str	r2, [r3, #0]
	yellow_duration = (float)duration;
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f7fe f9c7 	bl	80002c0 <__aeabi_i2f>
 8001f32:	4603      	mov	r3, r0
 8001f34:	4a06      	ldr	r2, [pc, #24]	; (8001f50 <set_autoAjust_yellow+0x74>)
 8001f36:	6013      	str	r3, [r2, #0]
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40a00000 	.word	0x40a00000
 8001f44:	20000024 	.word	0x20000024
 8001f48:	40400000 	.word	0x40400000
 8001f4c:	20000028 	.word	0x20000028
 8001f50:	2000002c 	.word	0x2000002c

08001f54 <set_autoAjust_green>:
void set_autoAjust_green(int duration)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
	red_duration = (float)duration/3*5;
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f7fe f9af 	bl	80002c0 <__aeabi_i2f>
 8001f62:	4603      	mov	r3, r0
 8001f64:	4913      	ldr	r1, [pc, #76]	; (8001fb4 <set_autoAjust_green+0x60>)
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe fab2 	bl	80004d0 <__aeabi_fdiv>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	4912      	ldr	r1, [pc, #72]	; (8001fb8 <set_autoAjust_green+0x64>)
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe f9f9 	bl	8000368 <__aeabi_fmul>
 8001f76:	4603      	mov	r3, r0
 8001f78:	461a      	mov	r2, r3
 8001f7a:	4b10      	ldr	r3, [pc, #64]	; (8001fbc <set_autoAjust_green+0x68>)
 8001f7c:	601a      	str	r2, [r3, #0]
	yellow_duration = (float)duration/3*2;
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7fe f99e 	bl	80002c0 <__aeabi_i2f>
 8001f84:	4603      	mov	r3, r0
 8001f86:	490b      	ldr	r1, [pc, #44]	; (8001fb4 <set_autoAjust_green+0x60>)
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7fe faa1 	bl	80004d0 <__aeabi_fdiv>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	4619      	mov	r1, r3
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe f8e0 	bl	8000158 <__addsf3>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <set_autoAjust_green+0x6c>)
 8001f9e:	601a      	str	r2, [r3, #0]
	green_duration = (float)duration;
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7fe f98d 	bl	80002c0 <__aeabi_i2f>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	4a06      	ldr	r2, [pc, #24]	; (8001fc4 <set_autoAjust_green+0x70>)
 8001faa:	6013      	str	r3, [r2, #0]
}
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40400000 	.word	0x40400000
 8001fb8:	40a00000 	.word	0x40a00000
 8001fbc:	20000024 	.word	0x20000024
 8001fc0:	2000002c 	.word	0x2000002c
 8001fc4:	20000028 	.word	0x20000028

08001fc8 <clear>:

void clear()
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, 0);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2120      	movs	r1, #32
 8001fd0:	4807      	ldr	r0, [pc, #28]	; (8001ff0 <clear+0x28>)
 8001fd2:	f000 fe04 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, 0);
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	2180      	movs	r1, #128	; 0x80
 8001fda:	4805      	ldr	r0, [pc, #20]	; (8001ff0 <clear+0x28>)
 8001fdc:	f000 fdff 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 0);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2140      	movs	r1, #64	; 0x40
 8001fe4:	4802      	ldr	r0, [pc, #8]	; (8001ff0 <clear+0x28>)
 8001fe6:	f000 fdfa 	bl	8002bde <HAL_GPIO_WritePin>
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40010800 	.word	0x40010800

08001ff4 <clear_follow>:
void clear_follow()
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, 0);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	2108      	movs	r1, #8
 8001ffc:	4807      	ldr	r0, [pc, #28]	; (800201c <clear_follow+0x28>)
 8001ffe:	f000 fdee 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, 0);
 8002002:	2200      	movs	r2, #0
 8002004:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002008:	4804      	ldr	r0, [pc, #16]	; (800201c <clear_follow+0x28>)
 800200a:	f000 fde8 	bl	8002bde <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, 0);
 800200e:	2200      	movs	r2, #0
 8002010:	2110      	movs	r1, #16
 8002012:	4802      	ldr	r0, [pc, #8]	; (800201c <clear_follow+0x28>)
 8002014:	f000 fde3 	bl	8002bde <HAL_GPIO_WritePin>
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40010800 	.word	0x40010800

08002020 <set_7segled_mode>:

void set_7segled_mode(int mode)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3b01      	subs	r3, #1
 800202c:	2b03      	cmp	r3, #3
 800202e:	f200 80d1 	bhi.w	80021d4 <set_7segled_mode+0x1b4>
 8002032:	a201      	add	r2, pc, #4	; (adr r2, 8002038 <set_7segled_mode+0x18>)
 8002034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002038:	08002049 	.word	0x08002049
 800203c:	080020a9 	.word	0x080020a9
 8002040:	0800210d 	.word	0x0800210d
 8002044:	08002171 	.word	0x08002171
	switch(mode){
	case 1:
		clear();
 8002048:	f7ff ffbe 	bl	8001fc8 <clear>
		clear_follow();
 800204c:	f7ff ffd2 	bl	8001ff4 <clear_follow>
		if(timer5_flag==1 && led==0){
 8002050:	4b67      	ldr	r3, [pc, #412]	; (80021f0 <set_7segled_mode+0x1d0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d110      	bne.n	800207a <set_7segled_mode+0x5a>
 8002058:	4b66      	ldr	r3, [pc, #408]	; (80021f4 <set_7segled_mode+0x1d4>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d10c      	bne.n	800207a <set_7segled_mode+0x5a>
			set_7Segment_1(led, 0);
 8002060:	4b64      	ldr	r3, [pc, #400]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2100      	movs	r1, #0
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff fcca 	bl	8001a00 <set_7Segment_1>
			led=1;
 800206c:	4b61      	ldr	r3, [pc, #388]	; (80021f4 <set_7segled_mode+0x1d4>)
 800206e:	2201      	movs	r2, #1
 8002070:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 8002072:	2032      	movs	r0, #50	; 0x32
 8002074:	f000 f958 	bl	8002328 <set_Timer5>
			set_7Segment_1(led, 1);
			led=0;
			set_Timer5(50);
		}

		break;
 8002078:	e0ae      	b.n	80021d8 <set_7segled_mode+0x1b8>
		else if(timer5_flag==1 && led==1){
 800207a:	4b5d      	ldr	r3, [pc, #372]	; (80021f0 <set_7segled_mode+0x1d0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	2b01      	cmp	r3, #1
 8002080:	f040 80aa 	bne.w	80021d8 <set_7segled_mode+0x1b8>
 8002084:	4b5b      	ldr	r3, [pc, #364]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b01      	cmp	r3, #1
 800208a:	f040 80a5 	bne.w	80021d8 <set_7segled_mode+0x1b8>
			set_7Segment_1(led, 1);
 800208e:	4b59      	ldr	r3, [pc, #356]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2101      	movs	r1, #1
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fcb3 	bl	8001a00 <set_7Segment_1>
			led=0;
 800209a:	4b56      	ldr	r3, [pc, #344]	; (80021f4 <set_7segled_mode+0x1d4>)
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 80020a0:	2032      	movs	r0, #50	; 0x32
 80020a2:	f000 f941 	bl	8002328 <set_Timer5>
		break;
 80020a6:	e097      	b.n	80021d8 <set_7segled_mode+0x1b8>
	case 2:
		if(timer5_flag==1 && led==0){
 80020a8:	4b51      	ldr	r3, [pc, #324]	; (80021f0 <set_7segled_mode+0x1d0>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d114      	bne.n	80020da <set_7segled_mode+0xba>
 80020b0:	4b50      	ldr	r3, [pc, #320]	; (80021f4 <set_7segled_mode+0x1d4>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d110      	bne.n	80020da <set_7segled_mode+0xba>
			set_7Segment_1(led, 0);
 80020b8:	4b4e      	ldr	r3, [pc, #312]	; (80021f4 <set_7segled_mode+0x1d4>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2100      	movs	r1, #0
 80020be:	4618      	mov	r0, r3
 80020c0:	f7ff fc9e 	bl	8001a00 <set_7Segment_1>
			set_red();
 80020c4:	f7ff fe4c 	bl	8001d60 <set_red>
			clear_follow();
 80020c8:	f7ff ff94 	bl	8001ff4 <clear_follow>
			led=1;
 80020cc:	4b49      	ldr	r3, [pc, #292]	; (80021f4 <set_7segled_mode+0x1d4>)
 80020ce:	2201      	movs	r2, #1
 80020d0:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 80020d2:	2032      	movs	r0, #50	; 0x32
 80020d4:	f000 f928 	bl	8002328 <set_Timer5>
			set_red_follow();
			clear();
			led=0;
			set_Timer5(50);
		}
		break;
 80020d8:	e080      	b.n	80021dc <set_7segled_mode+0x1bc>
		else if(timer5_flag==1 && led==1){
 80020da:	4b45      	ldr	r3, [pc, #276]	; (80021f0 <set_7segled_mode+0x1d0>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d17c      	bne.n	80021dc <set_7segled_mode+0x1bc>
 80020e2:	4b44      	ldr	r3, [pc, #272]	; (80021f4 <set_7segled_mode+0x1d4>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d178      	bne.n	80021dc <set_7segled_mode+0x1bc>
			set_7Segment_1(led, 2);
 80020ea:	4b42      	ldr	r3, [pc, #264]	; (80021f4 <set_7segled_mode+0x1d4>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2102      	movs	r1, #2
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fc85 	bl	8001a00 <set_7Segment_1>
			set_red_follow();
 80020f6:	f7ff fe75 	bl	8001de4 <set_red_follow>
			clear();
 80020fa:	f7ff ff65 	bl	8001fc8 <clear>
			led=0;
 80020fe:	4b3d      	ldr	r3, [pc, #244]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 8002104:	2032      	movs	r0, #50	; 0x32
 8002106:	f000 f90f 	bl	8002328 <set_Timer5>
		break;
 800210a:	e067      	b.n	80021dc <set_7segled_mode+0x1bc>
	case 3:
		if(timer5_flag==1 && led==0){
 800210c:	4b38      	ldr	r3, [pc, #224]	; (80021f0 <set_7segled_mode+0x1d0>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d114      	bne.n	800213e <set_7segled_mode+0x11e>
 8002114:	4b37      	ldr	r3, [pc, #220]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d110      	bne.n	800213e <set_7segled_mode+0x11e>
			set_7Segment_1(led, 0);
 800211c:	4b35      	ldr	r3, [pc, #212]	; (80021f4 <set_7segled_mode+0x1d4>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2100      	movs	r1, #0
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fc6c 	bl	8001a00 <set_7Segment_1>
			set_yellow();
 8002128:	f7ff fe46 	bl	8001db8 <set_yellow>
			clear_follow();
 800212c:	f7ff ff62 	bl	8001ff4 <clear_follow>
			led=1;
 8002130:	4b30      	ldr	r3, [pc, #192]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002132:	2201      	movs	r2, #1
 8002134:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 8002136:	2032      	movs	r0, #50	; 0x32
 8002138:	f000 f8f6 	bl	8002328 <set_Timer5>
			set_yellow_follow();
			clear();
			led=0;
			set_Timer5(50);
		}
		break;
 800213c:	e050      	b.n	80021e0 <set_7segled_mode+0x1c0>
		else if(timer5_flag==1 && led==1){
 800213e:	4b2c      	ldr	r3, [pc, #176]	; (80021f0 <set_7segled_mode+0x1d0>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d14c      	bne.n	80021e0 <set_7segled_mode+0x1c0>
 8002146:	4b2b      	ldr	r3, [pc, #172]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d148      	bne.n	80021e0 <set_7segled_mode+0x1c0>
			set_7Segment_1(led, 3);
 800214e:	4b29      	ldr	r3, [pc, #164]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2103      	movs	r1, #3
 8002154:	4618      	mov	r0, r3
 8002156:	f7ff fc53 	bl	8001a00 <set_7Segment_1>
			set_yellow_follow();
 800215a:	f7ff fe6f 	bl	8001e3c <set_yellow_follow>
			clear();
 800215e:	f7ff ff33 	bl	8001fc8 <clear>
			led=0;
 8002162:	4b24      	ldr	r3, [pc, #144]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 8002168:	2032      	movs	r0, #50	; 0x32
 800216a:	f000 f8dd 	bl	8002328 <set_Timer5>
		break;
 800216e:	e037      	b.n	80021e0 <set_7segled_mode+0x1c0>
	case 4:
		if(timer5_flag==1 && led==0){
 8002170:	4b1f      	ldr	r3, [pc, #124]	; (80021f0 <set_7segled_mode+0x1d0>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d114      	bne.n	80021a2 <set_7segled_mode+0x182>
 8002178:	4b1e      	ldr	r3, [pc, #120]	; (80021f4 <set_7segled_mode+0x1d4>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d110      	bne.n	80021a2 <set_7segled_mode+0x182>
			set_7Segment_1(led, 0);
 8002180:	4b1c      	ldr	r3, [pc, #112]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2100      	movs	r1, #0
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff fc3a 	bl	8001a00 <set_7Segment_1>
			set_green();
 800218c:	f7ff fdfe 	bl	8001d8c <set_green>
			clear_follow();
 8002190:	f7ff ff30 	bl	8001ff4 <clear_follow>
			led=1;
 8002194:	4b17      	ldr	r3, [pc, #92]	; (80021f4 <set_7segled_mode+0x1d4>)
 8002196:	2201      	movs	r2, #1
 8002198:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 800219a:	2032      	movs	r0, #50	; 0x32
 800219c:	f000 f8c4 	bl	8002328 <set_Timer5>
			set_green_follow();
			clear();
			led=0;
			set_Timer5(50);
		}
		break;
 80021a0:	e020      	b.n	80021e4 <set_7segled_mode+0x1c4>
		else if(timer5_flag==1 && led==1){
 80021a2:	4b13      	ldr	r3, [pc, #76]	; (80021f0 <set_7segled_mode+0x1d0>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d11c      	bne.n	80021e4 <set_7segled_mode+0x1c4>
 80021aa:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <set_7segled_mode+0x1d4>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d118      	bne.n	80021e4 <set_7segled_mode+0x1c4>
			set_7Segment_1(led, 4);
 80021b2:	4b10      	ldr	r3, [pc, #64]	; (80021f4 <set_7segled_mode+0x1d4>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2104      	movs	r1, #4
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7ff fc21 	bl	8001a00 <set_7Segment_1>
			set_green_follow();
 80021be:	f7ff fe27 	bl	8001e10 <set_green_follow>
			clear();
 80021c2:	f7ff ff01 	bl	8001fc8 <clear>
			led=0;
 80021c6:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <set_7segled_mode+0x1d4>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
			set_Timer5(50);
 80021cc:	2032      	movs	r0, #50	; 0x32
 80021ce:	f000 f8ab 	bl	8002328 <set_Timer5>
		break;
 80021d2:	e007      	b.n	80021e4 <set_7segled_mode+0x1c4>
	default:
		break;
 80021d4:	bf00      	nop
 80021d6:	e006      	b.n	80021e6 <set_7segled_mode+0x1c6>
		break;
 80021d8:	bf00      	nop
 80021da:	e004      	b.n	80021e6 <set_7segled_mode+0x1c6>
		break;
 80021dc:	bf00      	nop
 80021de:	e002      	b.n	80021e6 <set_7segled_mode+0x1c6>
		break;
 80021e0:	bf00      	nop
 80021e2:	e000      	b.n	80021e6 <set_7segled_mode+0x1c6>
		break;
 80021e4:	bf00      	nop
	}
}
 80021e6:	bf00      	nop
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000030 	.word	0x20000030
 80021f4:	20000070 	.word	0x20000070

080021f8 <set_7segled_duration>:
void set_7segled_duration(int duration){
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
	if(timer6_flag==1 && led1==0){
 8002200:	4b1e      	ldr	r3, [pc, #120]	; (800227c <set_7segled_duration+0x84>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d116      	bne.n	8002236 <set_7segled_duration+0x3e>
 8002208:	4b1d      	ldr	r3, [pc, #116]	; (8002280 <set_7segled_duration+0x88>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d112      	bne.n	8002236 <set_7segled_duration+0x3e>
		set_7Segment_2(led1, duration/10);
 8002210:	4b1b      	ldr	r3, [pc, #108]	; (8002280 <set_7segled_duration+0x88>)
 8002212:	6818      	ldr	r0, [r3, #0]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4a1b      	ldr	r2, [pc, #108]	; (8002284 <set_7segled_duration+0x8c>)
 8002218:	fb82 1203 	smull	r1, r2, r2, r3
 800221c:	1092      	asrs	r2, r2, #2
 800221e:	17db      	asrs	r3, r3, #31
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	4619      	mov	r1, r3
 8002224:	f7ff f9f4 	bl	8001610 <set_7Segment_2>
		led1 = 1;
 8002228:	4b15      	ldr	r3, [pc, #84]	; (8002280 <set_7segled_duration+0x88>)
 800222a:	2201      	movs	r2, #1
 800222c:	601a      	str	r2, [r3, #0]
		set_Timer6(50);
 800222e:	2032      	movs	r0, #50	; 0x32
 8002230:	f000 f88e 	bl	8002350 <set_Timer6>
	else if(timer6_flag==1 && led1==1){
		set_7Segment_2(led1, duration%10);
		led1 = 0;
		set_Timer6(50);
	}
}
 8002234:	e01d      	b.n	8002272 <set_7segled_duration+0x7a>
	else if(timer6_flag==1 && led1==1){
 8002236:	4b11      	ldr	r3, [pc, #68]	; (800227c <set_7segled_duration+0x84>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d119      	bne.n	8002272 <set_7segled_duration+0x7a>
 800223e:	4b10      	ldr	r3, [pc, #64]	; (8002280 <set_7segled_duration+0x88>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d115      	bne.n	8002272 <set_7segled_duration+0x7a>
		set_7Segment_2(led1, duration%10);
 8002246:	4b0e      	ldr	r3, [pc, #56]	; (8002280 <set_7segled_duration+0x88>)
 8002248:	6818      	ldr	r0, [r3, #0]
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <set_7segled_duration+0x8c>)
 800224e:	fb83 1302 	smull	r1, r3, r3, r2
 8002252:	1099      	asrs	r1, r3, #2
 8002254:	17d3      	asrs	r3, r2, #31
 8002256:	1ac9      	subs	r1, r1, r3
 8002258:	460b      	mov	r3, r1
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	440b      	add	r3, r1
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	1ad1      	subs	r1, r2, r3
 8002262:	f7ff f9d5 	bl	8001610 <set_7Segment_2>
		led1 = 0;
 8002266:	4b06      	ldr	r3, [pc, #24]	; (8002280 <set_7segled_duration+0x88>)
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
		set_Timer6(50);
 800226c:	2032      	movs	r0, #50	; 0x32
 800226e:	f000 f86f 	bl	8002350 <set_Timer6>
}
 8002272:	bf00      	nop
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000034 	.word	0x20000034
 8002280:	20000074 	.word	0x20000074
 8002284:	66666667 	.word	0x66666667

08002288 <set_Timer1>:

int timer6_flag = 1;
int timer6_counter = 0;

void set_Timer1(int duration)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
	timer1_counter =duration;
 8002290:	4a05      	ldr	r2, [pc, #20]	; (80022a8 <set_Timer1+0x20>)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6013      	str	r3, [r2, #0]
	timer1_flag =0;
 8002296:	4b05      	ldr	r3, [pc, #20]	; (80022ac <set_Timer1+0x24>)
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]

}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bc80      	pop	{r7}
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	20000094 	.word	0x20000094
 80022ac:	20000090 	.word	0x20000090

080022b0 <set_Timer2>:
void set_Timer2(int duration)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
	timer2_counter =duration;
 80022b8:	4a05      	ldr	r2, [pc, #20]	; (80022d0 <set_Timer2+0x20>)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6013      	str	r3, [r2, #0]
	timer2_flag =0;
 80022be:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <set_Timer2+0x24>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	2000009c 	.word	0x2000009c
 80022d4:	20000098 	.word	0x20000098

080022d8 <set_Timer3>:
void set_Timer3(int duration)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
	timer3_counter =duration;
 80022e0:	4a05      	ldr	r2, [pc, #20]	; (80022f8 <set_Timer3+0x20>)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6013      	str	r3, [r2, #0]
	timer3_flag =0;
 80022e6:	4b05      	ldr	r3, [pc, #20]	; (80022fc <set_Timer3+0x24>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bc80      	pop	{r7}
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	200000a4 	.word	0x200000a4
 80022fc:	200000a0 	.word	0x200000a0

08002300 <set_Timer4>:
void set_Timer4(int duration)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
	timer4_counter =duration;
 8002308:	4a05      	ldr	r2, [pc, #20]	; (8002320 <set_Timer4+0x20>)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6013      	str	r3, [r2, #0]
	timer4_flag =0;
 800230e:	4b05      	ldr	r3, [pc, #20]	; (8002324 <set_Timer4+0x24>)
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	bc80      	pop	{r7}
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	200000ac 	.word	0x200000ac
 8002324:	200000a8 	.word	0x200000a8

08002328 <set_Timer5>:
void set_Timer5(int duration)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
	timer5_counter =duration;
 8002330:	4a05      	ldr	r2, [pc, #20]	; (8002348 <set_Timer5+0x20>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6013      	str	r3, [r2, #0]
	timer5_flag =0;
 8002336:	4b05      	ldr	r3, [pc, #20]	; (800234c <set_Timer5+0x24>)
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	bc80      	pop	{r7}
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	200000b0 	.word	0x200000b0
 800234c:	20000030 	.word	0x20000030

08002350 <set_Timer6>:
void set_Timer6(int duration)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
	timer6_counter =duration;
 8002358:	4a05      	ldr	r2, [pc, #20]	; (8002370 <set_Timer6+0x20>)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6013      	str	r3, [r2, #0]
	timer6_flag =0;
 800235e:	4b05      	ldr	r3, [pc, #20]	; (8002374 <set_Timer6+0x24>)
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
}
 8002364:	bf00      	nop
 8002366:	370c      	adds	r7, #12
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	200000b4 	.word	0x200000b4
 8002374:	20000034 	.word	0x20000034

08002378 <timerRun>:
void timerRun()
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
	if(timer1_counter > 0)
 800237c:	4b31      	ldr	r3, [pc, #196]	; (8002444 <timerRun+0xcc>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	dd0b      	ble.n	800239c <timerRun+0x24>
	{
		timer1_counter--;
 8002384:	4b2f      	ldr	r3, [pc, #188]	; (8002444 <timerRun+0xcc>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	3b01      	subs	r3, #1
 800238a:	4a2e      	ldr	r2, [pc, #184]	; (8002444 <timerRun+0xcc>)
 800238c:	6013      	str	r3, [r2, #0]
		if(timer1_counter<=0)
 800238e:	4b2d      	ldr	r3, [pc, #180]	; (8002444 <timerRun+0xcc>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	dc02      	bgt.n	800239c <timerRun+0x24>
		{
			timer1_flag =1;
 8002396:	4b2c      	ldr	r3, [pc, #176]	; (8002448 <timerRun+0xd0>)
 8002398:	2201      	movs	r2, #1
 800239a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0)
 800239c:	4b2b      	ldr	r3, [pc, #172]	; (800244c <timerRun+0xd4>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	dd0b      	ble.n	80023bc <timerRun+0x44>
	{
		timer2_counter--;
 80023a4:	4b29      	ldr	r3, [pc, #164]	; (800244c <timerRun+0xd4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	3b01      	subs	r3, #1
 80023aa:	4a28      	ldr	r2, [pc, #160]	; (800244c <timerRun+0xd4>)
 80023ac:	6013      	str	r3, [r2, #0]
		if(timer2_counter<=0)
 80023ae:	4b27      	ldr	r3, [pc, #156]	; (800244c <timerRun+0xd4>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	dc02      	bgt.n	80023bc <timerRun+0x44>
		{
			timer2_flag =1;
 80023b6:	4b26      	ldr	r3, [pc, #152]	; (8002450 <timerRun+0xd8>)
 80023b8:	2201      	movs	r2, #1
 80023ba:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3_counter > 0)
 80023bc:	4b25      	ldr	r3, [pc, #148]	; (8002454 <timerRun+0xdc>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	dd0b      	ble.n	80023dc <timerRun+0x64>
	{
		timer3_counter--;
 80023c4:	4b23      	ldr	r3, [pc, #140]	; (8002454 <timerRun+0xdc>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	3b01      	subs	r3, #1
 80023ca:	4a22      	ldr	r2, [pc, #136]	; (8002454 <timerRun+0xdc>)
 80023cc:	6013      	str	r3, [r2, #0]
		if(timer3_counter<=0)
 80023ce:	4b21      	ldr	r3, [pc, #132]	; (8002454 <timerRun+0xdc>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	dc02      	bgt.n	80023dc <timerRun+0x64>
		{
			timer3_flag =1;
 80023d6:	4b20      	ldr	r3, [pc, #128]	; (8002458 <timerRun+0xe0>)
 80023d8:	2201      	movs	r2, #1
 80023da:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer4_counter > 0)
 80023dc:	4b1f      	ldr	r3, [pc, #124]	; (800245c <timerRun+0xe4>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	dd0b      	ble.n	80023fc <timerRun+0x84>
	{
		timer4_counter--;
 80023e4:	4b1d      	ldr	r3, [pc, #116]	; (800245c <timerRun+0xe4>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	3b01      	subs	r3, #1
 80023ea:	4a1c      	ldr	r2, [pc, #112]	; (800245c <timerRun+0xe4>)
 80023ec:	6013      	str	r3, [r2, #0]
		if(timer4_counter<=0)
 80023ee:	4b1b      	ldr	r3, [pc, #108]	; (800245c <timerRun+0xe4>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	dc02      	bgt.n	80023fc <timerRun+0x84>
		{
			timer4_flag =1;
 80023f6:	4b1a      	ldr	r3, [pc, #104]	; (8002460 <timerRun+0xe8>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer5_counter > 0)
 80023fc:	4b19      	ldr	r3, [pc, #100]	; (8002464 <timerRun+0xec>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	dd0b      	ble.n	800241c <timerRun+0xa4>
	{
		timer5_counter--;
 8002404:	4b17      	ldr	r3, [pc, #92]	; (8002464 <timerRun+0xec>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	3b01      	subs	r3, #1
 800240a:	4a16      	ldr	r2, [pc, #88]	; (8002464 <timerRun+0xec>)
 800240c:	6013      	str	r3, [r2, #0]
		if(timer5_counter<=0)
 800240e:	4b15      	ldr	r3, [pc, #84]	; (8002464 <timerRun+0xec>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	dc02      	bgt.n	800241c <timerRun+0xa4>
		{
			timer5_flag =1;
 8002416:	4b14      	ldr	r3, [pc, #80]	; (8002468 <timerRun+0xf0>)
 8002418:	2201      	movs	r2, #1
 800241a:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer6_counter > 0)
 800241c:	4b13      	ldr	r3, [pc, #76]	; (800246c <timerRun+0xf4>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	dd0b      	ble.n	800243c <timerRun+0xc4>
	{
		timer6_counter--;
 8002424:	4b11      	ldr	r3, [pc, #68]	; (800246c <timerRun+0xf4>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	3b01      	subs	r3, #1
 800242a:	4a10      	ldr	r2, [pc, #64]	; (800246c <timerRun+0xf4>)
 800242c:	6013      	str	r3, [r2, #0]
		if(timer6_counter<=0)
 800242e:	4b0f      	ldr	r3, [pc, #60]	; (800246c <timerRun+0xf4>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2b00      	cmp	r3, #0
 8002434:	dc02      	bgt.n	800243c <timerRun+0xc4>
		{
			timer6_flag =1;
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <timerRun+0xf8>)
 8002438:	2201      	movs	r2, #1
 800243a:	601a      	str	r2, [r3, #0]
		}
	}
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr
 8002444:	20000094 	.word	0x20000094
 8002448:	20000090 	.word	0x20000090
 800244c:	2000009c 	.word	0x2000009c
 8002450:	20000098 	.word	0x20000098
 8002454:	200000a4 	.word	0x200000a4
 8002458:	200000a0 	.word	0x200000a0
 800245c:	200000ac 	.word	0x200000ac
 8002460:	200000a8 	.word	0x200000a8
 8002464:	200000b0 	.word	0x200000b0
 8002468:	20000030 	.word	0x20000030
 800246c:	200000b4 	.word	0x200000b4
 8002470:	20000034 	.word	0x20000034

08002474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800247a:	4b15      	ldr	r3, [pc, #84]	; (80024d0 <HAL_MspInit+0x5c>)
 800247c:	699b      	ldr	r3, [r3, #24]
 800247e:	4a14      	ldr	r2, [pc, #80]	; (80024d0 <HAL_MspInit+0x5c>)
 8002480:	f043 0301 	orr.w	r3, r3, #1
 8002484:	6193      	str	r3, [r2, #24]
 8002486:	4b12      	ldr	r3, [pc, #72]	; (80024d0 <HAL_MspInit+0x5c>)
 8002488:	699b      	ldr	r3, [r3, #24]
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	60bb      	str	r3, [r7, #8]
 8002490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002492:	4b0f      	ldr	r3, [pc, #60]	; (80024d0 <HAL_MspInit+0x5c>)
 8002494:	69db      	ldr	r3, [r3, #28]
 8002496:	4a0e      	ldr	r2, [pc, #56]	; (80024d0 <HAL_MspInit+0x5c>)
 8002498:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800249c:	61d3      	str	r3, [r2, #28]
 800249e:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <HAL_MspInit+0x5c>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a6:	607b      	str	r3, [r7, #4]
 80024a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80024aa:	4b0a      	ldr	r3, [pc, #40]	; (80024d4 <HAL_MspInit+0x60>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	4a04      	ldr	r2, [pc, #16]	; (80024d4 <HAL_MspInit+0x60>)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024c6:	bf00      	nop
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr
 80024d0:	40021000 	.word	0x40021000
 80024d4:	40010000 	.word	0x40010000

080024d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e8:	d113      	bne.n	8002512 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024ea:	4b0c      	ldr	r3, [pc, #48]	; (800251c <HAL_TIM_Base_MspInit+0x44>)
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	4a0b      	ldr	r2, [pc, #44]	; (800251c <HAL_TIM_Base_MspInit+0x44>)
 80024f0:	f043 0301 	orr.w	r3, r3, #1
 80024f4:	61d3      	str	r3, [r2, #28]
 80024f6:	4b09      	ldr	r3, [pc, #36]	; (800251c <HAL_TIM_Base_MspInit+0x44>)
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	60fb      	str	r3, [r7, #12]
 8002500:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002502:	2200      	movs	r2, #0
 8002504:	2100      	movs	r1, #0
 8002506:	201c      	movs	r0, #28
 8002508:	f000 f9a1 	bl	800284e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800250c:	201c      	movs	r0, #28
 800250e:	f000 f9ba 	bl	8002886 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002512:	bf00      	nop
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000

08002520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002524:	e7fe      	b.n	8002524 <NMI_Handler+0x4>

08002526 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800252a:	e7fe      	b.n	800252a <HardFault_Handler+0x4>

0800252c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002530:	e7fe      	b.n	8002530 <MemManage_Handler+0x4>

08002532 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002532:	b480      	push	{r7}
 8002534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002536:	e7fe      	b.n	8002536 <BusFault_Handler+0x4>

08002538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800253c:	e7fe      	b.n	800253c <UsageFault_Handler+0x4>

0800253e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800253e:	b480      	push	{r7}
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr

0800254a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800254a:	b480      	push	{r7}
 800254c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	46bd      	mov	sp, r7
 8002552:	bc80      	pop	{r7}
 8002554:	4770      	bx	lr

08002556 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002556:	b480      	push	{r7}
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr

08002562 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002566:	f000 f87f 	bl	8002668 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
	...

08002570 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002574:	4802      	ldr	r0, [pc, #8]	; (8002580 <TIM2_IRQHandler+0x10>)
 8002576:	f000 ffc3 	bl	8003500 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	200000b8 	.word	0x200000b8

08002584 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr

08002590 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002590:	f7ff fff8 	bl	8002584 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002594:	480b      	ldr	r0, [pc, #44]	; (80025c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002596:	490c      	ldr	r1, [pc, #48]	; (80025c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002598:	4a0c      	ldr	r2, [pc, #48]	; (80025cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800259a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800259c:	e002      	b.n	80025a4 <LoopCopyDataInit>

0800259e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800259e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025a2:	3304      	adds	r3, #4

080025a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025a8:	d3f9      	bcc.n	800259e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025aa:	4a09      	ldr	r2, [pc, #36]	; (80025d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80025ac:	4c09      	ldr	r4, [pc, #36]	; (80025d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025b0:	e001      	b.n	80025b6 <LoopFillZerobss>

080025b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025b4:	3204      	adds	r2, #4

080025b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025b8:	d3fb      	bcc.n	80025b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025ba:	f001 faed 	bl	8003b98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025be:	f7fe fedf 	bl	8001380 <main>
  bx lr
 80025c2:	4770      	bx	lr
  ldr r0, =_sdata
 80025c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025c8:	20000044 	.word	0x20000044
  ldr r2, =_sidata
 80025cc:	08003c34 	.word	0x08003c34
  ldr r2, =_sbss
 80025d0:	20000044 	.word	0x20000044
  ldr r4, =_ebss
 80025d4:	20000104 	.word	0x20000104

080025d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025d8:	e7fe      	b.n	80025d8 <ADC1_2_IRQHandler>
	...

080025dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025e0:	4b08      	ldr	r3, [pc, #32]	; (8002604 <HAL_Init+0x28>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a07      	ldr	r2, [pc, #28]	; (8002604 <HAL_Init+0x28>)
 80025e6:	f043 0310 	orr.w	r3, r3, #16
 80025ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025ec:	2003      	movs	r0, #3
 80025ee:	f000 f923 	bl	8002838 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025f2:	200f      	movs	r0, #15
 80025f4:	f000 f808 	bl	8002608 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025f8:	f7ff ff3c 	bl	8002474 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40022000 	.word	0x40022000

08002608 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002610:	4b12      	ldr	r3, [pc, #72]	; (800265c <HAL_InitTick+0x54>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	4b12      	ldr	r3, [pc, #72]	; (8002660 <HAL_InitTick+0x58>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	4619      	mov	r1, r3
 800261a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800261e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002622:	fbb2 f3f3 	udiv	r3, r2, r3
 8002626:	4618      	mov	r0, r3
 8002628:	f000 f93b 	bl	80028a2 <HAL_SYSTICK_Config>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e00e      	b.n	8002654 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2b0f      	cmp	r3, #15
 800263a:	d80a      	bhi.n	8002652 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800263c:	2200      	movs	r2, #0
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	f04f 30ff 	mov.w	r0, #4294967295
 8002644:	f000 f903 	bl	800284e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002648:	4a06      	ldr	r2, [pc, #24]	; (8002664 <HAL_InitTick+0x5c>)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800264e:	2300      	movs	r3, #0
 8002650:	e000      	b.n	8002654 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
}
 8002654:	4618      	mov	r0, r3
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20000038 	.word	0x20000038
 8002660:	20000040 	.word	0x20000040
 8002664:	2000003c 	.word	0x2000003c

08002668 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800266c:	4b05      	ldr	r3, [pc, #20]	; (8002684 <HAL_IncTick+0x1c>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	461a      	mov	r2, r3
 8002672:	4b05      	ldr	r3, [pc, #20]	; (8002688 <HAL_IncTick+0x20>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4413      	add	r3, r2
 8002678:	4a03      	ldr	r2, [pc, #12]	; (8002688 <HAL_IncTick+0x20>)
 800267a:	6013      	str	r3, [r2, #0]
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr
 8002684:	20000040 	.word	0x20000040
 8002688:	20000100 	.word	0x20000100

0800268c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  return uwTick;
 8002690:	4b02      	ldr	r3, [pc, #8]	; (800269c <HAL_GetTick+0x10>)
 8002692:	681b      	ldr	r3, [r3, #0]
}
 8002694:	4618      	mov	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	bc80      	pop	{r7}
 800269a:	4770      	bx	lr
 800269c:	20000100 	.word	0x20000100

080026a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026b0:	4b0c      	ldr	r3, [pc, #48]	; (80026e4 <__NVIC_SetPriorityGrouping+0x44>)
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026bc:	4013      	ands	r3, r2
 80026be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026d2:	4a04      	ldr	r2, [pc, #16]	; (80026e4 <__NVIC_SetPriorityGrouping+0x44>)
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	60d3      	str	r3, [r2, #12]
}
 80026d8:	bf00      	nop
 80026da:	3714      	adds	r7, #20
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	e000ed00 	.word	0xe000ed00

080026e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026ec:	4b04      	ldr	r3, [pc, #16]	; (8002700 <__NVIC_GetPriorityGrouping+0x18>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	0a1b      	lsrs	r3, r3, #8
 80026f2:	f003 0307 	and.w	r3, r3, #7
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bc80      	pop	{r7}
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	e000ed00 	.word	0xe000ed00

08002704 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800270e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002712:	2b00      	cmp	r3, #0
 8002714:	db0b      	blt.n	800272e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	f003 021f 	and.w	r2, r3, #31
 800271c:	4906      	ldr	r1, [pc, #24]	; (8002738 <__NVIC_EnableIRQ+0x34>)
 800271e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002722:	095b      	lsrs	r3, r3, #5
 8002724:	2001      	movs	r0, #1
 8002726:	fa00 f202 	lsl.w	r2, r0, r2
 800272a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr
 8002738:	e000e100 	.word	0xe000e100

0800273c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	6039      	str	r1, [r7, #0]
 8002746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274c:	2b00      	cmp	r3, #0
 800274e:	db0a      	blt.n	8002766 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	b2da      	uxtb	r2, r3
 8002754:	490c      	ldr	r1, [pc, #48]	; (8002788 <__NVIC_SetPriority+0x4c>)
 8002756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275a:	0112      	lsls	r2, r2, #4
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	440b      	add	r3, r1
 8002760:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002764:	e00a      	b.n	800277c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	b2da      	uxtb	r2, r3
 800276a:	4908      	ldr	r1, [pc, #32]	; (800278c <__NVIC_SetPriority+0x50>)
 800276c:	79fb      	ldrb	r3, [r7, #7]
 800276e:	f003 030f 	and.w	r3, r3, #15
 8002772:	3b04      	subs	r3, #4
 8002774:	0112      	lsls	r2, r2, #4
 8002776:	b2d2      	uxtb	r2, r2
 8002778:	440b      	add	r3, r1
 800277a:	761a      	strb	r2, [r3, #24]
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	e000e100 	.word	0xe000e100
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002790:	b480      	push	{r7}
 8002792:	b089      	sub	sp, #36	; 0x24
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f003 0307 	and.w	r3, r3, #7
 80027a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	f1c3 0307 	rsb	r3, r3, #7
 80027aa:	2b04      	cmp	r3, #4
 80027ac:	bf28      	it	cs
 80027ae:	2304      	movcs	r3, #4
 80027b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	3304      	adds	r3, #4
 80027b6:	2b06      	cmp	r3, #6
 80027b8:	d902      	bls.n	80027c0 <NVIC_EncodePriority+0x30>
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	3b03      	subs	r3, #3
 80027be:	e000      	b.n	80027c2 <NVIC_EncodePriority+0x32>
 80027c0:	2300      	movs	r3, #0
 80027c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c4:	f04f 32ff 	mov.w	r2, #4294967295
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	43da      	mvns	r2, r3
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	401a      	ands	r2, r3
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027d8:	f04f 31ff 	mov.w	r1, #4294967295
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	fa01 f303 	lsl.w	r3, r1, r3
 80027e2:	43d9      	mvns	r1, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e8:	4313      	orrs	r3, r2
         );
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3724      	adds	r7, #36	; 0x24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3b01      	subs	r3, #1
 8002800:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002804:	d301      	bcc.n	800280a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002806:	2301      	movs	r3, #1
 8002808:	e00f      	b.n	800282a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800280a:	4a0a      	ldr	r2, [pc, #40]	; (8002834 <SysTick_Config+0x40>)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3b01      	subs	r3, #1
 8002810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002812:	210f      	movs	r1, #15
 8002814:	f04f 30ff 	mov.w	r0, #4294967295
 8002818:	f7ff ff90 	bl	800273c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <SysTick_Config+0x40>)
 800281e:	2200      	movs	r2, #0
 8002820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002822:	4b04      	ldr	r3, [pc, #16]	; (8002834 <SysTick_Config+0x40>)
 8002824:	2207      	movs	r2, #7
 8002826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	e000e010 	.word	0xe000e010

08002838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff ff2d 	bl	80026a0 <__NVIC_SetPriorityGrouping>
}
 8002846:	bf00      	nop
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800284e:	b580      	push	{r7, lr}
 8002850:	b086      	sub	sp, #24
 8002852:	af00      	add	r7, sp, #0
 8002854:	4603      	mov	r3, r0
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	607a      	str	r2, [r7, #4]
 800285a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800285c:	2300      	movs	r3, #0
 800285e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002860:	f7ff ff42 	bl	80026e8 <__NVIC_GetPriorityGrouping>
 8002864:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	68b9      	ldr	r1, [r7, #8]
 800286a:	6978      	ldr	r0, [r7, #20]
 800286c:	f7ff ff90 	bl	8002790 <NVIC_EncodePriority>
 8002870:	4602      	mov	r2, r0
 8002872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002876:	4611      	mov	r1, r2
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff ff5f 	bl	800273c <__NVIC_SetPriority>
}
 800287e:	bf00      	nop
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b082      	sub	sp, #8
 800288a:	af00      	add	r7, sp, #0
 800288c:	4603      	mov	r3, r0
 800288e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff ff35 	bl	8002704 <__NVIC_EnableIRQ>
}
 800289a:	bf00      	nop
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b082      	sub	sp, #8
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7ff ffa2 	bl	80027f4 <SysTick_Config>
 80028b0:	4603      	mov	r3, r0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
	...

080028bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028bc:	b480      	push	{r7}
 80028be:	b08b      	sub	sp, #44	; 0x2c
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028c6:	2300      	movs	r3, #0
 80028c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028ca:	2300      	movs	r3, #0
 80028cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ce:	e148      	b.n	8002b62 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028d0:	2201      	movs	r2, #1
 80028d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	69fa      	ldr	r2, [r7, #28]
 80028e0:	4013      	ands	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	f040 8137 	bne.w	8002b5c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	4aa3      	ldr	r2, [pc, #652]	; (8002b80 <HAL_GPIO_Init+0x2c4>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d05e      	beq.n	80029b6 <HAL_GPIO_Init+0xfa>
 80028f8:	4aa1      	ldr	r2, [pc, #644]	; (8002b80 <HAL_GPIO_Init+0x2c4>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d875      	bhi.n	80029ea <HAL_GPIO_Init+0x12e>
 80028fe:	4aa1      	ldr	r2, [pc, #644]	; (8002b84 <HAL_GPIO_Init+0x2c8>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d058      	beq.n	80029b6 <HAL_GPIO_Init+0xfa>
 8002904:	4a9f      	ldr	r2, [pc, #636]	; (8002b84 <HAL_GPIO_Init+0x2c8>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d86f      	bhi.n	80029ea <HAL_GPIO_Init+0x12e>
 800290a:	4a9f      	ldr	r2, [pc, #636]	; (8002b88 <HAL_GPIO_Init+0x2cc>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d052      	beq.n	80029b6 <HAL_GPIO_Init+0xfa>
 8002910:	4a9d      	ldr	r2, [pc, #628]	; (8002b88 <HAL_GPIO_Init+0x2cc>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d869      	bhi.n	80029ea <HAL_GPIO_Init+0x12e>
 8002916:	4a9d      	ldr	r2, [pc, #628]	; (8002b8c <HAL_GPIO_Init+0x2d0>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d04c      	beq.n	80029b6 <HAL_GPIO_Init+0xfa>
 800291c:	4a9b      	ldr	r2, [pc, #620]	; (8002b8c <HAL_GPIO_Init+0x2d0>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d863      	bhi.n	80029ea <HAL_GPIO_Init+0x12e>
 8002922:	4a9b      	ldr	r2, [pc, #620]	; (8002b90 <HAL_GPIO_Init+0x2d4>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d046      	beq.n	80029b6 <HAL_GPIO_Init+0xfa>
 8002928:	4a99      	ldr	r2, [pc, #612]	; (8002b90 <HAL_GPIO_Init+0x2d4>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d85d      	bhi.n	80029ea <HAL_GPIO_Init+0x12e>
 800292e:	2b12      	cmp	r3, #18
 8002930:	d82a      	bhi.n	8002988 <HAL_GPIO_Init+0xcc>
 8002932:	2b12      	cmp	r3, #18
 8002934:	d859      	bhi.n	80029ea <HAL_GPIO_Init+0x12e>
 8002936:	a201      	add	r2, pc, #4	; (adr r2, 800293c <HAL_GPIO_Init+0x80>)
 8002938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800293c:	080029b7 	.word	0x080029b7
 8002940:	08002991 	.word	0x08002991
 8002944:	080029a3 	.word	0x080029a3
 8002948:	080029e5 	.word	0x080029e5
 800294c:	080029eb 	.word	0x080029eb
 8002950:	080029eb 	.word	0x080029eb
 8002954:	080029eb 	.word	0x080029eb
 8002958:	080029eb 	.word	0x080029eb
 800295c:	080029eb 	.word	0x080029eb
 8002960:	080029eb 	.word	0x080029eb
 8002964:	080029eb 	.word	0x080029eb
 8002968:	080029eb 	.word	0x080029eb
 800296c:	080029eb 	.word	0x080029eb
 8002970:	080029eb 	.word	0x080029eb
 8002974:	080029eb 	.word	0x080029eb
 8002978:	080029eb 	.word	0x080029eb
 800297c:	080029eb 	.word	0x080029eb
 8002980:	08002999 	.word	0x08002999
 8002984:	080029ad 	.word	0x080029ad
 8002988:	4a82      	ldr	r2, [pc, #520]	; (8002b94 <HAL_GPIO_Init+0x2d8>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d013      	beq.n	80029b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800298e:	e02c      	b.n	80029ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	623b      	str	r3, [r7, #32]
          break;
 8002996:	e029      	b.n	80029ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	3304      	adds	r3, #4
 800299e:	623b      	str	r3, [r7, #32]
          break;
 80029a0:	e024      	b.n	80029ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	3308      	adds	r3, #8
 80029a8:	623b      	str	r3, [r7, #32]
          break;
 80029aa:	e01f      	b.n	80029ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	330c      	adds	r3, #12
 80029b2:	623b      	str	r3, [r7, #32]
          break;
 80029b4:	e01a      	b.n	80029ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d102      	bne.n	80029c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80029be:	2304      	movs	r3, #4
 80029c0:	623b      	str	r3, [r7, #32]
          break;
 80029c2:	e013      	b.n	80029ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d105      	bne.n	80029d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029cc:	2308      	movs	r3, #8
 80029ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	69fa      	ldr	r2, [r7, #28]
 80029d4:	611a      	str	r2, [r3, #16]
          break;
 80029d6:	e009      	b.n	80029ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029d8:	2308      	movs	r3, #8
 80029da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69fa      	ldr	r2, [r7, #28]
 80029e0:	615a      	str	r2, [r3, #20]
          break;
 80029e2:	e003      	b.n	80029ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029e4:	2300      	movs	r3, #0
 80029e6:	623b      	str	r3, [r7, #32]
          break;
 80029e8:	e000      	b.n	80029ec <HAL_GPIO_Init+0x130>
          break;
 80029ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	2bff      	cmp	r3, #255	; 0xff
 80029f0:	d801      	bhi.n	80029f6 <HAL_GPIO_Init+0x13a>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	e001      	b.n	80029fa <HAL_GPIO_Init+0x13e>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	3304      	adds	r3, #4
 80029fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	2bff      	cmp	r3, #255	; 0xff
 8002a00:	d802      	bhi.n	8002a08 <HAL_GPIO_Init+0x14c>
 8002a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	e002      	b.n	8002a0e <HAL_GPIO_Init+0x152>
 8002a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0a:	3b08      	subs	r3, #8
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	210f      	movs	r1, #15
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	401a      	ands	r2, r3
 8002a20:	6a39      	ldr	r1, [r7, #32]
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	fa01 f303 	lsl.w	r3, r1, r3
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	f000 8090 	beq.w	8002b5c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a3c:	4b56      	ldr	r3, [pc, #344]	; (8002b98 <HAL_GPIO_Init+0x2dc>)
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	4a55      	ldr	r2, [pc, #340]	; (8002b98 <HAL_GPIO_Init+0x2dc>)
 8002a42:	f043 0301 	orr.w	r3, r3, #1
 8002a46:	6193      	str	r3, [r2, #24]
 8002a48:	4b53      	ldr	r3, [pc, #332]	; (8002b98 <HAL_GPIO_Init+0x2dc>)
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	60bb      	str	r3, [r7, #8]
 8002a52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a54:	4a51      	ldr	r2, [pc, #324]	; (8002b9c <HAL_GPIO_Init+0x2e0>)
 8002a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a58:	089b      	lsrs	r3, r3, #2
 8002a5a:	3302      	adds	r3, #2
 8002a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a64:	f003 0303 	and.w	r3, r3, #3
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	220f      	movs	r2, #15
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	4013      	ands	r3, r2
 8002a76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	4a49      	ldr	r2, [pc, #292]	; (8002ba0 <HAL_GPIO_Init+0x2e4>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d00d      	beq.n	8002a9c <HAL_GPIO_Init+0x1e0>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a48      	ldr	r2, [pc, #288]	; (8002ba4 <HAL_GPIO_Init+0x2e8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d007      	beq.n	8002a98 <HAL_GPIO_Init+0x1dc>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	4a47      	ldr	r2, [pc, #284]	; (8002ba8 <HAL_GPIO_Init+0x2ec>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d101      	bne.n	8002a94 <HAL_GPIO_Init+0x1d8>
 8002a90:	2302      	movs	r3, #2
 8002a92:	e004      	b.n	8002a9e <HAL_GPIO_Init+0x1e2>
 8002a94:	2303      	movs	r3, #3
 8002a96:	e002      	b.n	8002a9e <HAL_GPIO_Init+0x1e2>
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e000      	b.n	8002a9e <HAL_GPIO_Init+0x1e2>
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aa0:	f002 0203 	and.w	r2, r2, #3
 8002aa4:	0092      	lsls	r2, r2, #2
 8002aa6:	4093      	lsls	r3, r2
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002aae:	493b      	ldr	r1, [pc, #236]	; (8002b9c <HAL_GPIO_Init+0x2e0>)
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab2:	089b      	lsrs	r3, r3, #2
 8002ab4:	3302      	adds	r3, #2
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d006      	beq.n	8002ad6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ac8:	4b38      	ldr	r3, [pc, #224]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	4937      	ldr	r1, [pc, #220]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	608b      	str	r3, [r1, #8]
 8002ad4:	e006      	b.n	8002ae4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ad6:	4b35      	ldr	r3, [pc, #212]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002ad8:	689a      	ldr	r2, [r3, #8]
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	43db      	mvns	r3, r3
 8002ade:	4933      	ldr	r1, [pc, #204]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d006      	beq.n	8002afe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002af0:	4b2e      	ldr	r3, [pc, #184]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002af2:	68da      	ldr	r2, [r3, #12]
 8002af4:	492d      	ldr	r1, [pc, #180]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	60cb      	str	r3, [r1, #12]
 8002afc:	e006      	b.n	8002b0c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002afe:	4b2b      	ldr	r3, [pc, #172]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	43db      	mvns	r3, r3
 8002b06:	4929      	ldr	r1, [pc, #164]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b08:	4013      	ands	r3, r2
 8002b0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d006      	beq.n	8002b26 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b18:	4b24      	ldr	r3, [pc, #144]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	4923      	ldr	r1, [pc, #140]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	604b      	str	r3, [r1, #4]
 8002b24:	e006      	b.n	8002b34 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b26:	4b21      	ldr	r3, [pc, #132]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	491f      	ldr	r1, [pc, #124]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b30:	4013      	ands	r3, r2
 8002b32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d006      	beq.n	8002b4e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b40:	4b1a      	ldr	r3, [pc, #104]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	4919      	ldr	r1, [pc, #100]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	600b      	str	r3, [r1, #0]
 8002b4c:	e006      	b.n	8002b5c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b4e:	4b17      	ldr	r3, [pc, #92]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	43db      	mvns	r3, r3
 8002b56:	4915      	ldr	r1, [pc, #84]	; (8002bac <HAL_GPIO_Init+0x2f0>)
 8002b58:	4013      	ands	r3, r2
 8002b5a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5e:	3301      	adds	r3, #1
 8002b60:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b68:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f47f aeaf 	bne.w	80028d0 <HAL_GPIO_Init+0x14>
  }
}
 8002b72:	bf00      	nop
 8002b74:	bf00      	nop
 8002b76:	372c      	adds	r7, #44	; 0x2c
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bc80      	pop	{r7}
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	10320000 	.word	0x10320000
 8002b84:	10310000 	.word	0x10310000
 8002b88:	10220000 	.word	0x10220000
 8002b8c:	10210000 	.word	0x10210000
 8002b90:	10120000 	.word	0x10120000
 8002b94:	10110000 	.word	0x10110000
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	40010000 	.word	0x40010000
 8002ba0:	40010800 	.word	0x40010800
 8002ba4:	40010c00 	.word	0x40010c00
 8002ba8:	40011000 	.word	0x40011000
 8002bac:	40010400 	.word	0x40010400

08002bb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	887b      	ldrh	r3, [r7, #2]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	73fb      	strb	r3, [r7, #15]
 8002bcc:	e001      	b.n	8002bd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3714      	adds	r7, #20
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr

08002bde <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
 8002be6:	460b      	mov	r3, r1
 8002be8:	807b      	strh	r3, [r7, #2]
 8002bea:	4613      	mov	r3, r2
 8002bec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bee:	787b      	ldrb	r3, [r7, #1]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d003      	beq.n	8002bfc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bf4:	887a      	ldrh	r2, [r7, #2]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002bfa:	e003      	b.n	8002c04 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002bfc:	887b      	ldrh	r3, [r7, #2]
 8002bfe:	041a      	lsls	r2, r3, #16
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	611a      	str	r2, [r3, #16]
}
 8002c04:	bf00      	nop
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr
	...

08002c10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e26c      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f000 8087 	beq.w	8002d3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c30:	4b92      	ldr	r3, [pc, #584]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f003 030c 	and.w	r3, r3, #12
 8002c38:	2b04      	cmp	r3, #4
 8002c3a:	d00c      	beq.n	8002c56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c3c:	4b8f      	ldr	r3, [pc, #572]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f003 030c 	and.w	r3, r3, #12
 8002c44:	2b08      	cmp	r3, #8
 8002c46:	d112      	bne.n	8002c6e <HAL_RCC_OscConfig+0x5e>
 8002c48:	4b8c      	ldr	r3, [pc, #560]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c54:	d10b      	bne.n	8002c6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c56:	4b89      	ldr	r3, [pc, #548]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d06c      	beq.n	8002d3c <HAL_RCC_OscConfig+0x12c>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d168      	bne.n	8002d3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e246      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c76:	d106      	bne.n	8002c86 <HAL_RCC_OscConfig+0x76>
 8002c78:	4b80      	ldr	r3, [pc, #512]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a7f      	ldr	r2, [pc, #508]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002c7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c82:	6013      	str	r3, [r2, #0]
 8002c84:	e02e      	b.n	8002ce4 <HAL_RCC_OscConfig+0xd4>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10c      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x98>
 8002c8e:	4b7b      	ldr	r3, [pc, #492]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a7a      	ldr	r2, [pc, #488]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002c94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c98:	6013      	str	r3, [r2, #0]
 8002c9a:	4b78      	ldr	r3, [pc, #480]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a77      	ldr	r2, [pc, #476]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002ca0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ca4:	6013      	str	r3, [r2, #0]
 8002ca6:	e01d      	b.n	8002ce4 <HAL_RCC_OscConfig+0xd4>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cb0:	d10c      	bne.n	8002ccc <HAL_RCC_OscConfig+0xbc>
 8002cb2:	4b72      	ldr	r3, [pc, #456]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a71      	ldr	r2, [pc, #452]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002cb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cbc:	6013      	str	r3, [r2, #0]
 8002cbe:	4b6f      	ldr	r3, [pc, #444]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a6e      	ldr	r2, [pc, #440]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002cc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	e00b      	b.n	8002ce4 <HAL_RCC_OscConfig+0xd4>
 8002ccc:	4b6b      	ldr	r3, [pc, #428]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a6a      	ldr	r2, [pc, #424]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cd6:	6013      	str	r3, [r2, #0]
 8002cd8:	4b68      	ldr	r3, [pc, #416]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a67      	ldr	r2, [pc, #412]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ce2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d013      	beq.n	8002d14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cec:	f7ff fcce 	bl	800268c <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf2:	e008      	b.n	8002d06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cf4:	f7ff fcca 	bl	800268c <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b64      	cmp	r3, #100	; 0x64
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e1fa      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d06:	4b5d      	ldr	r3, [pc, #372]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0f0      	beq.n	8002cf4 <HAL_RCC_OscConfig+0xe4>
 8002d12:	e014      	b.n	8002d3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d14:	f7ff fcba 	bl	800268c <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d1c:	f7ff fcb6 	bl	800268c <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b64      	cmp	r3, #100	; 0x64
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e1e6      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d2e:	4b53      	ldr	r3, [pc, #332]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1f0      	bne.n	8002d1c <HAL_RCC_OscConfig+0x10c>
 8002d3a:	e000      	b.n	8002d3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d063      	beq.n	8002e12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d4a:	4b4c      	ldr	r3, [pc, #304]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f003 030c 	and.w	r3, r3, #12
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00b      	beq.n	8002d6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d56:	4b49      	ldr	r3, [pc, #292]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f003 030c 	and.w	r3, r3, #12
 8002d5e:	2b08      	cmp	r3, #8
 8002d60:	d11c      	bne.n	8002d9c <HAL_RCC_OscConfig+0x18c>
 8002d62:	4b46      	ldr	r3, [pc, #280]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d116      	bne.n	8002d9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d6e:	4b43      	ldr	r3, [pc, #268]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d005      	beq.n	8002d86 <HAL_RCC_OscConfig+0x176>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d001      	beq.n	8002d86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e1ba      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d86:	4b3d      	ldr	r3, [pc, #244]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	00db      	lsls	r3, r3, #3
 8002d94:	4939      	ldr	r1, [pc, #228]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d9a:	e03a      	b.n	8002e12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d020      	beq.n	8002de6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002da4:	4b36      	ldr	r3, [pc, #216]	; (8002e80 <HAL_RCC_OscConfig+0x270>)
 8002da6:	2201      	movs	r2, #1
 8002da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002daa:	f7ff fc6f 	bl	800268c <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002db0:	e008      	b.n	8002dc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db2:	f7ff fc6b 	bl	800268c <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e19b      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc4:	4b2d      	ldr	r3, [pc, #180]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d0f0      	beq.n	8002db2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd0:	4b2a      	ldr	r3, [pc, #168]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	695b      	ldr	r3, [r3, #20]
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	4927      	ldr	r1, [pc, #156]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002de0:	4313      	orrs	r3, r2
 8002de2:	600b      	str	r3, [r1, #0]
 8002de4:	e015      	b.n	8002e12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002de6:	4b26      	ldr	r3, [pc, #152]	; (8002e80 <HAL_RCC_OscConfig+0x270>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dec:	f7ff fc4e 	bl	800268c <HAL_GetTick>
 8002df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002df4:	f7ff fc4a 	bl	800268c <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e17a      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e06:	4b1d      	ldr	r3, [pc, #116]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0302 	and.w	r3, r3, #2
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1f0      	bne.n	8002df4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0308 	and.w	r3, r3, #8
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d03a      	beq.n	8002e94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	699b      	ldr	r3, [r3, #24]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d019      	beq.n	8002e5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e26:	4b17      	ldr	r3, [pc, #92]	; (8002e84 <HAL_RCC_OscConfig+0x274>)
 8002e28:	2201      	movs	r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e2c:	f7ff fc2e 	bl	800268c <HAL_GetTick>
 8002e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e34:	f7ff fc2a 	bl	800268c <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e15a      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e46:	4b0d      	ldr	r3, [pc, #52]	; (8002e7c <HAL_RCC_OscConfig+0x26c>)
 8002e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d0f0      	beq.n	8002e34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e52:	2001      	movs	r0, #1
 8002e54:	f000 fa9a 	bl	800338c <RCC_Delay>
 8002e58:	e01c      	b.n	8002e94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e5a:	4b0a      	ldr	r3, [pc, #40]	; (8002e84 <HAL_RCC_OscConfig+0x274>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e60:	f7ff fc14 	bl	800268c <HAL_GetTick>
 8002e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e66:	e00f      	b.n	8002e88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e68:	f7ff fc10 	bl	800268c <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d908      	bls.n	8002e88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e140      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
 8002e7a:	bf00      	nop
 8002e7c:	40021000 	.word	0x40021000
 8002e80:	42420000 	.word	0x42420000
 8002e84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e88:	4b9e      	ldr	r3, [pc, #632]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1e9      	bne.n	8002e68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0304 	and.w	r3, r3, #4
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 80a6 	beq.w	8002fee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ea6:	4b97      	ldr	r3, [pc, #604]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002ea8:	69db      	ldr	r3, [r3, #28]
 8002eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10d      	bne.n	8002ece <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eb2:	4b94      	ldr	r3, [pc, #592]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	4a93      	ldr	r2, [pc, #588]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ebc:	61d3      	str	r3, [r2, #28]
 8002ebe:	4b91      	ldr	r3, [pc, #580]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec6:	60bb      	str	r3, [r7, #8]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ece:	4b8e      	ldr	r3, [pc, #568]	; (8003108 <HAL_RCC_OscConfig+0x4f8>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d118      	bne.n	8002f0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eda:	4b8b      	ldr	r3, [pc, #556]	; (8003108 <HAL_RCC_OscConfig+0x4f8>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a8a      	ldr	r2, [pc, #552]	; (8003108 <HAL_RCC_OscConfig+0x4f8>)
 8002ee0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ee4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ee6:	f7ff fbd1 	bl	800268c <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eec:	e008      	b.n	8002f00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eee:	f7ff fbcd 	bl	800268c <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b64      	cmp	r3, #100	; 0x64
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e0fd      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f00:	4b81      	ldr	r3, [pc, #516]	; (8003108 <HAL_RCC_OscConfig+0x4f8>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d0f0      	beq.n	8002eee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d106      	bne.n	8002f22 <HAL_RCC_OscConfig+0x312>
 8002f14:	4b7b      	ldr	r3, [pc, #492]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	4a7a      	ldr	r2, [pc, #488]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f1a:	f043 0301 	orr.w	r3, r3, #1
 8002f1e:	6213      	str	r3, [r2, #32]
 8002f20:	e02d      	b.n	8002f7e <HAL_RCC_OscConfig+0x36e>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10c      	bne.n	8002f44 <HAL_RCC_OscConfig+0x334>
 8002f2a:	4b76      	ldr	r3, [pc, #472]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	4a75      	ldr	r2, [pc, #468]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f30:	f023 0301 	bic.w	r3, r3, #1
 8002f34:	6213      	str	r3, [r2, #32]
 8002f36:	4b73      	ldr	r3, [pc, #460]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	4a72      	ldr	r2, [pc, #456]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f3c:	f023 0304 	bic.w	r3, r3, #4
 8002f40:	6213      	str	r3, [r2, #32]
 8002f42:	e01c      	b.n	8002f7e <HAL_RCC_OscConfig+0x36e>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	2b05      	cmp	r3, #5
 8002f4a:	d10c      	bne.n	8002f66 <HAL_RCC_OscConfig+0x356>
 8002f4c:	4b6d      	ldr	r3, [pc, #436]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	4a6c      	ldr	r2, [pc, #432]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f52:	f043 0304 	orr.w	r3, r3, #4
 8002f56:	6213      	str	r3, [r2, #32]
 8002f58:	4b6a      	ldr	r3, [pc, #424]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	4a69      	ldr	r2, [pc, #420]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f5e:	f043 0301 	orr.w	r3, r3, #1
 8002f62:	6213      	str	r3, [r2, #32]
 8002f64:	e00b      	b.n	8002f7e <HAL_RCC_OscConfig+0x36e>
 8002f66:	4b67      	ldr	r3, [pc, #412]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	4a66      	ldr	r2, [pc, #408]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f6c:	f023 0301 	bic.w	r3, r3, #1
 8002f70:	6213      	str	r3, [r2, #32]
 8002f72:	4b64      	ldr	r3, [pc, #400]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	4a63      	ldr	r2, [pc, #396]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002f78:	f023 0304 	bic.w	r3, r3, #4
 8002f7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d015      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f86:	f7ff fb81 	bl	800268c <HAL_GetTick>
 8002f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f8c:	e00a      	b.n	8002fa4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f8e:	f7ff fb7d 	bl	800268c <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e0ab      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fa4:	4b57      	ldr	r3, [pc, #348]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002fa6:	6a1b      	ldr	r3, [r3, #32]
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0ee      	beq.n	8002f8e <HAL_RCC_OscConfig+0x37e>
 8002fb0:	e014      	b.n	8002fdc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fb2:	f7ff fb6b 	bl	800268c <HAL_GetTick>
 8002fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fb8:	e00a      	b.n	8002fd0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fba:	f7ff fb67 	bl	800268c <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e095      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd0:	4b4c      	ldr	r3, [pc, #304]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d1ee      	bne.n	8002fba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fdc:	7dfb      	ldrb	r3, [r7, #23]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d105      	bne.n	8002fee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fe2:	4b48      	ldr	r3, [pc, #288]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	4a47      	ldr	r2, [pc, #284]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002fe8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69db      	ldr	r3, [r3, #28]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f000 8081 	beq.w	80030fa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ff8:	4b42      	ldr	r3, [pc, #264]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 030c 	and.w	r3, r3, #12
 8003000:	2b08      	cmp	r3, #8
 8003002:	d061      	beq.n	80030c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	69db      	ldr	r3, [r3, #28]
 8003008:	2b02      	cmp	r3, #2
 800300a:	d146      	bne.n	800309a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800300c:	4b3f      	ldr	r3, [pc, #252]	; (800310c <HAL_RCC_OscConfig+0x4fc>)
 800300e:	2200      	movs	r2, #0
 8003010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003012:	f7ff fb3b 	bl	800268c <HAL_GetTick>
 8003016:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003018:	e008      	b.n	800302c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800301a:	f7ff fb37 	bl	800268c <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	2b02      	cmp	r3, #2
 8003026:	d901      	bls.n	800302c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e067      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800302c:	4b35      	ldr	r3, [pc, #212]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1f0      	bne.n	800301a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a1b      	ldr	r3, [r3, #32]
 800303c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003040:	d108      	bne.n	8003054 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003042:	4b30      	ldr	r3, [pc, #192]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	492d      	ldr	r1, [pc, #180]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8003050:	4313      	orrs	r3, r2
 8003052:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003054:	4b2b      	ldr	r3, [pc, #172]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a19      	ldr	r1, [r3, #32]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003064:	430b      	orrs	r3, r1
 8003066:	4927      	ldr	r1, [pc, #156]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 8003068:	4313      	orrs	r3, r2
 800306a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800306c:	4b27      	ldr	r3, [pc, #156]	; (800310c <HAL_RCC_OscConfig+0x4fc>)
 800306e:	2201      	movs	r2, #1
 8003070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003072:	f7ff fb0b 	bl	800268c <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800307a:	f7ff fb07 	bl	800268c <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e037      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800308c:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d0f0      	beq.n	800307a <HAL_RCC_OscConfig+0x46a>
 8003098:	e02f      	b.n	80030fa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800309a:	4b1c      	ldr	r3, [pc, #112]	; (800310c <HAL_RCC_OscConfig+0x4fc>)
 800309c:	2200      	movs	r2, #0
 800309e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a0:	f7ff faf4 	bl	800268c <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a8:	f7ff faf0 	bl	800268c <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e020      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030ba:	4b12      	ldr	r3, [pc, #72]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1f0      	bne.n	80030a8 <HAL_RCC_OscConfig+0x498>
 80030c6:	e018      	b.n	80030fa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	69db      	ldr	r3, [r3, #28]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d101      	bne.n	80030d4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e013      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030d4:	4b0b      	ldr	r3, [pc, #44]	; (8003104 <HAL_RCC_OscConfig+0x4f4>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d106      	bne.n	80030f6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d001      	beq.n	80030fa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e000      	b.n	80030fc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3718      	adds	r7, #24
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	40021000 	.word	0x40021000
 8003108:	40007000 	.word	0x40007000
 800310c:	42420060 	.word	0x42420060

08003110 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d101      	bne.n	8003124 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e0d0      	b.n	80032c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003124:	4b6a      	ldr	r3, [pc, #424]	; (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0307 	and.w	r3, r3, #7
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	429a      	cmp	r2, r3
 8003130:	d910      	bls.n	8003154 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003132:	4b67      	ldr	r3, [pc, #412]	; (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f023 0207 	bic.w	r2, r3, #7
 800313a:	4965      	ldr	r1, [pc, #404]	; (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	4313      	orrs	r3, r2
 8003140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003142:	4b63      	ldr	r3, [pc, #396]	; (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	683a      	ldr	r2, [r7, #0]
 800314c:	429a      	cmp	r2, r3
 800314e:	d001      	beq.n	8003154 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e0b8      	b.n	80032c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d020      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	2b00      	cmp	r3, #0
 800316a:	d005      	beq.n	8003178 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800316c:	4b59      	ldr	r3, [pc, #356]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	4a58      	ldr	r2, [pc, #352]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003172:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003176:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0308 	and.w	r3, r3, #8
 8003180:	2b00      	cmp	r3, #0
 8003182:	d005      	beq.n	8003190 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003184:	4b53      	ldr	r3, [pc, #332]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	4a52      	ldr	r2, [pc, #328]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 800318a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800318e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003190:	4b50      	ldr	r3, [pc, #320]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	494d      	ldr	r1, [pc, #308]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d040      	beq.n	8003230 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d107      	bne.n	80031c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b6:	4b47      	ldr	r3, [pc, #284]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d115      	bne.n	80031ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e07f      	b.n	80032c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d107      	bne.n	80031de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ce:	4b41      	ldr	r3, [pc, #260]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d109      	bne.n	80031ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e073      	b.n	80032c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031de:	4b3d      	ldr	r3, [pc, #244]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e06b      	b.n	80032c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031ee:	4b39      	ldr	r3, [pc, #228]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f023 0203 	bic.w	r2, r3, #3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	4936      	ldr	r1, [pc, #216]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003200:	f7ff fa44 	bl	800268c <HAL_GetTick>
 8003204:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003206:	e00a      	b.n	800321e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003208:	f7ff fa40 	bl	800268c <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	f241 3288 	movw	r2, #5000	; 0x1388
 8003216:	4293      	cmp	r3, r2
 8003218:	d901      	bls.n	800321e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e053      	b.n	80032c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800321e:	4b2d      	ldr	r3, [pc, #180]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f003 020c 	and.w	r2, r3, #12
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	429a      	cmp	r2, r3
 800322e:	d1eb      	bne.n	8003208 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003230:	4b27      	ldr	r3, [pc, #156]	; (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0307 	and.w	r3, r3, #7
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	429a      	cmp	r2, r3
 800323c:	d210      	bcs.n	8003260 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800323e:	4b24      	ldr	r3, [pc, #144]	; (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f023 0207 	bic.w	r2, r3, #7
 8003246:	4922      	ldr	r1, [pc, #136]	; (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	4313      	orrs	r3, r2
 800324c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800324e:	4b20      	ldr	r3, [pc, #128]	; (80032d0 <HAL_RCC_ClockConfig+0x1c0>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0307 	and.w	r3, r3, #7
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	429a      	cmp	r2, r3
 800325a:	d001      	beq.n	8003260 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e032      	b.n	80032c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0304 	and.w	r3, r3, #4
 8003268:	2b00      	cmp	r3, #0
 800326a:	d008      	beq.n	800327e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800326c:	4b19      	ldr	r3, [pc, #100]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	4916      	ldr	r1, [pc, #88]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 800327a:	4313      	orrs	r3, r2
 800327c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0308 	and.w	r3, r3, #8
 8003286:	2b00      	cmp	r3, #0
 8003288:	d009      	beq.n	800329e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800328a:	4b12      	ldr	r3, [pc, #72]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	00db      	lsls	r3, r3, #3
 8003298:	490e      	ldr	r1, [pc, #56]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 800329a:	4313      	orrs	r3, r2
 800329c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800329e:	f000 f821 	bl	80032e4 <HAL_RCC_GetSysClockFreq>
 80032a2:	4602      	mov	r2, r0
 80032a4:	4b0b      	ldr	r3, [pc, #44]	; (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	091b      	lsrs	r3, r3, #4
 80032aa:	f003 030f 	and.w	r3, r3, #15
 80032ae:	490a      	ldr	r1, [pc, #40]	; (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 80032b0:	5ccb      	ldrb	r3, [r1, r3]
 80032b2:	fa22 f303 	lsr.w	r3, r2, r3
 80032b6:	4a09      	ldr	r2, [pc, #36]	; (80032dc <HAL_RCC_ClockConfig+0x1cc>)
 80032b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032ba:	4b09      	ldr	r3, [pc, #36]	; (80032e0 <HAL_RCC_ClockConfig+0x1d0>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff f9a2 	bl	8002608 <HAL_InitTick>

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	40022000 	.word	0x40022000
 80032d4:	40021000 	.word	0x40021000
 80032d8:	08003c08 	.word	0x08003c08
 80032dc:	20000038 	.word	0x20000038
 80032e0:	2000003c 	.word	0x2000003c

080032e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b087      	sub	sp, #28
 80032e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	60fb      	str	r3, [r7, #12]
 80032ee:	2300      	movs	r3, #0
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	2300      	movs	r3, #0
 80032f4:	617b      	str	r3, [r7, #20]
 80032f6:	2300      	movs	r3, #0
 80032f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80032fa:	2300      	movs	r3, #0
 80032fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032fe:	4b1e      	ldr	r3, [pc, #120]	; (8003378 <HAL_RCC_GetSysClockFreq+0x94>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f003 030c 	and.w	r3, r3, #12
 800330a:	2b04      	cmp	r3, #4
 800330c:	d002      	beq.n	8003314 <HAL_RCC_GetSysClockFreq+0x30>
 800330e:	2b08      	cmp	r3, #8
 8003310:	d003      	beq.n	800331a <HAL_RCC_GetSysClockFreq+0x36>
 8003312:	e027      	b.n	8003364 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003314:	4b19      	ldr	r3, [pc, #100]	; (800337c <HAL_RCC_GetSysClockFreq+0x98>)
 8003316:	613b      	str	r3, [r7, #16]
      break;
 8003318:	e027      	b.n	800336a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	0c9b      	lsrs	r3, r3, #18
 800331e:	f003 030f 	and.w	r3, r3, #15
 8003322:	4a17      	ldr	r2, [pc, #92]	; (8003380 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003324:	5cd3      	ldrb	r3, [r2, r3]
 8003326:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d010      	beq.n	8003354 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003332:	4b11      	ldr	r3, [pc, #68]	; (8003378 <HAL_RCC_GetSysClockFreq+0x94>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	0c5b      	lsrs	r3, r3, #17
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	4a11      	ldr	r2, [pc, #68]	; (8003384 <HAL_RCC_GetSysClockFreq+0xa0>)
 800333e:	5cd3      	ldrb	r3, [r2, r3]
 8003340:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a0d      	ldr	r2, [pc, #52]	; (800337c <HAL_RCC_GetSysClockFreq+0x98>)
 8003346:	fb02 f203 	mul.w	r2, r2, r3
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003350:	617b      	str	r3, [r7, #20]
 8003352:	e004      	b.n	800335e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a0c      	ldr	r2, [pc, #48]	; (8003388 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003358:	fb02 f303 	mul.w	r3, r2, r3
 800335c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	613b      	str	r3, [r7, #16]
      break;
 8003362:	e002      	b.n	800336a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003364:	4b05      	ldr	r3, [pc, #20]	; (800337c <HAL_RCC_GetSysClockFreq+0x98>)
 8003366:	613b      	str	r3, [r7, #16]
      break;
 8003368:	bf00      	nop
    }
  }
  return sysclockfreq;
 800336a:	693b      	ldr	r3, [r7, #16]
}
 800336c:	4618      	mov	r0, r3
 800336e:	371c      	adds	r7, #28
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	40021000 	.word	0x40021000
 800337c:	007a1200 	.word	0x007a1200
 8003380:	08003c18 	.word	0x08003c18
 8003384:	08003c28 	.word	0x08003c28
 8003388:	003d0900 	.word	0x003d0900

0800338c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003394:	4b0a      	ldr	r3, [pc, #40]	; (80033c0 <RCC_Delay+0x34>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a0a      	ldr	r2, [pc, #40]	; (80033c4 <RCC_Delay+0x38>)
 800339a:	fba2 2303 	umull	r2, r3, r2, r3
 800339e:	0a5b      	lsrs	r3, r3, #9
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	fb02 f303 	mul.w	r3, r2, r3
 80033a6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033a8:	bf00      	nop
  }
  while (Delay --);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	1e5a      	subs	r2, r3, #1
 80033ae:	60fa      	str	r2, [r7, #12]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1f9      	bne.n	80033a8 <RCC_Delay+0x1c>
}
 80033b4:	bf00      	nop
 80033b6:	bf00      	nop
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr
 80033c0:	20000038 	.word	0x20000038
 80033c4:	10624dd3 	.word	0x10624dd3

080033c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e041      	b.n	800345e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d106      	bne.n	80033f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7ff f872 	bl	80024d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2202      	movs	r2, #2
 80033f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3304      	adds	r3, #4
 8003404:	4619      	mov	r1, r3
 8003406:	4610      	mov	r0, r2
 8003408:	f000 fa6e 	bl	80038e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3708      	adds	r7, #8
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
	...

08003468 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b01      	cmp	r3, #1
 800347a:	d001      	beq.n	8003480 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e035      	b.n	80034ec <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2202      	movs	r2, #2
 8003484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68da      	ldr	r2, [r3, #12]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0201 	orr.w	r2, r2, #1
 8003496:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a16      	ldr	r2, [pc, #88]	; (80034f8 <HAL_TIM_Base_Start_IT+0x90>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d009      	beq.n	80034b6 <HAL_TIM_Base_Start_IT+0x4e>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034aa:	d004      	beq.n	80034b6 <HAL_TIM_Base_Start_IT+0x4e>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a12      	ldr	r2, [pc, #72]	; (80034fc <HAL_TIM_Base_Start_IT+0x94>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d111      	bne.n	80034da <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2b06      	cmp	r3, #6
 80034c6:	d010      	beq.n	80034ea <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f042 0201 	orr.w	r2, r2, #1
 80034d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034d8:	e007      	b.n	80034ea <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f042 0201 	orr.w	r2, r2, #1
 80034e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bc80      	pop	{r7}
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	40012c00 	.word	0x40012c00
 80034fc:	40000400 	.word	0x40000400

08003500 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b02      	cmp	r3, #2
 8003514:	d122      	bne.n	800355c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b02      	cmp	r3, #2
 8003522:	d11b      	bne.n	800355c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f06f 0202 	mvn.w	r2, #2
 800352c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2201      	movs	r2, #1
 8003532:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699b      	ldr	r3, [r3, #24]
 800353a:	f003 0303 	and.w	r3, r3, #3
 800353e:	2b00      	cmp	r3, #0
 8003540:	d003      	beq.n	800354a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f9b4 	bl	80038b0 <HAL_TIM_IC_CaptureCallback>
 8003548:	e005      	b.n	8003556 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f000 f9a7 	bl	800389e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f000 f9b6 	bl	80038c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	f003 0304 	and.w	r3, r3, #4
 8003566:	2b04      	cmp	r3, #4
 8003568:	d122      	bne.n	80035b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b04      	cmp	r3, #4
 8003576:	d11b      	bne.n	80035b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f06f 0204 	mvn.w	r2, #4
 8003580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2202      	movs	r2, #2
 8003586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f98a 	bl	80038b0 <HAL_TIM_IC_CaptureCallback>
 800359c:	e005      	b.n	80035aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f97d 	bl	800389e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f98c 	bl	80038c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b08      	cmp	r3, #8
 80035bc:	d122      	bne.n	8003604 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d11b      	bne.n	8003604 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f06f 0208 	mvn.w	r2, #8
 80035d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2204      	movs	r2, #4
 80035da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f960 	bl	80038b0 <HAL_TIM_IC_CaptureCallback>
 80035f0:	e005      	b.n	80035fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f953 	bl	800389e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f962 	bl	80038c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	f003 0310 	and.w	r3, r3, #16
 800360e:	2b10      	cmp	r3, #16
 8003610:	d122      	bne.n	8003658 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	f003 0310 	and.w	r3, r3, #16
 800361c:	2b10      	cmp	r3, #16
 800361e:	d11b      	bne.n	8003658 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f06f 0210 	mvn.w	r2, #16
 8003628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2208      	movs	r2, #8
 800362e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f936 	bl	80038b0 <HAL_TIM_IC_CaptureCallback>
 8003644:	e005      	b.n	8003652 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f929 	bl	800389e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f000 f938 	bl	80038c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b01      	cmp	r3, #1
 8003664:	d10e      	bne.n	8003684 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b01      	cmp	r3, #1
 8003672:	d107      	bne.n	8003684 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f06f 0201 	mvn.w	r2, #1
 800367c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f7fd ffb2 	bl	80015e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368e:	2b80      	cmp	r3, #128	; 0x80
 8003690:	d10e      	bne.n	80036b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800369c:	2b80      	cmp	r3, #128	; 0x80
 800369e:	d107      	bne.n	80036b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 fa6b 	bl	8003b86 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ba:	2b40      	cmp	r3, #64	; 0x40
 80036bc:	d10e      	bne.n	80036dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c8:	2b40      	cmp	r3, #64	; 0x40
 80036ca:	d107      	bne.n	80036dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f8fc 	bl	80038d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b20      	cmp	r3, #32
 80036e8:	d10e      	bne.n	8003708 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	f003 0320 	and.w	r3, r3, #32
 80036f4:	2b20      	cmp	r3, #32
 80036f6:	d107      	bne.n	8003708 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f06f 0220 	mvn.w	r2, #32
 8003700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 fa36 	bl	8003b74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003708:	bf00      	nop
 800370a:	3708      	adds	r7, #8
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800371a:	2300      	movs	r3, #0
 800371c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003724:	2b01      	cmp	r3, #1
 8003726:	d101      	bne.n	800372c <HAL_TIM_ConfigClockSource+0x1c>
 8003728:	2302      	movs	r3, #2
 800372a:	e0b4      	b.n	8003896 <HAL_TIM_ConfigClockSource+0x186>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2202      	movs	r2, #2
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800374a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003752:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003764:	d03e      	beq.n	80037e4 <HAL_TIM_ConfigClockSource+0xd4>
 8003766:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800376a:	f200 8087 	bhi.w	800387c <HAL_TIM_ConfigClockSource+0x16c>
 800376e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003772:	f000 8086 	beq.w	8003882 <HAL_TIM_ConfigClockSource+0x172>
 8003776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800377a:	d87f      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x16c>
 800377c:	2b70      	cmp	r3, #112	; 0x70
 800377e:	d01a      	beq.n	80037b6 <HAL_TIM_ConfigClockSource+0xa6>
 8003780:	2b70      	cmp	r3, #112	; 0x70
 8003782:	d87b      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x16c>
 8003784:	2b60      	cmp	r3, #96	; 0x60
 8003786:	d050      	beq.n	800382a <HAL_TIM_ConfigClockSource+0x11a>
 8003788:	2b60      	cmp	r3, #96	; 0x60
 800378a:	d877      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x16c>
 800378c:	2b50      	cmp	r3, #80	; 0x50
 800378e:	d03c      	beq.n	800380a <HAL_TIM_ConfigClockSource+0xfa>
 8003790:	2b50      	cmp	r3, #80	; 0x50
 8003792:	d873      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x16c>
 8003794:	2b40      	cmp	r3, #64	; 0x40
 8003796:	d058      	beq.n	800384a <HAL_TIM_ConfigClockSource+0x13a>
 8003798:	2b40      	cmp	r3, #64	; 0x40
 800379a:	d86f      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x16c>
 800379c:	2b30      	cmp	r3, #48	; 0x30
 800379e:	d064      	beq.n	800386a <HAL_TIM_ConfigClockSource+0x15a>
 80037a0:	2b30      	cmp	r3, #48	; 0x30
 80037a2:	d86b      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x16c>
 80037a4:	2b20      	cmp	r3, #32
 80037a6:	d060      	beq.n	800386a <HAL_TIM_ConfigClockSource+0x15a>
 80037a8:	2b20      	cmp	r3, #32
 80037aa:	d867      	bhi.n	800387c <HAL_TIM_ConfigClockSource+0x16c>
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d05c      	beq.n	800386a <HAL_TIM_ConfigClockSource+0x15a>
 80037b0:	2b10      	cmp	r3, #16
 80037b2:	d05a      	beq.n	800386a <HAL_TIM_ConfigClockSource+0x15a>
 80037b4:	e062      	b.n	800387c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6818      	ldr	r0, [r3, #0]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	6899      	ldr	r1, [r3, #8]
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	f000 f95e 	bl	8003a86 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80037d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68ba      	ldr	r2, [r7, #8]
 80037e0:	609a      	str	r2, [r3, #8]
      break;
 80037e2:	e04f      	b.n	8003884 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6818      	ldr	r0, [r3, #0]
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	6899      	ldr	r1, [r3, #8]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	f000 f947 	bl	8003a86 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003806:	609a      	str	r2, [r3, #8]
      break;
 8003808:	e03c      	b.n	8003884 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6818      	ldr	r0, [r3, #0]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	6859      	ldr	r1, [r3, #4]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	461a      	mov	r2, r3
 8003818:	f000 f8be 	bl	8003998 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2150      	movs	r1, #80	; 0x50
 8003822:	4618      	mov	r0, r3
 8003824:	f000 f915 	bl	8003a52 <TIM_ITRx_SetConfig>
      break;
 8003828:	e02c      	b.n	8003884 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6818      	ldr	r0, [r3, #0]
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	6859      	ldr	r1, [r3, #4]
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	461a      	mov	r2, r3
 8003838:	f000 f8dc 	bl	80039f4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2160      	movs	r1, #96	; 0x60
 8003842:	4618      	mov	r0, r3
 8003844:	f000 f905 	bl	8003a52 <TIM_ITRx_SetConfig>
      break;
 8003848:	e01c      	b.n	8003884 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6818      	ldr	r0, [r3, #0]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	6859      	ldr	r1, [r3, #4]
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	461a      	mov	r2, r3
 8003858:	f000 f89e 	bl	8003998 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	2140      	movs	r1, #64	; 0x40
 8003862:	4618      	mov	r0, r3
 8003864:	f000 f8f5 	bl	8003a52 <TIM_ITRx_SetConfig>
      break;
 8003868:	e00c      	b.n	8003884 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4619      	mov	r1, r3
 8003874:	4610      	mov	r0, r2
 8003876:	f000 f8ec 	bl	8003a52 <TIM_ITRx_SetConfig>
      break;
 800387a:	e003      	b.n	8003884 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	73fb      	strb	r3, [r7, #15]
      break;
 8003880:	e000      	b.n	8003884 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003882:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003894:	7bfb      	ldrb	r3, [r7, #15]
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800389e:	b480      	push	{r7}
 80038a0:	b083      	sub	sp, #12
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr

080038b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc80      	pop	{r7}
 80038c0:	4770      	bx	lr

080038c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr

080038d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bc80      	pop	{r7}
 80038e4:	4770      	bx	lr
	...

080038e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a25      	ldr	r2, [pc, #148]	; (8003990 <TIM_Base_SetConfig+0xa8>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d007      	beq.n	8003910 <TIM_Base_SetConfig+0x28>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003906:	d003      	beq.n	8003910 <TIM_Base_SetConfig+0x28>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a22      	ldr	r2, [pc, #136]	; (8003994 <TIM_Base_SetConfig+0xac>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d108      	bne.n	8003922 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	4313      	orrs	r3, r2
 8003920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a1a      	ldr	r2, [pc, #104]	; (8003990 <TIM_Base_SetConfig+0xa8>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d007      	beq.n	800393a <TIM_Base_SetConfig+0x52>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003930:	d003      	beq.n	800393a <TIM_Base_SetConfig+0x52>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a17      	ldr	r2, [pc, #92]	; (8003994 <TIM_Base_SetConfig+0xac>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d108      	bne.n	800394c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003940:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4313      	orrs	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	4313      	orrs	r3, r2
 8003958:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	689a      	ldr	r2, [r3, #8]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a07      	ldr	r2, [pc, #28]	; (8003990 <TIM_Base_SetConfig+0xa8>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d103      	bne.n	8003980 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	691a      	ldr	r2, [r3, #16]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	615a      	str	r2, [r3, #20]
}
 8003986:	bf00      	nop
 8003988:	3714      	adds	r7, #20
 800398a:	46bd      	mov	sp, r7
 800398c:	bc80      	pop	{r7}
 800398e:	4770      	bx	lr
 8003990:	40012c00 	.word	0x40012c00
 8003994:	40000400 	.word	0x40000400

08003998 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003998:	b480      	push	{r7}
 800399a:	b087      	sub	sp, #28
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	60b9      	str	r1, [r7, #8]
 80039a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	f023 0201 	bic.w	r2, r3, #1
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	011b      	lsls	r3, r3, #4
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	f023 030a 	bic.w	r3, r3, #10
 80039d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	4313      	orrs	r3, r2
 80039dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	621a      	str	r2, [r3, #32]
}
 80039ea:	bf00      	nop
 80039ec:	371c      	adds	r7, #28
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bc80      	pop	{r7}
 80039f2:	4770      	bx	lr

080039f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b087      	sub	sp, #28
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6a1b      	ldr	r3, [r3, #32]
 8003a04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	f023 0210 	bic.w	r2, r3, #16
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	031b      	lsls	r3, r3, #12
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a30:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	011b      	lsls	r3, r3, #4
 8003a36:	697a      	ldr	r2, [r7, #20]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	621a      	str	r2, [r3, #32]
}
 8003a48:	bf00      	nop
 8003a4a:	371c      	adds	r7, #28
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bc80      	pop	{r7}
 8003a50:	4770      	bx	lr

08003a52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b085      	sub	sp, #20
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
 8003a5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	f043 0307 	orr.w	r3, r3, #7
 8003a74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	609a      	str	r2, [r3, #8]
}
 8003a7c:	bf00      	nop
 8003a7e:	3714      	adds	r7, #20
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bc80      	pop	{r7}
 8003a84:	4770      	bx	lr

08003a86 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b087      	sub	sp, #28
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	60f8      	str	r0, [r7, #12]
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	607a      	str	r2, [r7, #4]
 8003a92:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003aa0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	021a      	lsls	r2, r3, #8
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	609a      	str	r2, [r3, #8]
}
 8003aba:	bf00      	nop
 8003abc:	371c      	adds	r7, #28
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bc80      	pop	{r7}
 8003ac2:	4770      	bx	lr

08003ac4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d101      	bne.n	8003adc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ad8:	2302      	movs	r3, #2
 8003ada:	e041      	b.n	8003b60 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a14      	ldr	r2, [pc, #80]	; (8003b6c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d009      	beq.n	8003b34 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b28:	d004      	beq.n	8003b34 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a10      	ldr	r2, [pc, #64]	; (8003b70 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d10c      	bne.n	8003b4e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bc80      	pop	{r7}
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	40012c00 	.word	0x40012c00
 8003b70:	40000400 	.word	0x40000400

08003b74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bc80      	pop	{r7}
 8003b84:	4770      	bx	lr

08003b86 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b86:	b480      	push	{r7}
 8003b88:	b083      	sub	sp, #12
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b8e:	bf00      	nop
 8003b90:	370c      	adds	r7, #12
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr

08003b98 <__libc_init_array>:
 8003b98:	b570      	push	{r4, r5, r6, lr}
 8003b9a:	2600      	movs	r6, #0
 8003b9c:	4d0c      	ldr	r5, [pc, #48]	; (8003bd0 <__libc_init_array+0x38>)
 8003b9e:	4c0d      	ldr	r4, [pc, #52]	; (8003bd4 <__libc_init_array+0x3c>)
 8003ba0:	1b64      	subs	r4, r4, r5
 8003ba2:	10a4      	asrs	r4, r4, #2
 8003ba4:	42a6      	cmp	r6, r4
 8003ba6:	d109      	bne.n	8003bbc <__libc_init_array+0x24>
 8003ba8:	f000 f822 	bl	8003bf0 <_init>
 8003bac:	2600      	movs	r6, #0
 8003bae:	4d0a      	ldr	r5, [pc, #40]	; (8003bd8 <__libc_init_array+0x40>)
 8003bb0:	4c0a      	ldr	r4, [pc, #40]	; (8003bdc <__libc_init_array+0x44>)
 8003bb2:	1b64      	subs	r4, r4, r5
 8003bb4:	10a4      	asrs	r4, r4, #2
 8003bb6:	42a6      	cmp	r6, r4
 8003bb8:	d105      	bne.n	8003bc6 <__libc_init_array+0x2e>
 8003bba:	bd70      	pop	{r4, r5, r6, pc}
 8003bbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bc0:	4798      	blx	r3
 8003bc2:	3601      	adds	r6, #1
 8003bc4:	e7ee      	b.n	8003ba4 <__libc_init_array+0xc>
 8003bc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bca:	4798      	blx	r3
 8003bcc:	3601      	adds	r6, #1
 8003bce:	e7f2      	b.n	8003bb6 <__libc_init_array+0x1e>
 8003bd0:	08003c2c 	.word	0x08003c2c
 8003bd4:	08003c2c 	.word	0x08003c2c
 8003bd8:	08003c2c 	.word	0x08003c2c
 8003bdc:	08003c30 	.word	0x08003c30

08003be0 <memset>:
 8003be0:	4603      	mov	r3, r0
 8003be2:	4402      	add	r2, r0
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d100      	bne.n	8003bea <memset+0xa>
 8003be8:	4770      	bx	lr
 8003bea:	f803 1b01 	strb.w	r1, [r3], #1
 8003bee:	e7f9      	b.n	8003be4 <memset+0x4>

08003bf0 <_init>:
 8003bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf2:	bf00      	nop
 8003bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bf6:	bc08      	pop	{r3}
 8003bf8:	469e      	mov	lr, r3
 8003bfa:	4770      	bx	lr

08003bfc <_fini>:
 8003bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfe:	bf00      	nop
 8003c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c02:	bc08      	pop	{r3}
 8003c04:	469e      	mov	lr, r3
 8003c06:	4770      	bx	lr
