// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        cameraMatrix_address0,
        cameraMatrix_ce0,
        cameraMatrix_q0,
        distCoeffs_address0,
        distCoeffs_ce0,
        distCoeffs_q0,
        ir_address0,
        ir_ce0,
        ir_q0,
        mapxRMat_data_din,
        mapxRMat_data_num_data_valid,
        mapxRMat_data_fifo_cap,
        mapxRMat_data_full_n,
        mapxRMat_data_write,
        mapyRMat_data_din,
        mapyRMat_data_num_data_valid,
        mapyRMat_data_fifo_cap,
        mapyRMat_data_full_n,
        mapyRMat_data_write,
        rows,
        cols
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] cameraMatrix_address0;
output   cameraMatrix_ce0;
input  [31:0] cameraMatrix_q0;
output  [2:0] distCoeffs_address0;
output   distCoeffs_ce0;
input  [31:0] distCoeffs_q0;
output  [3:0] ir_address0;
output   ir_ce0;
input  [31:0] ir_q0;
output  [31:0] mapxRMat_data_din;
input  [1:0] mapxRMat_data_num_data_valid;
input  [1:0] mapxRMat_data_fifo_cap;
input   mapxRMat_data_full_n;
output   mapxRMat_data_write;
output  [31:0] mapyRMat_data_din;
input  [1:0] mapyRMat_data_num_data_valid;
input  [1:0] mapyRMat_data_fifo_cap;
input   mapyRMat_data_full_n;
output   mapyRMat_data_write;
input  [15:0] rows;
input  [15:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mapxRMat_data_write;
reg mapyRMat_data_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [31:0] mul_ln163_fu_188_p2;
reg   [31:0] mul_ln163_reg_379;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_done;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_idle;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_ready;
wire   [3:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_address0;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_ce0;
wire   [3:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_address0;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_ce0;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out_ap_vld;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_done;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_idle;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_ready;
wire   [2:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_address0;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_ce0;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out_ap_vld;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out_ap_vld;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_idle;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_ready;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_din;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_write;
wire   [31:0] grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_din;
wire    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_write;
reg    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg;
reg    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg;
reg    grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    ap_block_state2_on_subcall_done;
wire   [15:0] mul_ln163_fu_188_p0;
wire   [15:0] mul_ln163_fu_188_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire   [31:0] mul_ln163_fu_188_p00;
wire   [31:0] mul_ln163_fu_188_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg = 1'b0;
#0 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg = 1'b0;
#0 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg = 1'b0;
end

stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start),
    .ap_done(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_done),
    .ap_idle(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_idle),
    .ap_ready(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_ready),
    .cameraMatrix_address0(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_address0),
    .cameraMatrix_ce0(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_ce0),
    .cameraMatrix_q0(cameraMatrix_q0),
    .ir_address0(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_address0),
    .ir_ce0(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_ce0),
    .ir_q0(ir_q0),
    .p_0_0_010442_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out),
    .p_0_0_010442_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out_ap_vld),
    .p_0_0_010440_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out),
    .p_0_0_010440_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out_ap_vld),
    .p_0_0_010538_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out),
    .p_0_0_010538_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out_ap_vld),
    .p_0_0_010436_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out),
    .p_0_0_010436_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out_ap_vld),
    .p_0_0_010434_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out),
    .p_0_0_010434_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out_ap_vld),
    .p_0_0_010532_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out),
    .p_0_0_010532_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out_ap_vld),
    .p_0_0_010430_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out),
    .p_0_0_010430_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out_ap_vld),
    .p_0_0_010428_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out),
    .p_0_0_010428_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out_ap_vld),
    .p_0_0_010526_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out),
    .p_0_0_010526_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out_ap_vld),
    .p_0_0_010424_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out),
    .p_0_0_010424_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out_ap_vld),
    .p_0_0_010522_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out),
    .p_0_0_010522_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out_ap_vld),
    .p_0_0_010420_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out),
    .p_0_0_010420_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out_ap_vld),
    .p_0_0_010418_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out),
    .p_0_0_010418_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out_ap_vld)
);

stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2 grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start),
    .ap_done(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_done),
    .ap_idle(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_idle),
    .ap_ready(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_ready),
    .distCoeffs_address0(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_address0),
    .distCoeffs_ce0(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_ce0),
    .distCoeffs_q0(distCoeffs_q0),
    .p_0_0_010316_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out),
    .p_0_0_010316_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out_ap_vld),
    .p_0_0_010314_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out),
    .p_0_0_010314_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out_ap_vld),
    .p_0_0_010312_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out),
    .p_0_0_010312_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out_ap_vld),
    .p_0_0_010310_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out),
    .p_0_0_010310_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out_ap_vld),
    .p_0_0_01038_out(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out),
    .p_0_0_01038_out_ap_vld(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out_ap_vld)
);

stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start),
    .ap_done(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done),
    .ap_idle(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_idle),
    .ap_ready(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_ready),
    .mapxRMat_data_din(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_din),
    .mapxRMat_data_num_data_valid(2'd0),
    .mapxRMat_data_fifo_cap(2'd0),
    .mapxRMat_data_full_n(mapxRMat_data_full_n),
    .mapxRMat_data_write(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_write),
    .mapyRMat_data_din(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_din),
    .mapyRMat_data_num_data_valid(2'd0),
    .mapyRMat_data_fifo_cap(2'd0),
    .mapyRMat_data_full_n(mapyRMat_data_full_n),
    .mapyRMat_data_write(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_write),
    .mul_ln163(mul_ln163_reg_379),
    .cols(cols),
    .p_0_0_010436_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010436_out),
    .p_0_0_010440_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010440_out),
    .p_0_0_010434_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010434_out),
    .p_0_0_010428_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010428_out),
    .p_0_0_010430_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010430_out),
    .p_0_0_010424_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010424_out),
    .p_0_0_010418_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010418_out),
    .p_0_0_010420_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010420_out),
    .p_0_0_010442_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010442_out),
    .sext_ln131(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010316_out),
    .p_0_0_010312_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010312_out),
    .p_0_0_010314_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010314_out),
    .sext_ln136(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_010310_out),
    .sext_ln136_1(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_p_0_0_01038_out),
    .sext_ln136_2(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010538_out),
    .p_0_0_010532_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010532_out),
    .sext_ln137(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010526_out),
    .p_0_0_010522_reload(grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_p_0_0_010522_out)
);

stereolbm_axis_cambm_mul_16ns_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16ns_16ns_32_1_1_U203(
    .din0(mul_ln163_fu_188_p0),
    .din1(mul_ln163_fu_188_p1),
    .dout(mul_ln163_fu_188_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_ready == 1'b1)) begin
            grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg <= 1'b1;
        end else if ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_ready == 1'b1)) begin
            grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_ready == 1'b1)) begin
            grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_ln163_reg_379 <= mul_ln163_fu_188_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done == 1'b1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mapxRMat_data_write = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_write;
    end else begin
        mapxRMat_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mapyRMat_data_write = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_write;
    end else begin
        mapyRMat_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_done == 1'b0) | (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_done == 1'b0));
end

assign cameraMatrix_address0 = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_address0;

assign cameraMatrix_ce0 = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_cameraMatrix_ce0;

assign distCoeffs_address0 = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_address0;

assign distCoeffs_ce0 = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_distCoeffs_ce0;

assign grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ap_start_reg;

assign grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141_ap_start_reg;

assign grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_ap_start_reg;

assign ir_address0 = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_address0;

assign ir_ce0 = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120_ir_ce0;

assign mapxRMat_data_din = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapxRMat_data_din;

assign mapyRMat_data_din = grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152_mapyRMat_data_din;

assign mul_ln163_fu_188_p0 = mul_ln163_fu_188_p00;

assign mul_ln163_fu_188_p00 = rows;

assign mul_ln163_fu_188_p1 = mul_ln163_fu_188_p10;

assign mul_ln163_fu_188_p10 = cols;

endmodule //stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel
