$date
	Fri Jan  3 22:51:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst_n $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst_n $end
$var parameter 2 % A $end
$var parameter 2 & B $end
$var parameter 2 ' C $end
$var parameter 2 ( D $end
$var reg 2 ) NS [1:0] $end
$var reg 2 * PS [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
0$
0#
0"
0!
$end
#3
1$
#5
1"
#10
b1 )
0"
1#
#15
b11 )
b1 *
1"
#20
b10 )
0"
0#
#25
b0 )
b10 *
1"
#30
1!
b1 )
0"
1#
#35
0!
b11 )
b1 *
1"
#40
0"
#45
b11 *
1"
#50
1!
b10 )
0"
0#
#55
0!
b0 )
b10 *
1"
#60
1!
b1 )
0"
1#
#65
0!
b11 )
b1 *
1"
#70
b10 )
0"
0#
#75
b0 )
b10 *
1"
#80
1!
b1 )
0"
1#
#85
0!
b11 )
b1 *
1"
#90
b10 )
0"
0#
#95
b0 )
b10 *
1"
#100
0"
