--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ram_16x4s.twx ram_16x4s.ncd -o ram_16x4s.twr ram_16x4s.pcf

Design file:              ram_16x4s.ncd
Physical constraint file: ram_16x4s.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |    0.194(R)|    1.308(R)|clk_BUFGP         |   0.000|
a<1>        |    1.134(R)|    0.752(R)|clk_BUFGP         |   0.000|
a<2>        |    0.346(R)|    1.187(R)|clk_BUFGP         |   0.000|
a<3>        |    0.978(R)|    0.874(R)|clk_BUFGP         |   0.000|
d<0>        |    1.178(R)|    0.577(R)|clk_BUFGP         |   0.000|
d<1>        |    0.174(R)|    1.381(R)|clk_BUFGP         |   0.000|
d<2>        |    0.443(R)|    1.165(R)|clk_BUFGP         |   0.000|
d<3>        |   -0.191(R)|    1.672(R)|clk_BUFGP         |   0.000|
we          |    1.576(R)|    0.626(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
o<0>        |    8.939(R)|clk_BUFGP         |   0.000|
o<1>        |    8.403(R)|clk_BUFGP         |   0.000|
o<2>        |    8.402(R)|clk_BUFGP         |   0.000|
o<3>        |    8.954(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |o<0>           |    6.834|
a<0>           |o<1>           |    6.294|
a<0>           |o<2>           |    6.302|
a<0>           |o<3>           |    6.840|
a<1>           |o<0>           |    7.739|
a<1>           |o<1>           |    6.989|
a<1>           |o<2>           |    7.242|
a<1>           |o<3>           |    7.500|
a<2>           |o<0>           |    6.991|
a<2>           |o<1>           |    6.446|
a<2>           |o<2>           |    6.454|
a<2>           |o<3>           |    6.997|
a<3>           |o<0>           |    7.308|
a<3>           |o<1>           |    7.087|
a<3>           |o<2>           |    6.836|
a<3>           |o<3>           |    7.573|
---------------+---------------+---------+


Analysis completed Thu Mar 09 14:31:35 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



