info x 44 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 local_write
term mark 117 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;

var add 7 0 0 226 21 0 257 100 50 50 5 85 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 1 16 0 164 13 0 257 100 50 50 5 85 0 0 0 0 MEM_ADInstd_logic_vectorRISING_EDGECLK
var add 2 0 0 162 14 0 257 100 50 50 5 85 0 0 0 0 MEM_WEInstd_logicRISING_EDGECLK
var add 3 63 0 164 15 0 257 100 50 50 5 85 0 0 0 0 MEM_DTIInstd_logic_vectorRISING_EDGECLK
var add 6 0 0 162 20 0 257 100 50 50 5 85 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 4 3 0 164 18 0 257 100 50 50 5 85 0 0 0 0 DMAW_ENABLEOutstd_logic_vectorRISING_EDGECLK
var add 5 63 0 164 19 0 257 100 50 50 5 85 0 0 0 0 DBUS_PortOutstd_logic_vectorRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 179 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000
cell fill 2 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01100000000000000
cell fill 2 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01000000000000000
cell fill 2 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00000000000000000
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000000000
cell fill 4 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000001000100010001
cell fill 4 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000010001000100010
cell fill 4 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000011001100110011
cell fill 4 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000100010001000100
cell fill 4 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000101010111100110111101111
cell fill 4 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000000000000000000000000000000000000000000000000000
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 5 85 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 c:\cygwin\home\administrator\fkit\pci64\rtl\local_write.vhd
utd true 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
type info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1.00000000000000
