// Seed: 2826848479
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wand id_5,
    output supply0 id_6,
    output wire id_7,
    input supply1 id_8,
    input tri id_9
);
  assign {id_1} = 1;
  wire id_11;
  module_0(
      id_11, id_11, id_11
  );
  logic [7:0][1] id_12 (id_5);
endmodule : id_13
