#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Oct 30 20:32:20 2014
# Process ID: 3664
# Log file: C:/Users/brelei01/Documents/VIVADO/pcores/AxiStream2VGA/vivado.log
# Journal file: C:/Users/brelei01/Documents/VIVADO/pcores/AxiStream2VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\brelei01\Documents\VIVADO\pcores\AxiStream2VGA\edit_AxiStream2VGA.xpr}
ipx::open_core -upgrade true {C:/Users/brelei01/Documents/VIVADO/pcores/AxiStream2VGA/component.xml}
ipx::remove_all_port [ipx::current_core]
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file {C:/Users/brelei01/Documents/VIVADO/pcores/AxiStream2VGA/edit_AxiStream2VGA.srcs/sources_1/imports/hdl/AxiStreamVGA.vhd} -top_module_name {AxiStreamVGA}
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/brelei01/Documents/VIVADO/pcores/AxiStream2VGA
ipx::unload_core {Arm.com:user:AxiStreamVGA:1.0}
