Search.setIndex({"alltitles": {"<UNAME> -  Introduction to TheSyDeKick-Part-0": [[0, null]], "<UNAME> - Introduction to TheSyDeKick-Part-1": [[1, null]], "<UNAME> - Introduction to TheSyDeKick-Part-2": [[2, null]], "<UNAME> - Introduction to TheSyDeKick-Part-3": [[3, null]], "<UNAME> - Introduction to TheSyDeKick-Part-4": [[4, null]], "AC Simulation": [[21, "ac-simulation"]], "ADS interface": [[16, null]], "ADS interface Initial setup tutorial": [[15, null]], "Bootcamp": [[5, null]], "Class organization guideline": [[11, "class-organization-guideline"]], "Configuration quickstart": [[11, "configuration-quickstart"]], "Contents:": [[9, null], [16, null]], "Continuous Implementation build process for documentation": [[6, "continuous-implementation-build-process-for-documentation"]], "Default": [[18, "default"]], "Documentation instructions": [[6, null]], "Eldo": [[22, "eldo"]], "Eldo Testbench": [[22, "eldo-testbench"]], "Example": [[8, "example"]], "Example2": [[8, "example2"]], "Examples": [[7, null]], "Frequency domain analysis": [[21, "frequency-domain-analysis"]], "Further reading and related information": [[11, "further-reading-and-related-information"]], "Guidelines to follow": [[11, "guidelines-to-follow"]], "How to create and test new entity": [[11, "how-to-create-and-test-new-entity"]], "How to use TheSyDeKick": [[11, "how-to-use-thesydekick"]], "Icarus": [[18, "icarus"]], "Indices and tables": [[10, null]], "Introduction to TheSyDeKick": [[11, null]], "Inverter": [[12, "inverter"], [14, "inverter"]], "Inverter class": [[12, null]], "Inverter testbench": [[13, "inverter-testbench"]], "Inverter testbench class": [[13, null]], "Inverter tests class": [[14, null]], "Iofile package": [[24, "iofile-package"]], "Issues in intended order of completion": [[5, null]], "Modular system description with objects": [[11, "modular-system-description-with-objects"]], "Module": [[18, "module"]], "Module common": [[18, "module-common"]], "Naming and structure": [[11, "naming-and-structure"]], "Ngspice": [[22, "ngspice"]], "Ngspice Testbench": [[22, "ngspice-testbench"]], "Noise simulation": [[21, "noise-simulation"]], "Notes for developers": [[22, "notes-for-developers"]], "Operation principle": [[11, "operation-principle"]], "Pole-Zero analysis": [[21, "pole-zero-analysis"]], "Project status and releases": [[11, "project-status-and-releases"]], "Questasim": [[18, "questasim"]], "RTL Documentation": [[19, null]], "RTL IOfile module": [[18, "rtl-iofile-module"]], "RTL interface classes": [[18, null]], "RTL package": [[18, "rtl-package"]], "RTL simulation examples": [[17, null]], "Release history": [[11, "release-history"]], "Release schedule": [[11, "release-schedule"]], "Role of section \u2018if __name__==\u201d__main__\u201d\u2019": [[12, "role-of-section-if-name-main"], [14, "role-of-section-if-name-main"]], "Shell scripts": [[20, null]], "Spectre": [[22, "spectre"]], "Spectre Testbench": [[22, "spectre-testbench"]], "Spice": [[22, "spice"]], "Spice Common": [[22, "spice-common"]], "Spice DC Source": [[22, "spice-dc-source"]], "Spice IO-file": [[22, "spice-io-file"]], "Spice Module": [[22, "spice-module"]], "Spice Simulation Command": [[22, "spice-simulation-command"]], "Spice Testbench": [[22, "spice-testbench"], [22, "module-spice.testbench_common"]], "Spice simulation examples": [[21, null]], "Spice simulator interface classess": [[22, null]], "Stability analysis": [[21, "stability-analysis"]], "Structure": [[6, "structure"]], "System modeling and design exploration": [[11, "system-modeling-and-design-exploration"]], "System verilog class": [[18, "system-verilog-class"]], "Testbench": [[18, "testbench"]], "Testbench_common": [[18, "testbench-common"]], "The missing example simulation": [[17, "the-missing-example-simulation"]], "TheSyDeKick - Complete kit for Sytem-on-Chip development": [[9, null]], "Thesdk": [[24, "thesdk"]], "Thesdk core classes": [[24, null]], "Transient simulation": [[21, "transient-simulation"]], "VHDL class": [[18, "vhdl-class"]], "VHDL_entity": [[18, "vhdl-entity"]], "Verilog Module": [[18, "verilog-module"]], "Verilog connector": [[18, "verilog-connector"]], "What is the TheSydeKick": [[11, "what-is-the-thesydekick"]], "What next?": [[11, "what-next"]], "bash2rst.sh": [[8, null]], "doc/shell": [[20, "doc-shell"]], "verilog_testbench": [[18, "verilog-testbench"]]}, "docnames": ["bootcamp/Issue-0", "bootcamp/Issue-1", "bootcamp/Issue-2", "bootcamp/Issue-3", "bootcamp/Issue-4", "bootcamp/bootcamp", "documentation_instructions", "examples", "generated/doc/shell/bash2rst", "index", "indices_and_tables", "introduction", "inverter/sections", "inverter_testbench/sections", "inverter_tests/sections", "momem/initial_setup_tutorial", "momem/sections", "rtl/examples", "rtl/interface_classes", "rtl/sections", "shell_scripts", "spice/examples", "spice/interface_classes", "spice/sections", "thesdk/sections"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.intersphinx": 1, "sphinx.ext.viewcode": 1}, "filenames": ["bootcamp/Issue-0.md", "bootcamp/Issue-1.md", "bootcamp/Issue-2.md", "bootcamp/Issue-3.md", "bootcamp/Issue-4.md", "bootcamp/bootcamp.rst", "documentation_instructions.rst", "examples.rst", "generated/doc/shell/bash2rst.rst", "index.rst", "indices_and_tables.rst", "introduction.rst", "inverter/sections.rst", "inverter_testbench/sections.rst", "inverter_tests/sections.rst", "momem/initial_setup_tutorial.rst", "momem/sections.rst", "rtl/examples.rst", "rtl/interface_classes.rst", "rtl/sections.rst", "shell_scripts.rst", "spice/examples.rst", "spice/interface_classes.rst", "spice/sections.rst", "thesdk/sections.rst"], "indexentries": {"__init__() (inverter.inverter method)": [[12, "inverter.inverter.__init__", false], [14, "inverter.inverter.__init__", false]], "__init__() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.__init__", false]], "_classfile (thesdk.io property)": [[24, "thesdk.IO._classfile", false]], "_classfile (thesdk.thesdk property)": [[24, "thesdk.thesdk._classfile", false]], "_read_state() (thesdk.thesdk method)": [[24, "thesdk.thesdk._read_state", false]], "_write_state() (thesdk.thesdk method)": [[24, "thesdk.thesdk._write_state", false]], "add_connectors() (rtl.rtl method)": [[18, "rtl.rtl.add_connectors", false]], "add_tb_timescale (rtl.rtl property)": [[18, "rtl.rtl.add_tb_timescale", false]], "adopt() (thesdk.iofile.iofile method)": [[24, "thesdk.iofile.iofile.adopt", false]], "after (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.after", false]], "append_to_data() (spice.spice_iofile.spice_iofile method)": [[22, "spice.spice_iofile.spice_iofile.append_to_data", false]], "assignment (rtl.sv.verilog_connector.verilog_connector property)": [[18, "rtl.sv.verilog_connector.verilog_connector.assignment", false]], "assignment_matchlist (rtl.rtl property)": [[18, "rtl.rtl.assignment_matchlist", false]], "assignment_matchlist (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.assignment_matchlist", false]], "assignment_matchlist (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.assignment_matchlist", false]], "assignments() (rtl.sv.verilog_testbench.verilog_testbench method)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.assignments", false]], "assignments() (rtl.testbench.testbench method)": [[18, "rtl.testbench.testbench.assignments", false]], "bassign() (rtl.sv.verilog_connector.verilog_connector method)": [[18, "rtl.sv.verilog_connector.verilog_connector.bassign", false]], "big_endian (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.big_endian", false]], "clock_definition (rtl.sv.verilog_testbench.verilog_testbench property)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.clock_definition", false]], "clock_definition (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.clock_definition", false]], "cmdfile_ext (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.cmdfile_ext", false]], "cmdfile_ext (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.cmdfile_ext", false]], "cmdfile_ext (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.cmdfile_ext", false]], "cmin (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.cmin", false]], "commentchar (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.commentchar", false]], "commentchar (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.commentchar", false]], "commentchar (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.commentchar", false]], "commentline (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.commentline", false]], "commentline (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.commentline", false]], "commentline (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.commentline", false]], "configfile (thesdk.thesdk attribute)": [[24, "thesdk.thesdk.CONFIGFILE", false]], "connect_inputs() (rtl.rtl method)": [[18, "rtl.rtl.connect_inputs", false]], "connect_inputs() (rtl.sv.verilog_testbench.verilog_testbench method)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.connect_inputs", false]], "connect_inputs() (rtl.testbench.testbench method)": [[18, "rtl.testbench.testbench.connect_inputs", false]], "connect_outputs() (rtl.rtl method)": [[18, "rtl.rtl.connect_outputs", false]], "connect_spice_inputs() (spice.spice method)": [[22, "spice.spice.connect_spice_inputs", false]], "connect_spice_outputs() (spice.spice method)": [[22, "spice.spice.connect_spice_outputs", false]], "connector_datamap() (rtl.rtl_iofile.rtl_iofile method)": [[18, "rtl.rtl_iofile.rtl_iofile.connector_datamap", false]], "connector_definitions (rtl.sv.verilog_testbench.verilog_testbench property)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.connector_definitions", false]], "connector_definitions (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.connector_definitions", false]], "connectors (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.connectors", false]], "connectors (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.connectors", false]], "content_parameters (rtl.sv.verilog_testbench.verilog_testbench property)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.content_parameters", false]], "content_parameters (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.content_parameters", false]], "contents (rtl.module.module property)": [[18, "rtl.module.module.contents", false]], "contents (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.contents", false]], "contents (rtl.sv.verilog_module.verilog_module property)": [[18, "rtl.sv.verilog_module.verilog_module.contents", false]], "contents (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[18, "rtl.vhdl.vhdl_entity.vhdl_entity.contents", false]], "copy_dspf() (spice.testbench.testbench method)": [[22, "spice.testbench.testbench.copy_dspf", false]], "copy_or_relink() (rtl.rtl method)": [[18, "rtl.rtl.copy_or_relink", false]], "copy_propval() (thesdk.thesdk method)": [[24, "thesdk.thesdk.copy_propval", false]], "copy_propval_verbosity (thesdk.thesdk property)": [[24, "thesdk.thesdk.copy_propval_verbosity", false]], "copy_rtl_sources() (rtl.rtl method)": [[18, "rtl.rtl.copy_rtl_sources", false]], "create_connectors() (rtl.rtl method)": [[18, "rtl.rtl.create_connectors", false]], "create_nested_sweepresult_dict() (spice.eldo.eldo.eldo method)": [[22, "spice.eldo.eldo.eldo.create_nested_sweepresult_dict", false]], "create_nested_sweepresult_dict() (spice.ngspice.ngspice.ngspice method)": [[22, "spice.ngspice.ngspice.ngspice.create_nested_sweepresult_dict", false]], "create_nested_sweepresult_dict() (spice.spectre.spectre.spectre method)": [[22, "spice.spectre.spectre.spectre.create_nested_sweepresult_dict", false]], "csvskip (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.csvskip", false]], "csvskip (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.csvskip", false]], "csvskip (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.csvskip", false]], "custom_connectors (rtl.rtl property)": [[18, "rtl.rtl.custom_connectors", false]], "custom_subckt_name (spice.spice_module.spice_module property)": [[22, "spice.spice_module.spice_module.custom_subckt_name", false]], "data (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.Data", false]], "data (thesdk.io property)": [[24, "thesdk.IO.Data", false]], "datatype (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.datatype", false]], "datatype (thesdk.iofile.iofile property)": [[24, "thesdk.iofile.iofile.datatype", false]], "dcsource_bundle (spice.spice property)": [[22, "spice.spice.dcsource_bundle", false]], "dcsource_declaration (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.dcsource_declaration", false]], "dcsource_declaration (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.dcsource_declaration", false]], "dcsource_declaration (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.dcsource_declaration", false]], "dcsources (spice.testbench_common.testbench_common property)": [[22, "spice.testbench_common.testbench_common.dcsources", false]], "dcsourcestr (spice.eldo.eldo_testbench.eldo_testbench property)": [[22, "spice.eldo.eldo_testbench.eldo_testbench.dcsourcestr", false]], "dcsourcestr (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[22, "spice.ngspice.ngspice_testbench.ngspice_testbench.dcsourcestr", false]], "dcsourcestr (spice.spectre.spectre_testbench.spectre_testbench property)": [[22, "spice.spectre.spectre_testbench.spectre_testbench.dcsourcestr", false]], "dcsourcestr (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.dcsourcestr", false]], "debug (spice.spice_iofile.spice_iofile property)": [[22, "spice.spice_iofile.spice_iofile.DEBUG", false]], "debug (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.DEBUG", false]], "debug (thesdk.thesdk property)": [[24, "thesdk.thesdk.DEBUG", false]], "define_io_conditions() (inverter.inverter method)": [[12, "inverter.inverter.define_io_conditions", false], [14, "inverter.inverter.define_io_conditions", false]], "define_testbench() (rtl.sv.verilog_testbench.verilog_testbench method)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.define_testbench", false]], "define_testbench() (rtl.testbench.testbench method)": [[18, "rtl.testbench.testbench.define_testbench", false]], "definition (rtl.module.module property)": [[18, "rtl.module.module.definition", false]], "definition (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.definition", false]], "definition (rtl.sv.verilog_connector.verilog_connector property)": [[18, "rtl.sv.verilog_connector.verilog_connector.definition", false]], "definition (rtl.sv.verilog_module.verilog_module property)": [[18, "rtl.sv.verilog_module.verilog_module.definition", false]], "definition (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[18, "rtl.vhdl.vhdl_entity.vhdl_entity.definition", false]], "delete_iofile_bundle() (thesdk.thesdk method)": [[24, "thesdk.thesdk.delete_iofile_bundle", false]], "delete_rtlsimpath() (rtl.rtl method)": [[18, "rtl.rtl.delete_rtlsimpath", false]], "delete_rtlworkpath() (rtl.rtl method)": [[18, "rtl.rtl.delete_rtlworkpath", false]], "delete_spicesimpath() (spice.spice method)": [[22, "spice.spice.delete_spicesimpath", false]], "devname (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.devname", false]], "dictdata (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.DictData", false]], "dir (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.dir", false]], "dir (thesdk.iofile.iofile property)": [[24, "thesdk.iofile.iofile.dir", false]], "directives (rtl.module.module property)": [[18, "rtl.module.module.directives", false]], "distributed_run (spice.spice property)": [[22, "spice.spice.distributed_run", false]], "dspf (spice.spice property)": [[22, "spice.spice.dspf", false]], "dspfinclude (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.dspfinclude", false]], "dspfinclude (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.dspfinclude", false]], "dspfinclude (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.dspfinclude", false]], "dspfincludecmd (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.dspfincludecmd", false]], "dumpfile (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.dumpfile", false]], "dut (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.dut", false]], "dut_instance (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.dut_instance", false]], "edgetype (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.edgetype", false]], "eldo (class in spice.eldo.eldo)": [[22, "spice.eldo.eldo.eldo", false]], "eldo_testbench (class in spice.eldo.eldo_testbench)": [[22, "spice.eldo.eldo_testbench.eldo_testbench", false]], "end_condition (rtl.sv.verilog_testbench.verilog_testbench property)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.end_condition", false]], "end_condition (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.end_condition", false]], "entitypath (thesdk.thesdk property)": [[24, "thesdk.thesdk.entitypath", false]], "errpreset (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.errpreset", false]], "errpreset (spice.spice property)": [[22, "spice.spice.errpreset", false]], "esc_bus() (spice.testbench_common.testbench_common method)": [[22, "spice.testbench_common.testbench_common.esc_bus", false]], "eventoutdelim (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.eventoutdelim", false]], "eventoutdelim (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.eventoutdelim", false]], "eventoutdelim (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.eventoutdelim", false]], "excludelist (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.excludelist", false]], "execute_rtl_sim() (rtl.rtl method)": [[18, "rtl.rtl.execute_rtl_sim", false]], "execute_spice_sim() (spice.spice method)": [[22, "spice.spice.execute_spice_sim", false]], "export() (rtl.module.module method)": [[18, "rtl.module.module.export", false]], "export() (rtl.module_common.module_common method)": [[18, "rtl.module_common.module_common.export", false]], "export() (rtl.sv.verilog_module.verilog_module method)": [[18, "rtl.sv.verilog_module.verilog_module.export", false]], "export() (rtl.vhdl.vhdl_entity.vhdl_entity method)": [[18, "rtl.vhdl.vhdl_entity.vhdl_entity.export", false]], "export() (spice.testbench.testbench method)": [[22, "spice.testbench.testbench.export", false]], "export_subckts() (spice.spice_module.spice_module method)": [[22, "spice.spice_module.spice_module.export_subckts", false]], "ext_file (spice.spice_dcsource.spice_dcsource property)": [[22, "spice.spice_dcsource.spice_dcsource.ext_file", false]], "ext_start (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.ext_start", false]], "ext_stop (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.ext_stop", false]], "extract (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.extract", false]], "extract_powers() (spice.spice method)": [[22, "spice.spice.extract_powers", false]], "extract_vhdlfiles() (rtl.rtl method)": [[18, "rtl.rtl.extract_vhdlfiles", false]], "extract_vlogfiles() (rtl.rtl method)": [[18, "rtl.rtl.extract_vlogfiles", false]], "extracts (spice.spice property)": [[22, "spice.spice.extracts", false]], "extracts (spice.spice_common.spice_common property)": [[22, "spice.spice_common.spice_common.extracts", false]], "extracts (thesdk.thesdk property)": [[24, "thesdk.thesdk.extracts", false]], "fc (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.fc", false]], "file (spice.spice_iofile.spice_iofile property)": [[22, "spice.spice_iofile.spice_iofile.file", false]], "file (spice.spice_module.spice_module property)": [[22, "spice.spice_module.spice_module.file", false]], "file (thesdk.iofile.iofile property)": [[24, "thesdk.iofile.iofile.file", false]], "fmax (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.fmax", false]], "fmin (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.fmin", false]], "format_ios() (rtl.rtl method)": [[18, "rtl.rtl.format_ios", false]], "fpoints (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.fpoints", false]], "fscale (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.fscale", false]], "fsig (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.fsig", false]], "fstepsize (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.fstepsize", false]], "generate_contents() (rtl.sv.verilog_testbench.verilog_testbench method)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.generate_contents", false]], "generate_contents() (rtl.testbench.testbench method)": [[18, "rtl.testbench.testbench.generate_contents", false]], "generate_contents() (spice.testbench.testbench method)": [[22, "spice.testbench.testbench.generate_contents", false]], "get_input_noise_data() (spice.spectre.spectre.spectre method)": [[22, "spice.spectre.spectre.spectre.get_input_noise_data", false]], "get_ocnprint_data() (spice.spectre.spectre.spectre method)": [[22, "spice.spectre.spectre.spectre.get_ocnPrint_data", false]], "get_output_noise_data() (spice.spectre.spectre.spectre method)": [[22, "spice.spectre.spectre.spectre.get_output_noise_data", false]], "global_parameters (thesdk.thesdk attribute)": [[24, "thesdk.thesdk.global_parameters", false]], "globals (thesdk.thesdk attribute)": [[24, "thesdk.thesdk.GLOBALS", false]], "harmonics (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.harmonics", false]], "has_lsf (thesdk.thesdk property)": [[24, "thesdk.thesdk.has_lsf", false]], "header (rtl.module.module property)": [[18, "rtl.module.module.header", false]], "header (rtl.sv.verilog_module.verilog_module property)": [[18, "rtl.sv.verilog_module.verilog_module.header", false]], "header (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[18, "rtl.vhdl.vhdl_entity.vhdl_entity.header", false]], "header (spice.testbench_common.testbench_common property)": [[22, "spice.testbench_common.testbench_common.header", false]], "home (thesdk.thesdk attribute)": [[24, "thesdk.thesdk.HOME", false]], "icarus (class in rtl.icarus.icarus)": [[18, "rtl.icarus.icarus.icarus", false]], "icarus_controlfilepaths (rtl.icarus.icarus.icarus property)": [[18, "rtl.icarus.icarus.icarus.icarus_controlfilepaths", false]], "icarus_dofilepaths (rtl.icarus.icarus.icarus property)": [[18, "rtl.icarus.icarus.icarus.icarus_dofilepaths", false]], "icarus_rtlcmd (rtl.icarus.icarus.icarus property)": [[18, "rtl.icarus.icarus.icarus.icarus_rtlcmd", false]], "icarus_simdut (rtl.icarus.icarus.icarus property)": [[18, "rtl.icarus.icarus.icarus.icarus_simdut", false]], "icarus_simtb (rtl.icarus.icarus.icarus property)": [[18, "rtl.icarus.icarus.icarus.icarus_simtb", false]], "include (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.include", false]], "include (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.include", false]], "include (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.include", false]], "includecmd (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.includecmd", false]], "init() (inverter.inverter method)": [[12, "inverter.inverter.init", false], [14, "inverter.inverter.init", false]], "init() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.init", false]], "initialization (rtl.sv.verilog_connector.verilog_connector property)": [[18, "rtl.sv.verilog_connector.verilog_connector.initialization", false]], "initlog() (thesdk.thesdk class method)": [[24, "thesdk.thesdk.initlog", false]], "inputsignals (spice.eldo.eldo_testbench.eldo_testbench property)": [[22, "spice.eldo.eldo_testbench.eldo_testbench.inputsignals", false]], "inputsignals (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[22, "spice.ngspice.ngspice_testbench.ngspice_testbench.inputsignals", false]], "inputsignals (spice.spectre.spectre_testbench.spectre_testbench property)": [[22, "spice.spectre.spectre_testbench.spectre_testbench.inputsignals", false]], "inputsignals (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.inputsignals", false]], "instance (rtl.module.module property)": [[18, "rtl.module.module.instance", false]], "instance (spice.spice_module.spice_module property)": [[22, "spice.spice_module.spice_module.instance", false]], "instname (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.instname", false]], "interactive_control_contents (rtl.rtl property)": [[18, "rtl.rtl.interactive_control_contents", false]], "interactive_controlfile (rtl.rtl property)": [[18, "rtl.rtl.interactive_controlfile", false]], "interactive_rtl (rtl.rtl property)": [[18, "rtl.rtl.interactive_rtl", false]], "interactive_spice (spice.spice property)": [[22, "spice.spice.interactive_spice", false]], "interp_crossings() (spice.spice_iofile.spice_iofile method)": [[22, "spice.spice_iofile.spice_iofile.interp_crossings", false]], "inverter": [[12, "module-inverter", false], [14, "module-inverter", false]], "inverter (class in inverter)": [[12, "inverter.inverter", false], [14, "inverter.inverter", false]], "inverter_testbench": [[13, "module-inverter_testbench", false]], "inverter_testbench (class in inverter_testbench)": [[13, "inverter_testbench.inverter_testbench", false]], "io (class in thesdk)": [[24, "thesdk.IO", false]], "io_signals (rtl.module.module property)": [[18, "rtl.module.module.io_signals", false]], "io_signals (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.io_signals", false]], "io_signals (rtl.sv.verilog_module.verilog_module property)": [[18, "rtl.sv.verilog_module.verilog_module.io_signals", false]], "io_signals (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[18, "rtl.vhdl.vhdl_entity.vhdl_entity.io_signals", false]], "iofile (class in thesdk.iofile)": [[24, "thesdk.iofile.iofile", false]], "iofile_bundle (thesdk.thesdk property)": [[24, "thesdk.thesdk.iofile_bundle", false]], "iofile_close (rtl.sv.verilog_testbench.verilog_testbench property)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.iofile_close", false]], "iofile_close (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.iofile_close", false]], "iofile_definitions (rtl.sv.verilog_testbench.verilog_testbench property)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.iofile_definitions", false]], "iofile_definitions (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.iofile_definitions", false]], "iofile_eventdict (spice.spice property)": [[22, "spice.spice.iofile_eventdict", false]], "iofiles (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.iofiles", false]], "iofiles (spice.testbench_common.testbench_common property)": [[22, "spice.testbench_common.testbench_common.iofiles", false]], "ioformat (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.ioformat", false]], "ioformat (rtl.sv.verilog_connector.verilog_connector property)": [[18, "rtl.sv.verilog_connector.verilog_connector.ioformat", false]], "ioformat (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.ioformat", false]], "ionames (spice.spice_iofile.spice_iofile property)": [[22, "spice.spice_iofile.spice_iofile.ionames", false]], "ionames (thesdk.iofile.iofile property)": [[24, "thesdk.iofile.iofile.ionames", false]], "ios (inverter.inverter attribute)": [[12, "id3", false], [12, "inverter.inverter.IOS", false], [14, "id3", false], [14, "inverter.inverter.IOS", false]], "ios (rtl.module.module property)": [[18, "rtl.module.module.ios", false]], "ios (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.ios", false]], "ios (rtl.sv.verilog_module.verilog_module property)": [[18, "rtl.sv.verilog_module.verilog_module.ios", false]], "ios (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[18, "rtl.vhdl.vhdl_entity.vhdl_entity.ios", false]], "ios (thesdk.thesdk property)": [[24, "thesdk.thesdk.IOS", false]], "iotype (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.iotype", false]], "iotype (thesdk.iofile.iofile property)": [[24, "thesdk.iofile.iofile.iotype", false]], "iprobe (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.iprobe", false]], "is_strobed (spice.spice_common.spice_common property)": [[22, "spice.spice_common.spice_common.is_strobed", false]], "lang (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.lang", false]], "lang (rtl.rtl property)": [[18, "rtl.rtl.lang", false]], "lang (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.lang", false]], "langmodule (rtl.module.module property)": [[18, "rtl.module.module.langmodule", false]], "langmodule (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.langmodule", false]], "langmodule (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.langmodule", false]], "lastline (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.lastline", false]], "lastline (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.lastline", false]], "lastline (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.lastline", false]], "libcmd (spice.eldo.eldo_testbench.eldo_testbench property)": [[22, "spice.eldo.eldo_testbench.eldo_testbench.libcmd", false]], "libcmd (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[22, "spice.ngspice.ngspice_testbench.ngspice_testbench.libcmd", false]], "libcmd (spice.spectre.spectre_testbench.spectre_testbench property)": [[22, "spice.spectre.spectre_testbench.spectre_testbench.libcmd", false]], "libcmd (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.libcmd", false]], "load_output_file (spice.spice property)": [[22, "spice.spice.load_output_file", false]], "load_state (spice.spice property)": [[22, "spice.spice.load_state", false]], "load_state (thesdk.thesdk property)": [[24, "thesdk.thesdk.load_state", false]], "load_state_full (thesdk.thesdk property)": [[24, "thesdk.thesdk.load_state_full", false]], "logfile (thesdk.thesdk attribute)": [[24, "thesdk.thesdk.logfile", false]], "lsf_submission (rtl.rtl property)": [[18, "rtl.rtl.lsf_submission", false]], "main() (inverter.inverter method)": [[12, "inverter.inverter.main", false], [14, "inverter.inverter.main", false]], "main() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.main", false]], "maxstep (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.maxstep", false]], "mc (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.mc", false]], "mc_seed (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.mc_seed", false]], "method (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.method", false]], "misccmd (rtl.sv.verilog_testbench.verilog_testbench property)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.misccmd", false]], "misccmd (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.misccmd", false]], "misccmd (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.misccmd", false]], "model (inverter.inverter attribute)": [[12, "id4", false], [12, "inverter.inverter.model", false], [14, "id4", false], [14, "inverter.inverter.model", false]], "model (thesdk.thesdk property)": [[24, "thesdk.thesdk.model", false]], "model_info (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.model_info", false]], "module": [[12, "module-inverter", false], [13, "module-inverter_testbench", false], [14, "module-inverter", false], [18, "module-rtl", false], [18, "module-rtl.icarus.icarus", false], [18, "module-rtl.module", false], [18, "module-rtl.module_common", false], [18, "module-rtl.questasim.questasim", false], [18, "module-rtl.rtl_iofile", false], [18, "module-rtl.sv.sv", false], [18, "module-rtl.sv.verilog_connector", false], [18, "module-rtl.sv.verilog_module", false], [18, "module-rtl.sv.verilog_testbench", false], [18, "module-rtl.testbench", false], [18, "module-rtl.testbench_common", false], [18, "module-rtl.vhdl.vhdl", false], [18, "module-rtl.vhdl.vhdl_entity", false], [22, "module-spice", false], [22, "module-spice.eldo.eldo", false], [22, "module-spice.eldo.eldo_testbench", false], [22, "module-spice.ngspice.ngspice", false], [22, "module-spice.ngspice.ngspice_testbench", false], [22, "module-spice.spectre.spectre", false], [22, "module-spice.spectre.spectre_testbench", false], [22, "module-spice.spice_common", false], [22, "module-spice.spice_dcsource", false], [22, "module-spice.spice_iofile", false], [22, "module-spice.spice_module", false], [22, "module-spice.spice_simcmd", false], [22, "module-spice.testbench", false], [22, "module-spice.testbench_common", false], [24, "module-thesdk", false], [24, "module-thesdk.iofile", false]], "module (class in rtl.module)": [[18, "rtl.module.module", false]], "module_common (class in rtl.module_common)": [[18, "rtl.module_common.module_common", false]], "modulepaths (thesdk.thesdk attribute)": [[24, "thesdk.thesdk.MODULEPATHS", false]], "name (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.name", false]], "name (rtl.rtl property)": [[18, "rtl.rtl.name", false]], "name (spice.spice property)": [[22, "spice.spice.name", false]], "name (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.name", false]], "name (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.name", false]], "name (spice.spice_module.spice_module property)": [[22, "spice.spice_module.spice_module.name", false]], "nbassign() (rtl.sv.verilog_connector.verilog_connector method)": [[18, "rtl.sv.verilog_connector.verilog_connector.nbassign", false]], "neg (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.neg", false]], "netlist_params (thesdk.thesdk property)": [[24, "thesdk.thesdk.netlist_params", false]], "ngspice (class in spice.ngspice.ngspice)": [[22, "spice.ngspice.ngspice.ngspice", false]], "ngspice_testbench (class in spice.ngspice.ngspice_testbench)": [[22, "spice.ngspice.ngspice_testbench.ngspice_testbench", false]], "noise (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.noise", false]], "noise (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.noise", false]], "nproc (spice.spice property)": [[22, "spice.spice.nproc", false]], "nprocflag (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.nprocflag", false]], "nprocflag (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.nprocflag", false]], "nprocflag (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.nprocflag", false]], "num_cols (spice.spectre.spectre_testbench.spectre_testbench property)": [[22, "spice.spectre.spectre_testbench.spectre_testbench.num_cols", false]], "num_processes (spice.spice property)": [[22, "spice.spice.num_processes", false]], "option (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.option", false]], "option (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.option", false]], "option (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.option", false]], "options (spice.eldo.eldo_testbench.eldo_testbench property)": [[22, "spice.eldo.eldo_testbench.eldo_testbench.options", false]], "options (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[22, "spice.ngspice.ngspice_testbench.ngspice_testbench.options", false]], "options (spice.spectre.spectre_testbench.spectre_testbench property)": [[22, "spice.spectre.spectre_testbench.spectre_testbench.options", false]], "options (spice.testbench_common.testbench_common property)": [[22, "spice.testbench_common.testbench_common.options", false]], "par (thesdk.thesdk property)": [[24, "thesdk.thesdk.par", false]], "parallel() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.parallel", false]], "parameter (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.parameter", false]], "parameter (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.parameter", false]], "parameter (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.parameter", false]], "parameter_definitions (rtl.sv.verilog_testbench.verilog_testbench property)": [[18, "rtl.sv.verilog_testbench.verilog_testbench.parameter_definitions", false]], "parameter_definitions (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.parameter_definitions", false]], "parameters (rtl.module.module property)": [[18, "rtl.module.module.parameters", false]], "parameters (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.parameters", false]], "parameters (rtl.sv.verilog_module.verilog_module property)": [[18, "rtl.sv.verilog_module.verilog_module.parameters", false]], "parameters (rtl.vhdl.vhdl_entity.vhdl_entity property)": [[18, "rtl.vhdl.vhdl_entity.vhdl_entity.parameters", false]], "parameters (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.parameters", false]], "paramname (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.paramname", false]], "parent (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.parent", false]], "parent (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.parent", false]], "parent (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.parent", false]], "parse_io_from_file() (spice.spice_iofile.spice_iofile method)": [[22, "spice.spice_iofile.spice_iofile.parse_io_from_file", false]], "pickle_excludes (thesdk.thesdk property)": [[24, "thesdk.thesdk.pickle_excludes", false]], "plflag (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.plflag", false]], "plflag (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.plflag", false]], "plflag (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.plflag", false]], "plflag (spice.spice property)": [[22, "spice.spice.plflag", false]], "plflag_simcmd_prefix (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.plflag_simcmd_prefix", false]], "plflag_simcmd_prefix (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.plflag_simcmd_prefix", false]], "plflag_simcmd_prefix (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.plflag_simcmd_prefix", false]], "plotcmd (spice.eldo.eldo_testbench.eldo_testbench property)": [[22, "spice.eldo.eldo_testbench.eldo_testbench.plotcmd", false]], "plotcmd (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[22, "spice.ngspice.ngspice_testbench.ngspice_testbench.plotcmd", false]], "plotcmd (spice.spectre.spectre_testbench.spectre_testbench property)": [[22, "spice.spectre.spectre_testbench.spectre_testbench.plotcmd", false]], "plotcmd (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.plotcmd", false]], "plotlist (spice.spice property)": [[22, "spice.spice.plotlist", false]], "plotlist (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.plotlist", false]], "plotprogcmd (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.plotprogcmd", false]], "plotprogcmd (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.plotprogcmd", false]], "plotprogcmd (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.plotprogcmd", false]], "plotprogcmd (spice.spice property)": [[22, "spice.spice.plotprogcmd", false]], "plotprogram (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.plotprogram", false]], "plotprogram (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.plotprogram", false]], "plotprogram (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.plotprogram", false]], "plotprogram (spice.spice property)": [[22, "spice.spice.plotprogram", false]], "portsrcstr (spice.eldo.eldo_testbench.eldo_testbench property)": [[22, "spice.eldo.eldo_testbench.eldo_testbench.portsrcstr", false]], "portsrcstr (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[22, "spice.ngspice.ngspice_testbench.ngspice_testbench.portsrcstr", false]], "portsrcstr (spice.spectre.spectre_testbench.spectre_testbench property)": [[22, "spice.spectre.spectre_testbench.spectre_testbench.portsrcstr", false]], "portsrcstr (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.portsrcstr", false]], "pos (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.pos", false]], "postlayout (spice.spice property)": [[22, "spice.spice.postlayout", false]], "postlayout_subckts (spice.spice property)": [[22, "spice.spice.postlayout_subckts", false]], "preserve_iofiles (thesdk.thesdk property)": [[24, "thesdk.thesdk.preserve_iofiles", false]], "preserve_rtlfiles (rtl.rtl property)": [[18, "rtl.rtl.preserve_rtlfiles", false]], "preserve_spicefiles (spice.spice property)": [[22, "spice.spice.preserve_spicefiles", false]], "print_colors (thesdk.thesdk property)": [[24, "thesdk.thesdk.print_colors", false]], "print_log() (thesdk.thesdk method)": [[24, "thesdk.thesdk.print_log", false]], "print_relative_path (thesdk.thesdk property)": [[24, "thesdk.thesdk.print_relative_path", false]], "proplist (inverter.inverter attribute)": [[12, "id0", false], [12, "inverter.inverter.proplist", false], [14, "id0", false], [14, "inverter.inverter.proplist", false]], "questasim (class in rtl.questasim.questasim)": [[18, "rtl.questasim.questasim.questasim", false]], "questasim_controlfilepaths (rtl.questasim.questasim.questasim property)": [[18, "rtl.questasim.questasim.questasim.questasim_controlfilepaths", false]], "questasim_dofilepaths (rtl.questasim.questasim.questasim property)": [[18, "rtl.questasim.questasim.questasim.questasim_dofilepaths", false]], "questasim_rtlcmd (rtl.questasim.questasim.questasim property)": [[18, "rtl.questasim.questasim.questasim.questasim_rtlcmd", false]], "questasim_sim_opt_dict (rtl.questasim.questasim.questasim property)": [[18, "rtl.questasim.questasim.questasim.questasim_sim_opt_dict", false]], "questasim_simdut (rtl.questasim.questasim.questasim property)": [[18, "rtl.questasim.questasim.questasim.questasim_simdut", false]], "questasim_simtb (rtl.questasim.questasim.questasim property)": [[18, "rtl.questasim.questasim.questasim.questasim_simtb", false]], "queue (thesdk.thesdk property)": [[24, "thesdk.thesdk.queue", false]], "ramp (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.ramp", false]], "read() (spice.spice_iofile.spice_iofile method)": [[22, "spice.spice_iofile.spice_iofile.read", false]], "read() (thesdk.iofile.iofile method)": [[24, "thesdk.iofile.iofile.read", false]], "read_noise_result() (spice.eldo.eldo.eldo method)": [[22, "spice.eldo.eldo.eldo.read_noise_result", false]], "read_noise_result() (spice.ngspice.ngspice.ngspice method)": [[22, "spice.ngspice.ngspice.ngspice.read_noise_result", false]], "read_noise_result() (spice.spectre.spectre.spectre method)": [[22, "spice.spectre.spectre.spectre.read_noise_result", false]], "read_noise_result() (spice.spice method)": [[22, "spice.spice.read_noise_result", false]], "read_oppts() (spice.eldo.eldo.eldo method)": [[22, "spice.eldo.eldo.eldo.read_oppts", false]], "read_oppts() (spice.ngspice.ngspice.ngspice method)": [[22, "spice.ngspice.ngspice.ngspice.read_oppts", false]], "read_oppts() (spice.spectre.spectre.spectre method)": [[22, "spice.spectre.spectre.spectre.read_oppts", false]], "read_oppts() (spice.spice method)": [[22, "spice.spice.read_oppts", false]], "read_outfile() (rtl.rtl method)": [[18, "rtl.rtl.read_outfile", false]], "read_sp_result() (spice.eldo.eldo.eldo method)": [[22, "spice.eldo.eldo.eldo.read_sp_result", false]], "read_sp_result() (spice.ngspice.ngspice.ngspice method)": [[22, "spice.ngspice.ngspice.ngspice.read_sp_result", false]], "read_sp_result() (spice.spectre.spectre.spectre method)": [[22, "spice.spectre.spectre.spectre.read_sp_result", false]], "read_sparams() (spice.spice method)": [[22, "spice.spice.read_sparams", false]], "read_spice_outputs() (spice.spice method)": [[22, "spice.spice.read_spice_outputs", false]], "read_stb_result() (spice.eldo.eldo.eldo method)": [[22, "spice.eldo.eldo.eldo.read_stb_result", false]], "read_stb_result() (spice.ngspice.ngspice.ngspice method)": [[22, "spice.ngspice.ngspice.ngspice.read_stb_result", false]], "read_stb_result() (spice.spectre.spectre.spectre method)": [[22, "spice.spectre.spectre.spectre.read_stb_result", false]], "read_stb_result() (spice.spice method)": [[22, "spice.spice.read_stb_result", false]], "remove() (spice.spice_iofile.spice_iofile method)": [[22, "spice.spice_iofile.spice_iofile.remove", false]], "remove() (thesdk.iofile.iofile method)": [[24, "thesdk.iofile.iofile.remove", false]], "resultfile_ext (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.resultfile_ext", false]], "resultfile_ext (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.resultfile_ext", false]], "resultfile_ext (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.resultfile_ext", false]], "rs (inverter.inverter attribute)": [[12, "id1", false], [12, "inverter.inverter.Rs", false], [14, "id1", false], [14, "inverter.inverter.Rs", false]], "rs (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.rs", false]], "rtl": [[18, "module-rtl", false]], "rtl (class in rtl)": [[18, "rtl.rtl", false]], "rtl.icarus.icarus": [[18, "module-rtl.icarus.icarus", false]], "rtl.module": [[18, "module-rtl.module", false]], "rtl.module_common": [[18, "module-rtl.module_common", false]], "rtl.questasim.questasim": [[18, "module-rtl.questasim.questasim", false]], "rtl.rtl_iofile": [[18, "module-rtl.rtl_iofile", false]], "rtl.sv.sv": [[18, "module-rtl.sv.sv", false]], "rtl.sv.verilog_connector": [[18, "module-rtl.sv.verilog_connector", false]], "rtl.sv.verilog_module": [[18, "module-rtl.sv.verilog_module", false]], "rtl.sv.verilog_testbench": [[18, "module-rtl.sv.verilog_testbench", false]], "rtl.testbench": [[18, "module-rtl.testbench", false]], "rtl.testbench_common": [[18, "module-rtl.testbench_common", false]], "rtl.vhdl.vhdl": [[18, "module-rtl.vhdl.vhdl", false]], "rtl.vhdl.vhdl_entity": [[18, "module-rtl.vhdl.vhdl_entity", false]], "rtl_connectors (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_connectors", false]], "rtl_ctstamp (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_ctstamp", false]], "rtl_fclose (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_fclose", false]], "rtl_fopen (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_fopen", false]], "rtl_fptr (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_fptr", false]], "rtl_io (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_io", false]], "rtl_io_condition (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_io_condition", false]], "rtl_io_condition_append() (rtl.rtl_iofile.rtl_iofile method)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_io_condition_append", false]], "rtl_io_sync (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_io_sync", false]], "rtl_iofile (class in rtl.rtl_iofile)": [[18, "rtl.rtl_iofile.rtl_iofile", false]], "rtl_pstamp (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_pstamp", false]], "rtl_stat (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_stat", false]], "rtl_statdef (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_statdef", false]], "rtl_tdiff (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_tdiff", false]], "rtl_timeprecision (rtl.rtl property)": [[18, "rtl.rtl.rtl_timeprecision", false]], "rtl_timeprecision (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.rtl_timeprecision", false]], "rtl_timeprecision_num (rtl.rtl property)": [[18, "rtl.rtl.rtl_timeprecision_num", false]], "rtl_timeprecision_num (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.rtl_timeprecision_num", false]], "rtl_timescale (rtl.rtl property)": [[18, "rtl.rtl.rtl_timescale", false]], "rtl_timescale (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtl_timescale", false]], "rtl_timescale (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.rtl_timescale", false]], "rtl_timescale_num (rtl.rtl property)": [[18, "rtl.rtl.rtl_timescale_num", false]], "rtl_timescale_num (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.rtl_timescale_num", false]], "rtl_timeunit (rtl.rtl property)": [[18, "rtl.rtl.rtl_timeunit", false]], "rtlcmd (rtl.rtl property)": [[18, "rtl.rtl.rtlcmd", false]], "rtlfiles (rtl.rtl property)": [[18, "rtl.rtl.rtlfiles", false]], "rtlmisc (rtl.rtl property)": [[18, "rtl.rtl.rtlmisc", false]], "rtlparam (rtl.rtl_iofile.rtl_iofile property)": [[18, "rtl.rtl_iofile.rtl_iofile.rtlparam", false]], "rtlparameters (rtl.rtl property)": [[18, "rtl.rtl.rtlparameters", false]], "rtlsimpath (rtl.rtl property)": [[18, "rtl.rtl.rtlsimpath", false]], "rtlworkpath (rtl.rtl property)": [[18, "rtl.rtl.rtlworkpath", false]], "run() (inverter.inverter method)": [[12, "inverter.inverter.run", false], [14, "inverter.inverter.run", false]], "run() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.run", false]], "run_parallel() (thesdk.thesdk method)": [[24, "thesdk.thesdk.run_parallel", false]], "run_plotprogram() (spice.eldo.eldo.eldo method)": [[22, "spice.eldo.eldo.eldo.run_plotprogram", false]], "run_plotprogram() (spice.ngspice.ngspice.ngspice method)": [[22, "spice.ngspice.ngspice.ngspice.run_plotprogram", false]], "run_plotprogram() (spice.spectre.spectre.spectre method)": [[22, "spice.spectre.spectre.spectre.run_plotprogram", false]], "run_plotprogram() (spice.spice method)": [[22, "spice.spice.run_plotprogram", false]], "run_rtl() (rtl.rtl method)": [[18, "rtl.rtl.run_rtl", false]], "run_spice() (spice.spice method)": [[22, "spice.spice.run_spice", false]], "runname (thesdk.thesdk property)": [[24, "thesdk.thesdk.runname", false]], "sample_signal() (spice.spice_iofile.spice_iofile method)": [[22, "spice.spice_iofile.spice_iofile.sample_signal", false]], "save_database (spice.spice property)": [[22, "spice.spice.save_database", false]], "save_output_file (spice.spice property)": [[22, "spice.spice.save_output_file", false]], "save_state (thesdk.thesdk property)": [[24, "thesdk.thesdk.save_state", false]], "seed (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.seed", false]], "serial() (inverter_testbench.inverter_testbench method)": [[13, "inverter_testbench.inverter_testbench.serial", false]], "set_control_data() (rtl.rtl_iofile.rtl_iofile method)": [[18, "rtl.rtl_iofile.rtl_iofile.set_control_data", false]], "si_prefix_mult (spice.spice property)": [[22, "spice.spice.si_prefix_mult", false]], "silence() (thesdk.thesdk method)": [[24, "thesdk.thesdk.silence", false]], "sim (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.sim", false]], "sim_opt_dict (rtl.rtl property)": [[18, "rtl.rtl.sim_opt_dict", false]], "sim_optimization (rtl.rtl property)": [[18, "rtl.rtl.sim_optimization", false]], "simcmd_bundle (spice.spice property)": [[22, "spice.spice.simcmd_bundle", false]], "simcmds (spice.testbench_common.testbench_common property)": [[22, "spice.testbench_common.testbench_common.simcmds", false]], "simcmdstr (spice.eldo.eldo_testbench.eldo_testbench property)": [[22, "spice.eldo.eldo_testbench.eldo_testbench.simcmdstr", false]], "simcmdstr (spice.ngspice.ngspice_testbench.ngspice_testbench property)": [[22, "spice.ngspice.ngspice_testbench.ngspice_testbench.simcmdstr", false]], "simcmdstr (spice.spectre.spectre_testbench.spectre_testbench property)": [[22, "spice.spectre.spectre_testbench.spectre_testbench.simcmdstr", false]], "simcmdstr (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.simcmdstr", false]], "simdut (rtl.rtl property)": [[18, "rtl.rtl.simdut", false]], "simpath (thesdk.thesdk property)": [[24, "thesdk.thesdk.simpath", false]], "simpathroot (thesdk.thesdk property)": [[24, "thesdk.thesdk.simpathroot", false]], "simtb (rtl.rtl property)": [[18, "rtl.rtl.simtb", false]], "simulator_control_contents (rtl.rtl property)": [[18, "rtl.rtl.simulator_control_contents", false]], "simulator_controlfile (rtl.rtl property)": [[18, "rtl.rtl.simulator_controlfile", false]], "simulatorcmd (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.simulatorcmd", false]], "simulatorcmd (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.simulatorcmd", false]], "simulatorcmd (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.simulatorcmd", false]], "skipstart (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.skipstart", false]], "sourcetype (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.sourcetype", false]], "sourcetype (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.sourcetype", false]], "spectre (class in spice.spectre.spectre)": [[22, "spice.spectre.spectre.spectre", false]], "spectre_testbench (class in spice.spectre.spectre_testbench)": [[22, "spice.spectre.spectre_testbench.spectre_testbench", false]], "spice": [[22, "module-spice", false]], "spice (class in spice)": [[22, "spice.spice", false]], "spice.eldo.eldo": [[22, "module-spice.eldo.eldo", false]], "spice.eldo.eldo_testbench": [[22, "module-spice.eldo.eldo_testbench", false]], "spice.ngspice.ngspice": [[22, "module-spice.ngspice.ngspice", false]], "spice.ngspice.ngspice_testbench": [[22, "module-spice.ngspice.ngspice_testbench", false]], "spice.spectre.spectre": [[22, "module-spice.spectre.spectre", false]], "spice.spectre.spectre_testbench": [[22, "module-spice.spectre.spectre_testbench", false]], "spice.spice_common": [[22, "module-spice.spice_common", false]], "spice.spice_dcsource": [[22, "module-spice.spice_dcsource", false]], "spice.spice_iofile": [[22, "module-spice.spice_iofile", false]], "spice.spice_module": [[22, "module-spice.spice_module", false]], "spice.spice_simcmd": [[22, "module-spice.spice_simcmd", false]], "spice.testbench": [[22, "module-spice.testbench", false]], "spice.testbench_common": [[22, "module-spice.testbench_common", false]], "spice_common (class in spice.spice_common)": [[22, "spice.spice_common.spice_common", false]], "spice_dcsource (class in spice.spice_dcsource)": [[22, "spice.spice_dcsource.spice_dcsource", false]], "spice_iofile (class in spice.spice_iofile)": [[22, "spice.spice_iofile.spice_iofile", false]], "spice_module (class in spice.spice_module)": [[22, "spice.spice_module.spice_module", false]], "spice_ports (spice.spice property)": [[22, "spice.spice.spice_ports", false]], "spice_simcmd (class in spice.spice_simcmd)": [[22, "spice.spice_simcmd.spice_simcmd", false]], "spice_simulator (spice.spice property)": [[22, "spice.spice.spice_simulator", false]], "spice_submission (spice.spice property)": [[22, "spice.spice.spice_submission", false]], "spice_tb (spice.spice property)": [[22, "spice.spice.spice_tb", false]], "spicecmd (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.spicecmd", false]], "spicecmd (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.spicecmd", false]], "spicecmd (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.spicecmd", false]], "spicecmd (spice.spice property)": [[22, "spice.spice.spicecmd", false]], "spicecorner (spice.spice property)": [[22, "spice.spice.spicecorner", false]], "spicedbpath (spice.spice property)": [[22, "spice.spice.spicedbpath", false]], "spicemisc (spice.spice property)": [[22, "spice.spice.spicemisc", false]], "spiceoptions (spice.spice property)": [[22, "spice.spice.spiceoptions", false]], "spiceparameters (spice.spice property)": [[22, "spice.spice.spiceparameters", false]], "spicesimpath (spice.spice property)": [[22, "spice.spice.spicesimpath", false]], "spicesrc (spice.spice property)": [[22, "spice.spice.spicesrc", false]], "spicesrcpath (spice.spice property)": [[22, "spice.spice.spicesrcpath", false]], "spicesubcktsrc (spice.spice property)": [[22, "spice.spice.spicesubcktsrc", false]], "spicetbsrc (spice.spice property)": [[22, "spice.spice.spicetbsrc", false]], "sprobes (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.sprobes", false]], "statedir (thesdk.thesdk property)": [[24, "thesdk.thesdk.statedir", false]], "statepath (thesdk.thesdk property)": [[24, "thesdk.thesdk.statepath", false]], "step (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.step", false]], "strobe (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.strobe", false]], "strobe_indices (spice.spice_common.spice_common property)": [[22, "spice.spice_common.spice_common.strobe_indices", false]], "strobedelay (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.strobedelay", false]], "strobeperiod (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.strobeperiod", false]], "subckt (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.subckt", false]], "subckt (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.subckt", false]], "subckt (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.subckt", false]], "subckt (spice.spice_module.spice_module property)": [[22, "spice.spice_module.spice_module.subckt", false]], "subcktname (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.subcktname", false]], "supress_output (thesdk.thesdk property)": [[24, "thesdk.thesdk.supress_output", false]], "sv (class in rtl.sv.sv)": [[18, "rtl.sv.sv.sv", false]], "sv_create_connectors() (rtl.sv.sv.sv method)": [[18, "rtl.sv.sv.sv.sv_create_connectors", false]], "sweep (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.sweep", false]], "swpstart (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.swpstart", false]], "swpstep (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.swpstep", false]], "swpstop (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.swpstop", false]], "syntaxdict (spice.eldo.eldo.eldo property)": [[22, "spice.eldo.eldo.eldo.syntaxdict", false]], "syntaxdict (spice.ngspice.ngspice.ngspice property)": [[22, "spice.ngspice.ngspice.ngspice.syntaxdict", false]], "syntaxdict (spice.spectre.spectre.spectre property)": [[22, "spice.spectre.spectre.spectre.syntaxdict", false]], "syntaxdict (spice.spice property)": [[22, "spice.spice.syntaxdict", false]], "testbench (class in rtl.testbench)": [[18, "rtl.testbench.testbench", false]], "testbench (class in spice.testbench)": [[22, "spice.testbench.testbench", false]], "testbench_common (class in rtl.testbench_common)": [[18, "rtl.testbench_common.testbench_common", false]], "testbench_common (class in spice.testbench_common)": [[22, "spice.testbench_common.testbench_common", false]], "testbench_simulator (spice.testbench.testbench property)": [[22, "spice.testbench.testbench.testbench_simulator", false]], "tfall (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.tfall", false]], "thesdk": [[24, "module-thesdk", false]], "thesdk (class in thesdk)": [[24, "thesdk.thesdk", false]], "thesdk.iofile": [[24, "module-thesdk.iofile", false]], "timer() (thesdk.thesdk method)": [[24, "thesdk.thesdk.timer", false]], "tprint (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.tprint", false]], "trigger (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.trigger", false]], "trise (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.trise", false]], "tstop (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.tstop", false]], "type (rtl.sv.verilog_connector.verilog_connector property)": [[18, "rtl.sv.verilog_connector.verilog_connector.type", false]], "uic (spice.spice_simcmd.spice_simcmd attribute)": [[22, "spice.spice_simcmd.spice_simcmd.uic", false]], "value (spice.spice_dcsource.spice_dcsource attribute)": [[22, "spice.spice_dcsource.spice_dcsource.value", false]], "vdd (inverter.inverter attribute)": [[12, "id2", false], [12, "inverter.inverter.vdd", false], [14, "id2", false], [14, "inverter.inverter.vdd", false]], "verilog_connector (class in rtl.sv.verilog_connector)": [[18, "rtl.sv.verilog_connector.verilog_connector", false]], "verilog_instance (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.verilog_instance", false]], "verilog_instance (rtl.sv.verilog_module.verilog_module property)": [[18, "rtl.sv.verilog_module.verilog_module.verilog_instance", false]], "verilog_instance_add() (rtl.testbench.testbench method)": [[18, "rtl.testbench.testbench.verilog_instance_add", false]], "verilog_instance_add() (rtl.testbench_common.testbench_common method)": [[18, "rtl.testbench_common.testbench_common.verilog_instance_add", false]], "verilog_instances (rtl.testbench.testbench property)": [[18, "rtl.testbench.testbench.verilog_instances", false]], "verilog_instances (rtl.testbench_common.testbench_common property)": [[18, "rtl.testbench_common.testbench_common.verilog_instances", false]], "verilog_module (class in rtl.sv.verilog_module)": [[18, "rtl.sv.verilog_module.verilog_module", false]], "verilog_testbench (class in rtl.sv.verilog_testbench)": [[18, "rtl.sv.verilog_testbench.verilog_testbench", false]], "vhdl (class in rtl.vhdl.vhdl)": [[18, "rtl.vhdl.vhdl.vhdl", false]], "vhdl_entity (class in rtl.vhdl.vhdl_entity)": [[18, "rtl.vhdl.vhdl_entity.vhdl_entity", false]], "vhdl_instance (rtl.module_common.module_common property)": [[18, "rtl.module_common.module_common.vhdl_instance", false]], "vhdlcompargs (rtl.vhdl.vhdl.vhdl property)": [[18, "rtl.vhdl.vhdl.vhdl.vhdlcompargs", false]], "vhdlentityfiles (rtl.rtl property)": [[18, "rtl.rtl.vhdlentityfiles", false]], "vhdlentityfiles (rtl.vhdl.vhdl.vhdl property)": [[18, "rtl.vhdl.vhdl.vhdl.vhdlentityfiles", false]], "vhdlext (rtl.vhdl.vhdl.vhdl property)": [[18, "rtl.vhdl.vhdl.vhdl.vhdlext", false]], "vhdllibfileentities (rtl.rtl property)": [[18, "rtl.rtl.vhdllibfileentities", false]], "vhdlsimargs (rtl.vhdl.vhdl.vhdl property)": [[18, "rtl.vhdl.vhdl.vhdl.vhdlsimargs", false]], "vhdlsimtb (rtl.vhdl.vhdl.vhdl property)": [[18, "rtl.vhdl.vhdl.vhdl.vhdlsimtb", false]], "vhdlsrc (rtl.vhdl.vhdl.vhdl property)": [[18, "rtl.vhdl.vhdl.vhdl.vhdlsrc", false]], "vhdlsrcpath (rtl.vhdl.vhdl.vhdl property)": [[18, "rtl.vhdl.vhdl.vhdl.vhdlsrcpath", false]], "vhi (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.vhi", false]], "vlo (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.vlo", false]], "vlogcompargs (rtl.sv.sv.sv property)": [[18, "rtl.sv.sv.sv.vlogcompargs", false]], "vlogext (rtl.sv.sv.sv property)": [[18, "rtl.sv.sv.sv.vlogext", false]], "vloglibfilemodules (rtl.rtl property)": [[18, "rtl.rtl.vloglibfilemodules", false]], "vlogmodulefiles (rtl.rtl property)": [[18, "rtl.rtl.vlogmodulefiles", false]], "vlogmodulefiles (rtl.sv.sv.sv property)": [[18, "rtl.sv.sv.sv.vlogmodulefiles", false]], "vlogsimargs (rtl.sv.sv.sv property)": [[18, "rtl.sv.sv.sv.vlogsimargs", false]], "vlogsimtb (rtl.sv.sv.sv property)": [[18, "rtl.sv.sv.sv.vlogsimtb", false]], "vlogsrc (rtl.sv.sv.sv property)": [[18, "rtl.sv.sv.sv.vlogsrc", false]], "vlogsrcpath (rtl.sv.sv.sv property)": [[18, "rtl.sv.sv.sv.vlogsrcpath", false]], "vth (spice.spice_iofile.spice_iofile attribute)": [[22, "spice.spice_iofile.spice_iofile.vth", false]], "workdir (rtl.rtl property)": [[18, "rtl.rtl.workdir", false]], "write() (spice.spice_iofile.spice_iofile method)": [[22, "spice.spice_iofile.spice_iofile.write", false]], "write() (thesdk.iofile.iofile method)": [[24, "thesdk.iofile.iofile.write", false]], "write_infile() (rtl.rtl method)": [[18, "rtl.rtl.write_infile", false]], "write_spice_inputs() (spice.spice method)": [[22, "spice.spice.write_spice_inputs", false]]}, "objects": {"": [[14, 0, 0, "-", "inverter"], [13, 0, 0, "-", "inverter_testbench"], [18, 0, 0, "-", "rtl"], [22, 0, 0, "-", "spice"], [24, 0, 0, "-", "thesdk"]], "inverter": [[14, 1, 1, "", "inverter"]], "inverter.inverter": [[14, 2, 1, "id3", "IOS"], [14, 2, 1, "id1", "Rs"], [14, 3, 1, "", "__init__"], [14, 3, 1, "", "define_io_conditions"], [14, 3, 1, "", "init"], [14, 3, 1, "", "main"], [14, 2, 1, "id4", "model"], [14, 2, 1, "id0", "proplist"], [14, 3, 1, "", "run"], [14, 2, 1, "id2", "vdd"]], "inverter_testbench": [[13, 1, 1, "", "inverter_testbench"]], "inverter_testbench.inverter_testbench": [[13, 3, 1, "", "__init__"], [13, 3, 1, "", "init"], [13, 3, 1, "", "main"], [13, 3, 1, "", "parallel"], [13, 3, 1, "", "run"], [13, 3, 1, "", "serial"]], "rtl": [[18, 0, 0, "-", "module"], [18, 0, 0, "-", "module_common"], [18, 1, 1, "", "rtl"], [18, 0, 0, "-", "rtl_iofile"], [18, 0, 0, "-", "testbench"], [18, 0, 0, "-", "testbench_common"]], "rtl.icarus": [[18, 0, 0, "-", "icarus"]], "rtl.icarus.icarus": [[18, 1, 1, "", "icarus"]], "rtl.icarus.icarus.icarus": [[18, 4, 1, "", "icarus_controlfilepaths"], [18, 4, 1, "", "icarus_dofilepaths"], [18, 4, 1, "", "icarus_rtlcmd"], [18, 4, 1, "", "icarus_simdut"], [18, 4, 1, "", "icarus_simtb"]], "rtl.module": [[18, 1, 1, "", "module"]], "rtl.module.module": [[18, 4, 1, "", "contents"], [18, 4, 1, "", "definition"], [18, 4, 1, "", "directives"], [18, 3, 1, "", "export"], [18, 4, 1, "", "header"], [18, 4, 1, "", "instance"], [18, 4, 1, "", "io_signals"], [18, 4, 1, "", "ios"], [18, 4, 1, "", "langmodule"], [18, 4, 1, "", "parameters"]], "rtl.module_common": [[18, 1, 1, "", "module_common"]], "rtl.module_common.module_common": [[18, 4, 1, "", "contents"], [18, 4, 1, "", "definition"], [18, 3, 1, "", "export"], [18, 4, 1, "", "instname"], [18, 4, 1, "", "io_signals"], [18, 4, 1, "", "ios"], [18, 4, 1, "", "lang"], [18, 4, 1, "", "name"], [18, 4, 1, "", "parameters"], [18, 4, 1, "", "verilog_instance"], [18, 4, 1, "", "vhdl_instance"]], "rtl.questasim": [[18, 0, 0, "-", "questasim"]], "rtl.questasim.questasim": [[18, 1, 1, "", "questasim"]], "rtl.questasim.questasim.questasim": [[18, 4, 1, "", "questasim_controlfilepaths"], [18, 4, 1, "", "questasim_dofilepaths"], [18, 4, 1, "", "questasim_rtlcmd"], [18, 4, 1, "", "questasim_sim_opt_dict"], [18, 4, 1, "", "questasim_simdut"], [18, 4, 1, "", "questasim_simtb"]], "rtl.rtl": [[18, 3, 1, "", "add_connectors"], [18, 4, 1, "", "add_tb_timescale"], [18, 4, 1, "", "assignment_matchlist"], [18, 3, 1, "", "connect_inputs"], [18, 3, 1, "", "connect_outputs"], [18, 3, 1, "", "copy_or_relink"], [18, 3, 1, "", "copy_rtl_sources"], [18, 3, 1, "", "create_connectors"], [18, 4, 1, "", "custom_connectors"], [18, 3, 1, "", "delete_rtlsimpath"], [18, 3, 1, "", "delete_rtlworkpath"], [18, 3, 1, "", "execute_rtl_sim"], [18, 3, 1, "", "extract_vhdlfiles"], [18, 3, 1, "", "extract_vlogfiles"], [18, 3, 1, "", "format_ios"], [18, 4, 1, "", "interactive_control_contents"], [18, 4, 1, "", "interactive_controlfile"], [18, 4, 1, "", "interactive_rtl"], [18, 4, 1, "", "lang"], [18, 4, 1, "", "lsf_submission"], [18, 4, 1, "", "name"], [18, 4, 1, "", "preserve_rtlfiles"], [18, 3, 1, "", "read_outfile"], [18, 4, 1, "", "rtl_timeprecision"], [18, 4, 1, "", "rtl_timeprecision_num"], [18, 4, 1, "", "rtl_timescale"], [18, 4, 1, "", "rtl_timescale_num"], [18, 4, 1, "", "rtl_timeunit"], [18, 4, 1, "", "rtlcmd"], [18, 4, 1, "", "rtlfiles"], [18, 4, 1, "", "rtlmisc"], [18, 4, 1, "", "rtlparameters"], [18, 4, 1, "", "rtlsimpath"], [18, 4, 1, "", "rtlworkpath"], [18, 3, 1, "", "run_rtl"], [18, 4, 1, "", "sim_opt_dict"], [18, 4, 1, "", "sim_optimization"], [18, 4, 1, "", "simdut"], [18, 4, 1, "", "simtb"], [18, 4, 1, "", "simulator_control_contents"], [18, 4, 1, "", "simulator_controlfile"], [18, 4, 1, "", "vhdlentityfiles"], [18, 4, 1, "", "vhdllibfileentities"], [18, 4, 1, "", "vloglibfilemodules"], [18, 4, 1, "", "vlogmodulefiles"], [18, 4, 1, "", "workdir"], [18, 3, 1, "", "write_infile"]], "rtl.rtl_iofile": [[18, 1, 1, "", "rtl_iofile"]], "rtl.rtl_iofile.rtl_iofile": [[18, 4, 1, "", "Data"], [18, 4, 1, "", "DictData"], [18, 3, 1, "", "connector_datamap"], [18, 4, 1, "", "ioformat"], [18, 4, 1, "", "langmodule"], [18, 4, 1, "", "rtl_connectors"], [18, 4, 1, "", "rtl_ctstamp"], [18, 4, 1, "", "rtl_fclose"], [18, 4, 1, "", "rtl_fopen"], [18, 4, 1, "", "rtl_fptr"], [18, 4, 1, "", "rtl_io"], [18, 4, 1, "", "rtl_io_condition"], [18, 3, 1, "", "rtl_io_condition_append"], [18, 4, 1, "", "rtl_io_sync"], [18, 4, 1, "", "rtl_pstamp"], [18, 4, 1, "", "rtl_stat"], [18, 4, 1, "", "rtl_statdef"], [18, 4, 1, "", "rtl_tdiff"], [18, 4, 1, "", "rtl_timescale"], [18, 4, 1, "", "rtlparam"], [18, 3, 1, "", "set_control_data"]], "rtl.sv": [[18, 0, 0, "-", "sv"], [18, 0, 0, "-", "verilog_connector"], [18, 0, 0, "-", "verilog_module"], [18, 0, 0, "-", "verilog_testbench"]], "rtl.sv.sv": [[18, 1, 1, "", "sv"]], "rtl.sv.sv.sv": [[18, 3, 1, "", "sv_create_connectors"], [18, 4, 1, "", "vlogcompargs"], [18, 4, 1, "", "vlogext"], [18, 4, 1, "", "vlogmodulefiles"], [18, 4, 1, "", "vlogsimargs"], [18, 4, 1, "", "vlogsimtb"], [18, 4, 1, "", "vlogsrc"], [18, 4, 1, "", "vlogsrcpath"]], "rtl.sv.verilog_connector": [[18, 1, 1, "", "verilog_connector"]], "rtl.sv.verilog_connector.verilog_connector": [[18, 4, 1, "", "assignment"], [18, 3, 1, "", "bassign"], [18, 4, 1, "", "definition"], [18, 4, 1, "", "initialization"], [18, 4, 1, "", "ioformat"], [18, 3, 1, "", "nbassign"], [18, 4, 1, "", "type"]], "rtl.sv.verilog_module": [[18, 1, 1, "", "verilog_module"]], "rtl.sv.verilog_module.verilog_module": [[18, 4, 1, "", "contents"], [18, 4, 1, "", "definition"], [18, 3, 1, "", "export"], [18, 4, 1, "", "header"], [18, 4, 1, "", "io_signals"], [18, 4, 1, "", "ios"], [18, 4, 1, "", "parameters"], [18, 4, 1, "", "verilog_instance"]], "rtl.sv.verilog_testbench": [[18, 1, 1, "", "verilog_testbench"]], "rtl.sv.verilog_testbench.verilog_testbench": [[18, 3, 1, "", "assignments"], [18, 4, 1, "", "clock_definition"], [18, 3, 1, "", "connect_inputs"], [18, 4, 1, "", "connector_definitions"], [18, 4, 1, "", "content_parameters"], [18, 3, 1, "", "define_testbench"], [18, 4, 1, "", "end_condition"], [18, 3, 1, "", "generate_contents"], [18, 4, 1, "", "iofile_close"], [18, 4, 1, "", "iofile_definitions"], [18, 4, 1, "", "misccmd"], [18, 4, 1, "", "parameter_definitions"]], "rtl.testbench": [[18, 1, 1, "", "testbench"]], "rtl.testbench.testbench": [[18, 4, 1, "", "assignment_matchlist"], [18, 3, 1, "", "assignments"], [18, 4, 1, "", "clock_definition"], [18, 3, 1, "", "connect_inputs"], [18, 4, 1, "", "connector_definitions"], [18, 4, 1, "", "connectors"], [18, 4, 1, "", "content_parameters"], [18, 3, 1, "", "define_testbench"], [18, 4, 1, "", "end_condition"], [18, 3, 1, "", "generate_contents"], [18, 4, 1, "", "iofile_close"], [18, 4, 1, "", "iofile_definitions"], [18, 4, 1, "", "iofiles"], [18, 4, 1, "", "langmodule"], [18, 4, 1, "", "misccmd"], [18, 4, 1, "", "parameter_definitions"], [18, 3, 1, "", "verilog_instance_add"], [18, 4, 1, "", "verilog_instances"]], "rtl.testbench_common": [[18, 1, 1, "", "testbench_common"]], "rtl.testbench_common.testbench_common": [[18, 4, 1, "", "assignment_matchlist"], [18, 4, 1, "", "connectors"], [18, 4, 1, "", "dumpfile"], [18, 4, 1, "", "dut_instance"], [18, 4, 1, "", "lang"], [18, 4, 1, "", "rtl_timeprecision"], [18, 4, 1, "", "rtl_timeprecision_num"], [18, 4, 1, "", "rtl_timescale"], [18, 4, 1, "", "rtl_timescale_num"], [18, 3, 1, "", "verilog_instance_add"], [18, 4, 1, "", "verilog_instances"]], "rtl.vhdl": [[18, 0, 0, "-", "vhdl"], [18, 0, 0, "-", "vhdl_entity"]], "rtl.vhdl.vhdl": [[18, 1, 1, "", "vhdl"]], "rtl.vhdl.vhdl.vhdl": [[18, 4, 1, "", "vhdlcompargs"], [18, 4, 1, "", "vhdlentityfiles"], [18, 4, 1, "", "vhdlext"], [18, 4, 1, "", "vhdlsimargs"], [18, 4, 1, "", "vhdlsimtb"], [18, 4, 1, "", "vhdlsrc"], [18, 4, 1, "", "vhdlsrcpath"]], "rtl.vhdl.vhdl_entity": [[18, 1, 1, "", "vhdl_entity"]], "rtl.vhdl.vhdl_entity.vhdl_entity": [[18, 4, 1, "", "contents"], [18, 4, 1, "", "definition"], [18, 3, 1, "", "export"], [18, 4, 1, "", "header"], [18, 4, 1, "", "io_signals"], [18, 4, 1, "", "ios"], [18, 4, 1, "", "parameters"]], "spice": [[22, 1, 1, "", "spice"], [22, 0, 0, "-", "spice_common"], [22, 0, 0, "-", "spice_dcsource"], [22, 0, 0, "-", "spice_iofile"], [22, 0, 0, "-", "spice_module"], [22, 0, 0, "-", "spice_simcmd"], [22, 0, 0, "-", "testbench"], [22, 0, 0, "-", "testbench_common"]], "spice.eldo": [[22, 0, 0, "-", "eldo"], [22, 0, 0, "-", "eldo_testbench"]], "spice.eldo.eldo": [[22, 1, 1, "", "eldo"]], "spice.eldo.eldo.eldo": [[22, 4, 1, "", "cmdfile_ext"], [22, 4, 1, "", "commentchar"], [22, 4, 1, "", "commentline"], [22, 3, 1, "", "create_nested_sweepresult_dict"], [22, 4, 1, "", "csvskip"], [22, 4, 1, "", "dcsource_declaration"], [22, 4, 1, "", "dspfinclude"], [22, 4, 1, "", "eventoutdelim"], [22, 4, 1, "", "include"], [22, 4, 1, "", "lastline"], [22, 4, 1, "", "nprocflag"], [22, 4, 1, "", "option"], [22, 4, 1, "", "parameter"], [22, 4, 1, "", "plflag"], [22, 4, 1, "", "plflag_simcmd_prefix"], [22, 4, 1, "", "plotprogcmd"], [22, 4, 1, "", "plotprogram"], [22, 3, 1, "", "read_noise_result"], [22, 3, 1, "", "read_oppts"], [22, 3, 1, "", "read_sp_result"], [22, 3, 1, "", "read_stb_result"], [22, 4, 1, "", "resultfile_ext"], [22, 3, 1, "", "run_plotprogram"], [22, 4, 1, "", "simulatorcmd"], [22, 4, 1, "", "spicecmd"], [22, 4, 1, "", "subckt"], [22, 4, 1, "", "syntaxdict"]], "spice.eldo.eldo_testbench": [[22, 1, 1, "", "eldo_testbench"]], "spice.eldo.eldo_testbench.eldo_testbench": [[22, 4, 1, "", "dcsourcestr"], [22, 4, 1, "", "inputsignals"], [22, 4, 1, "", "libcmd"], [22, 4, 1, "", "options"], [22, 4, 1, "", "plotcmd"], [22, 4, 1, "", "portsrcstr"], [22, 4, 1, "", "simcmdstr"]], "spice.ngspice": [[22, 0, 0, "-", "ngspice"], [22, 0, 0, "-", "ngspice_testbench"]], "spice.ngspice.ngspice": [[22, 1, 1, "", "ngspice"]], "spice.ngspice.ngspice.ngspice": [[22, 4, 1, "", "cmdfile_ext"], [22, 4, 1, "", "commentchar"], [22, 4, 1, "", "commentline"], [22, 3, 1, "", "create_nested_sweepresult_dict"], [22, 4, 1, "", "csvskip"], [22, 4, 1, "", "dcsource_declaration"], [22, 4, 1, "", "dspfinclude"], [22, 4, 1, "", "eventoutdelim"], [22, 4, 1, "", "include"], [22, 4, 1, "", "lastline"], [22, 4, 1, "", "nprocflag"], [22, 4, 1, "", "option"], [22, 4, 1, "", "parameter"], [22, 4, 1, "", "plflag"], [22, 4, 1, "", "plflag_simcmd_prefix"], [22, 4, 1, "", "plotprogcmd"], [22, 4, 1, "", "plotprogram"], [22, 3, 1, "", "read_noise_result"], [22, 3, 1, "", "read_oppts"], [22, 3, 1, "", "read_sp_result"], [22, 3, 1, "", "read_stb_result"], [22, 4, 1, "", "resultfile_ext"], [22, 3, 1, "", "run_plotprogram"], [22, 4, 1, "", "simulatorcmd"], [22, 4, 1, "", "spicecmd"], [22, 4, 1, "", "subckt"], [22, 4, 1, "", "syntaxdict"]], "spice.ngspice.ngspice_testbench": [[22, 1, 1, "", "ngspice_testbench"]], "spice.ngspice.ngspice_testbench.ngspice_testbench": [[22, 4, 1, "", "dcsourcestr"], [22, 4, 1, "", "inputsignals"], [22, 4, 1, "", "libcmd"], [22, 4, 1, "", "options"], [22, 4, 1, "", "plotcmd"], [22, 4, 1, "", "portsrcstr"], [22, 4, 1, "", "simcmdstr"]], "spice.spectre": [[22, 0, 0, "-", "spectre"], [22, 0, 0, "-", "spectre_testbench"]], "spice.spectre.spectre": [[22, 1, 1, "", "spectre"]], "spice.spectre.spectre.spectre": [[22, 4, 1, "", "cmdfile_ext"], [22, 4, 1, "", "commentchar"], [22, 4, 1, "", "commentline"], [22, 3, 1, "", "create_nested_sweepresult_dict"], [22, 4, 1, "", "csvskip"], [22, 4, 1, "", "dcsource_declaration"], [22, 4, 1, "", "dspfinclude"], [22, 4, 1, "", "errpreset"], [22, 4, 1, "", "eventoutdelim"], [22, 3, 1, "", "get_input_noise_data"], [22, 3, 1, "", "get_ocnPrint_data"], [22, 3, 1, "", "get_output_noise_data"], [22, 4, 1, "", "include"], [22, 4, 1, "", "lastline"], [22, 4, 1, "", "nprocflag"], [22, 4, 1, "", "option"], [22, 4, 1, "", "parameter"], [22, 4, 1, "", "plflag"], [22, 4, 1, "", "plflag_simcmd_prefix"], [22, 4, 1, "", "plotprogcmd"], [22, 4, 1, "", "plotprogram"], [22, 3, 1, "", "read_noise_result"], [22, 3, 1, "", "read_oppts"], [22, 3, 1, "", "read_sp_result"], [22, 3, 1, "", "read_stb_result"], [22, 4, 1, "", "resultfile_ext"], [22, 3, 1, "", "run_plotprogram"], [22, 4, 1, "", "simulatorcmd"], [22, 4, 1, "", "spicecmd"], [22, 4, 1, "", "subckt"], [22, 4, 1, "", "syntaxdict"]], "spice.spectre.spectre_testbench": [[22, 1, 1, "", "spectre_testbench"]], "spice.spectre.spectre_testbench.spectre_testbench": [[22, 4, 1, "", "dcsourcestr"], [22, 4, 1, "", "inputsignals"], [22, 4, 1, "", "libcmd"], [22, 4, 1, "", "num_cols"], [22, 4, 1, "", "options"], [22, 4, 1, "", "plotcmd"], [22, 4, 1, "", "portsrcstr"], [22, 4, 1, "", "simcmdstr"]], "spice.spice": [[22, 3, 1, "", "connect_spice_inputs"], [22, 3, 1, "", "connect_spice_outputs"], [22, 4, 1, "", "dcsource_bundle"], [22, 3, 1, "", "delete_spicesimpath"], [22, 4, 1, "", "distributed_run"], [22, 4, 1, "", "dspf"], [22, 4, 1, "", "errpreset"], [22, 3, 1, "", "execute_spice_sim"], [22, 3, 1, "", "extract_powers"], [22, 4, 1, "", "extracts"], [22, 4, 1, "", "interactive_spice"], [22, 4, 1, "", "iofile_eventdict"], [22, 4, 1, "", "load_output_file"], [22, 4, 1, "", "load_state"], [22, 4, 1, "", "name"], [22, 4, 1, "", "nproc"], [22, 4, 1, "", "num_processes"], [22, 4, 1, "", "plflag"], [22, 4, 1, "", "plotlist"], [22, 4, 1, "", "plotprogcmd"], [22, 4, 1, "", "plotprogram"], [22, 4, 1, "", "postlayout"], [22, 4, 1, "", "postlayout_subckts"], [22, 4, 1, "", "preserve_spicefiles"], [22, 3, 1, "", "read_noise_result"], [22, 3, 1, "", "read_oppts"], [22, 3, 1, "", "read_sparams"], [22, 3, 1, "", "read_spice_outputs"], [22, 3, 1, "", "read_stb_result"], [22, 3, 1, "", "run_plotprogram"], [22, 3, 1, "", "run_spice"], [22, 4, 1, "", "save_database"], [22, 4, 1, "", "save_output_file"], [22, 4, 1, "", "si_prefix_mult"], [22, 4, 1, "", "simcmd_bundle"], [22, 4, 1, "", "spice_ports"], [22, 4, 1, "", "spice_simulator"], [22, 4, 1, "", "spice_submission"], [22, 4, 1, "", "spice_tb"], [22, 4, 1, "", "spicecmd"], [22, 4, 1, "", "spicecorner"], [22, 4, 1, "", "spicedbpath"], [22, 4, 1, "", "spicemisc"], [22, 4, 1, "", "spiceoptions"], [22, 4, 1, "", "spiceparameters"], [22, 4, 1, "", "spicesimpath"], [22, 4, 1, "", "spicesrc"], [22, 4, 1, "", "spicesrcpath"], [22, 4, 1, "", "spicesubcktsrc"], [22, 4, 1, "", "spicetbsrc"], [22, 4, 1, "", "syntaxdict"], [22, 3, 1, "", "write_spice_inputs"]], "spice.spice_common": [[22, 1, 1, "", "spice_common"]], "spice.spice_common.spice_common": [[22, 4, 1, "", "extracts"], [22, 4, 1, "", "is_strobed"], [22, 4, 1, "", "strobe_indices"]], "spice.spice_dcsource": [[22, 1, 1, "", "spice_dcsource"]], "spice.spice_dcsource.spice_dcsource": [[22, 4, 1, "", "ext_file"], [22, 2, 1, "", "ext_start"], [22, 2, 1, "", "ext_stop"], [22, 2, 1, "", "extract"], [22, 2, 1, "", "name"], [22, 2, 1, "", "neg"], [22, 2, 1, "", "noise"], [22, 2, 1, "", "paramname"], [22, 2, 1, "", "parent"], [22, 2, 1, "", "pos"], [22, 2, 1, "", "ramp"], [22, 2, 1, "", "sourcetype"], [22, 2, 1, "", "value"]], "spice.spice_iofile": [[22, 1, 1, "", "spice_iofile"]], "spice.spice_iofile.spice_iofile": [[22, 4, 1, "", "DEBUG"], [22, 2, 1, "", "after"], [22, 3, 1, "", "append_to_data"], [22, 2, 1, "", "big_endian"], [22, 2, 1, "", "datatype"], [22, 2, 1, "", "dir"], [22, 2, 1, "", "edgetype"], [22, 4, 1, "", "file"], [22, 3, 1, "", "interp_crossings"], [22, 2, 1, "", "ioformat"], [22, 4, 1, "", "ionames"], [22, 2, 1, "", "iotype"], [22, 2, 1, "", "name"], [22, 2, 1, "", "parent"], [22, 3, 1, "", "parse_io_from_file"], [22, 3, 1, "", "read"], [22, 3, 1, "", "remove"], [22, 2, 1, "", "rs"], [22, 3, 1, "", "sample_signal"], [22, 2, 1, "", "sourcetype"], [22, 2, 1, "", "strobe"], [22, 2, 1, "", "tfall"], [22, 2, 1, "", "trigger"], [22, 2, 1, "", "trise"], [22, 2, 1, "", "vhi"], [22, 2, 1, "", "vlo"], [22, 2, 1, "", "vth"], [22, 3, 1, "", "write"]], "spice.spice_module": [[22, 1, 1, "", "spice_module"]], "spice.spice_module.spice_module": [[22, 4, 1, "", "custom_subckt_name"], [22, 3, 1, "", "export_subckts"], [22, 4, 1, "", "file"], [22, 4, 1, "", "instance"], [22, 4, 1, "", "name"], [22, 4, 1, "", "subckt"]], "spice.spice_simcmd": [[22, 1, 1, "", "spice_simcmd"]], "spice.spice_simcmd.spice_simcmd": [[22, 2, 1, "", "cmin"], [22, 2, 1, "", "devname"], [22, 2, 1, "", "excludelist"], [22, 2, 1, "", "fc"], [22, 2, 1, "", "fmax"], [22, 2, 1, "", "fmin"], [22, 2, 1, "", "fpoints"], [22, 2, 1, "", "fscale"], [22, 2, 1, "", "fsig"], [22, 2, 1, "", "fstepsize"], [22, 2, 1, "", "harmonics"], [22, 2, 1, "", "iprobe"], [22, 2, 1, "", "maxstep"], [22, 2, 1, "", "mc"], [22, 2, 1, "", "mc_seed"], [22, 2, 1, "", "method"], [22, 2, 1, "", "model_info"], [22, 2, 1, "", "noise"], [22, 2, 1, "", "parent"], [22, 2, 1, "", "plotlist"], [22, 2, 1, "", "seed"], [22, 2, 1, "", "sim"], [22, 2, 1, "", "skipstart"], [22, 2, 1, "", "sprobes"], [22, 2, 1, "", "step"], [22, 2, 1, "", "strobedelay"], [22, 2, 1, "", "strobeperiod"], [22, 2, 1, "", "subcktname"], [22, 2, 1, "", "sweep"], [22, 2, 1, "", "swpstart"], [22, 2, 1, "", "swpstep"], [22, 2, 1, "", "swpstop"], [22, 2, 1, "", "tprint"], [22, 2, 1, "", "tstop"], [22, 2, 1, "", "uic"]], "spice.testbench": [[22, 1, 1, "", "testbench"]], "spice.testbench.testbench": [[22, 4, 1, "", "DEBUG"], [22, 3, 1, "", "copy_dspf"], [22, 4, 1, "", "dcsourcestr"], [22, 4, 1, "", "dspfincludecmd"], [22, 4, 1, "", "dut"], [22, 3, 1, "", "export"], [22, 3, 1, "", "generate_contents"], [22, 4, 1, "", "includecmd"], [22, 4, 1, "", "inputsignals"], [22, 4, 1, "", "libcmd"], [22, 4, 1, "", "misccmd"], [22, 4, 1, "", "parameters"], [22, 4, 1, "", "plotcmd"], [22, 4, 1, "", "portsrcstr"], [22, 4, 1, "", "simcmdstr"], [22, 4, 1, "", "testbench_simulator"]], "spice.testbench_common": [[22, 1, 1, "", "testbench_common"]], "spice.testbench_common.testbench_common": [[22, 4, 1, "", "dcsources"], [22, 3, 1, "", "esc_bus"], [22, 4, 1, "", "header"], [22, 4, 1, "", "iofiles"], [22, 4, 1, "", "options"], [22, 4, 1, "", "simcmds"]], "thesdk": [[24, 1, 1, "", "IO"], [24, 0, 0, "-", "iofile"], [24, 1, 1, "", "thesdk"]], "thesdk.IO": [[24, 4, 1, "", "Data"], [24, 4, 1, "", "_classfile"]], "thesdk.iofile": [[24, 1, 1, "", "iofile"]], "thesdk.iofile.iofile": [[24, 3, 1, "", "adopt"], [24, 4, 1, "", "datatype"], [24, 4, 1, "", "dir"], [24, 4, 1, "", "file"], [24, 4, 1, "", "ionames"], [24, 4, 1, "", "iotype"], [24, 3, 1, "", "read"], [24, 3, 1, "", "remove"], [24, 3, 1, "", "write"]], "thesdk.thesdk": [[24, 2, 1, "", "CONFIGFILE"], [24, 4, 1, "", "DEBUG"], [24, 2, 1, "", "GLOBALS"], [24, 2, 1, "", "HOME"], [24, 4, 1, "", "IOS"], [24, 2, 1, "", "MODULEPATHS"], [24, 4, 1, "", "_classfile"], [24, 3, 1, "", "_read_state"], [24, 3, 1, "", "_write_state"], [24, 3, 1, "", "copy_propval"], [24, 4, 1, "", "copy_propval_verbosity"], [24, 3, 1, "", "delete_iofile_bundle"], [24, 4, 1, "", "entitypath"], [24, 4, 1, "", "extracts"], [24, 2, 1, "", "global_parameters"], [24, 4, 1, "", "has_lsf"], [24, 3, 1, "", "initlog"], [24, 4, 1, "", "iofile_bundle"], [24, 4, 1, "", "load_state"], [24, 4, 1, "", "load_state_full"], [24, 2, 1, "", "logfile"], [24, 4, 1, "", "model"], [24, 4, 1, "", "netlist_params"], [24, 4, 1, "", "par"], [24, 4, 1, "", "pickle_excludes"], [24, 4, 1, "", "preserve_iofiles"], [24, 4, 1, "", "print_colors"], [24, 3, 1, "", "print_log"], [24, 4, 1, "", "print_relative_path"], [24, 4, 1, "", "queue"], [24, 3, 1, "", "run_parallel"], [24, 4, 1, "", "runname"], [24, 4, 1, "", "save_state"], [24, 3, 1, "", "silence"], [24, 4, 1, "", "simpath"], [24, 4, 1, "", "simpathroot"], [24, 4, 1, "", "statedir"], [24, 4, 1, "", "statepath"], [24, 4, 1, "", "supress_output"], [24, 3, 1, "", "timer"]]}, "objnames": {"0": ["py", "module", "Python module"], "1": ["py", "class", "Python class"], "2": ["py", "attribute", "Python attribute"], "3": ["py", "method", "Python method"], "4": ["py", "property", "Python property"]}, "objtypes": {"0": "py:module", "1": "py:class", "2": "py:attribute", "3": "py:method", "4": "py:property"}, "terms": {"": [11, 12, 14, 18, 22, 24], "0": [1, 5, 8, 9, 12, 14, 15, 18, 22, 24], "03": 8, "05": 22, "07": 8, "08": 8, "0e6": [12, 14], "1": [2, 5, 8, 9, 11, 12, 14, 18, 22, 24], "10": [11, 18, 22, 24], "100": [12, 14], "100e": 22, "10n": 22, "10u": 22, "11": 11, "12": [11, 18, 22], "1212": 15, "13": 11, "14": 11, "14u": 22, "15": [11, 22], "16": 11, "17": 24, "18": 8, "1d": 22, "1e": [18, 22], "1e6": 22, "1p": [18, 22], "1u": 22, "2": [3, 5, 9, 11, 12, 14, 18, 22], "20": 11, "2014": 8, "2017": [12, 14, 18, 24], "2018": 24, "2019": [18, 22, 24], "20190108": 18, "20190109": 18, "2020": [11, 22], "20200": 18, "20201002103638_tmpdbw11nr4": [22, 24], "2021": [11, 22], "2022": [11, 13, 15, 18], "20221030": 18, "20221119": 18, "2023": [11, 18], "2024": [8, 11], "2025": 11, "22222": 15, "24": 11, "25": 24, "25e": 22, "27": 22, "28": [11, 18], "29": 11, "2d": 22, "3": [4, 5, 9, 11, 12, 14, 22], "30": 18, "33333": 15, "4": [5, 9, 11, 22], "42": 24, "44444": 15, "5": [11, 22], "5e": 22, "5e9": 22, "6": [11, 22], "60": 24, "7": [11, 22], "758": 24, "8": [11, 22], "87": 22, "9": [11, 22], "A": [11, 12, 14, 18, 22, 24], "As": 11, "BE": 11, "By": [11, 12, 14], "FOR": 11, "For": [11, 12, 14, 18, 22, 24], "If": [5, 11, 12, 14, 18, 22, 24], "In": [11, 12, 14, 15, 17, 18, 21, 24], "It": [6, 8, 11, 12, 14, 15, 18, 22, 24], "NOT": [11, 22], "No": 18, "Not": 18, "THE": [11, 22], "TO": 11, "That": 2, "The": [6, 8, 9, 11, 12, 14, 15, 18, 19, 20, 21, 22, 24], "Then": [1, 15], "There": 22, "These": [5, 11, 18, 22], "To": [5, 6, 11, 12, 14, 22, 24], "With": [17, 21], "_": [18, 22, 24], "__init__": [9, 11, 12, 13, 14, 22, 24], "__init__pi": 11, "__main__": 9, "__name__": 9, "_classfil": [9, 18, 24], "_par": 24, "_queue": 24, "_read_stat": [9, 24], "_spice_simcmd": 22, "_write_st": [9, 24], "aalto": [12, 13, 14, 18, 24], "about": 5, "abov": 11, "absolut": 24, "abstract": 18, "ac": [9, 11, 22, 23], "access": [18, 22, 24], "accesss": 22, "accord": [13, 22], "accordingli": 11, "accuraci": 22, "acquaint": 11, "act": 18, "actual": [11, 18, 24], "ad": [9, 11, 18, 22, 24], "adc_top_level": 22, "add": [15, 18, 22, 24], "add_connector": [18, 19], "add_tb_timescal": [18, 19], "addit": [11, 18], "addition": 22, "addtion": 18, "adjac": 24, "administr": 20, "adn": 24, "adopt": [9, 24], "ads_templ": 15, "adsfil": 15, "adssubstratefil": 15, "aesthet": 22, "affect": 18, "aforement": [6, 22], "afrect": 24, "after": [1, 2, 3, 4, 9, 11, 12, 14, 15, 18, 22, 23, 24], "again": [8, 24], "agnost": 11, "aim": [11, 12, 14], "alia": 18, "all": [11, 12, 14, 15, 18, 22, 24], "allevi": 11, "allow": [11, 22], "almost": 11, "alphabet": 20, "alreadi": 11, "also": [4, 11, 15, 18, 22, 24], "alter": 11, "alwai": [11, 12, 14, 18], "amplitud": 22, "an": [5, 6, 8, 11, 15, 18, 22, 24], "analog": [11, 12, 14, 22], "analys": 11, "analysi": [9, 11, 22, 23], "analyz": 11, "ani": [6, 12, 14, 22, 24], "annual": 11, "anoth": 6, "anyth": 11, "ap": 22, "append": [18, 22, 24], "append_to_data": [9, 22, 23], "appli": [11, 22, 24], "applic": 22, "ar": [5, 6, 7, 8, 11, 12, 14, 15, 17, 18, 21, 22, 24], "arbitrari": 18, "arg": [12, 13, 14, 24], "argpars": 11, "argument": [11, 12, 14, 18, 22], "arr": 22, "arrai": [18, 22], "array_lik": [12, 14], "ass": 18, "assig": [12, 14], "assign": [5, 11, 12, 14, 18, 19, 22, 24], "assignment_matchlist": [18, 19], "assing": 18, "associ": [18, 22], "assum": [8, 12, 14, 18, 24], "asynchron": 24, "attach": 22, "attribut": [11, 12, 14, 18, 22, 24], "auto": 15, "autom": [6, 11, 20, 22], "automat": [20, 22, 24], "avail": [22, 24], "averag": 22, "avoid": [12, 14, 22], "awesom": [17, 21], "b": [18, 22], "b0": 18, "back": 11, "backward": 11, "bag": 11, "bare": 11, "base": [11, 18], "bash": 8, "bash2rst": [9, 20], "basi": [3, 4], "basic": [6, 11], "bassign": [18, 19], "batch": 11, "becaus": [11, 18, 24], "becom": 22, "been": [11, 20], "befor": [18, 22], "begin": [8, 11], "belong": 24, "below": [5, 11, 15, 20, 22], "bench": 11, "berkelei": 11, "better": [11, 12, 14, 24], "between": [8, 11, 22], "bia": 22, "bias": 22, "big": 22, "big_endian": [9, 22, 23], "bin": 22, "binari": [11, 22, 24], "bit": [2, 11, 22], "blob": 1, "block": [8, 11], "bone": 11, "bool": [18, 22, 24], "bootcamp": 9, "bootcamp_gener": 5, "both": [3, 4, 22, 24], "bottom": 15, "branch": [6, 11], "browsabl": 11, "bsub": [18, 22], "bu": [12, 14, 18, 22], "buffer": 11, "bugfix": 11, "build": [9, 11, 20], "build_doc": 6, "bundl": [12, 14, 18, 22, 24], "buse": 22, "buswidth": 22, "bypass": 24, "c_t": 18, "c_ts2": 18, "cach": 11, "cadenc": [11, 22], "cadence_blogs_8": 22, "calc": 24, "calcul": 24, "calculate_someth": 24, "call": [11, 12, 14, 15, 18, 22, 24], "can": [5, 6, 11, 13, 18, 22, 24], "candid": 11, "cap": 22, "captur": 22, "carlo": 22, "carri": 11, "case": [7, 11, 17, 18, 21, 22, 24], "cast": 22, "caus": 11, "caution": 22, "cd": [6, 11, 15, 18], "cell": 15, "cell_placehold": 15, "center": 22, "chain": 13, "chang": [11, 12, 14, 15, 22], "charact": 22, "check": 22, "child": [22, 24], "chisel": [11, 18], "choos": [11, 13], "ci": [6, 11], "cic": 22, "cir": 11, "circuit": [11, 22], "circuitri": 11, "clariti": 11, "clase": 7, "class": [9, 19, 22], "classess": [9, 23], "classfil": 24, "classmethod": 24, "clean": [11, 18, 22, 24], "cleanup": 11, "clk": 22, "clk_rise": 22, "clock": [18, 22, 24], "clock2": 18, "clock_definit": [18, 19], "clone": [1, 11, 15], "close": [1, 2, 3, 4, 11, 18, 22], "closest": 22, "cluster": [11, 22], "cmdfile_ext": [9, 22, 23], "cmin": [9, 22, 23], "cocotb": 11, "code": [2, 18, 24], "collect": [11, 18, 24], "color": [11, 24], "colum": 24, "column": [18, 22, 24], "com": [1, 6, 11, 22], "combin": 24, "come": 22, "command": [9, 11, 18, 23, 24], "comment": [8, 22], "commentchar": [9, 22, 23], "commentlin": [9, 22, 23], "commment": 8, "commmon": 24, "common": [9, 11, 19, 23, 24], "commun": 22, "compat": [11, 22], "compet": 11, "compil": [6, 11, 18], "complet": [12, 14], "complex": [7, 11, 17, 21, 22, 24], "compliant": 11, "compon": 11, "comput": [11, 22], "concurr": 24, "cond": 18, "condit": [11, 12, 14, 18, 22], "conf": 6, "config": [11, 18, 22, 24], "configfil": [9, 24], "configur": [6, 9, 13, 15, 18], "congratul": 15, "conlus": 6, "connect": [11, 12, 14, 18, 22], "connect_input": [18, 19], "connect_output": [18, 19], "connect_spice_input": [9, 22, 23], "connect_spice_output": [9, 22, 23], "connector": [9, 19], "connector_common": 18, "connector_datamap": [18, 19], "connector_definit": [18, 19], "conserv": 22, "consist": 22, "construct": [2, 11, 13, 18], "constructor": 11, "consum": 24, "consumpt": [11, 22], "contain": [8, 11, 12, 14, 15, 17, 18, 21, 22, 24], "conten": 18, "content": [5, 6, 11, 12, 14, 18, 19, 22], "content_paramet": [18, 19], "context": 24, "continu": [8, 9, 22], "contribut": 22, "control": [4, 5, 6, 11, 12, 14, 18, 24], "control_writ": [12, 14], "controlfil": 18, "conveni": 7, "convent": 11, "convers": [18, 22], "convert": 22, "copi": [11, 12, 14, 18, 22, 24], "copy_dspf": [9, 22, 23], "copy_or_relink": [18, 19], "copy_propv": [9, 24], "copy_propval_verbos": [9, 24], "copy_rtl_sourc": [18, 19], "core": [6, 9, 11], "corner": [15, 22], "correct": [11, 15, 18], "correpond": 18, "correspond": [6, 15, 18, 22], "count": 24, "creat": [0, 8, 9, 15, 18, 22, 24], "create_connector": [18, 19], "create_nested_sweepresult_dict": [9, 22, 23], "creation": [12, 14, 18, 22], "crete": 18, "cross": [11, 18, 22], "csf": 24, "csh": 11, "csvskip": [9, 22, 23], "ctrl": 22, "curr_tran": 22, "current": [5, 6, 11, 12, 14, 18, 22, 24], "custom": [11, 18, 22], "custom_connector": [18, 19], "custom_invert": 22, "custom_subckt_nam": [9, 22, 23], "d": [18, 22, 24], "dai": [12, 14, 24], "data": [9, 11, 12, 14, 18, 19, 22, 24], "databas": [18, 22], "datamap": 18, "datatyp": [9, 22, 23, 24], "date": 11, "dc": [9, 23], "dcsourc": [9, 22, 23], "dcsource_bundl": [9, 22, 23], "dcsource_declar": [9, 22, 23], "dcsourcestr": [9, 22, 23], "debug": [9, 18, 22, 23, 24], "dec": [18, 22], "decad": 22, "decid": [11, 18], "decim": 22, "decis": 11, "declar": 22, "decor": [18, 24], "def": 24, "defaul": 24, "default": [11, 12, 14, 15, 22, 24], "defin": [6, 11, 12, 13, 14, 18, 22, 24], "define_io_condit": [9, 12, 14], "define_testbench": [18, 19], "definit": [6, 11, 18, 19, 22], "defint": 22, "degre": 22, "delai": [18, 22], "delet": [18, 22, 24], "delete_iofile_bundl": [9, 24], "delete_rtlsimpath": [18, 19], "delete_rtlworkpath": [18, 19], "delete_spicesimpath": [9, 22, 23], "delimit": 22, "demonstr": [11, 13], "densiti": 15, "depenc": 13, "depend": [6, 11, 15, 18, 22], "depict": 11, "deriv": 18, "describ": [11, 18], "descript": [8, 9, 12, 14, 18, 20], "design": [5, 9, 12, 14, 15, 17, 20, 21, 22], "desir": [18, 22, 24], "destin": 18, "detail": [11, 12, 14, 18], "determin": [11, 15, 18], "dev": 24, "develop": [11, 12, 14, 17, 18, 21, 23, 24], "devic": [18, 22], "deviceswp": 22, "devnam": [9, 22, 23], "dict": [11, 18, 22, 24], "dictdata": [18, 19], "dictionari": [18, 22, 24], "differ": [11, 18, 22], "differencec": 18, "difficult": 15, "digit": [11, 22], "dir": [9, 22, 23, 24], "direct": [18, 19, 22, 24], "directori": [0, 1, 11, 15, 18, 22, 24], "disabl": 11, "discret": 22, "disk": [22, 24], "distribut": [11, 22], "distributed_run": [9, 22, 23], "do": [8, 11, 12, 14, 17, 18, 21, 22, 24], "doc": [2, 6, 9, 11, 12, 14, 17, 21], "docker": 6, "docsr": 6, "docstr": [6, 7, 11, 12, 14, 24], "documen": 6, "document": [2, 7, 9, 11, 12, 14, 18, 20, 22, 24], "documentaion": 6, "docutil": [12, 14], "doe": [11, 18], "dofil": 18, "domain": [9, 22, 23], "done": 15, "dosc": 6, "dout": 22, "driver": 11, "drop": 11, "dspf": [9, 22, 23], "dspfinclud": [9, 22, 23], "dspfincludecmd": [9, 22, 23], "dst": 18, "dtype": [22, 24], "due": [6, 18], "dummi": 22, "dummy_id": 22, "dumpfil": [18, 19], "durat": 22, "dure": [6, 12, 14, 18, 22, 24], "dut": [9, 11, 18, 22, 23, 24], "dut_inst": [18, 19], "e": [11, 18, 22, 24], "each": [11, 18, 22, 24], "earlier": 15, "easili": 15, "ecd_method": 24, "edg": [15, 18, 22], "edgetyp": [9, 22, 23], "edit": [6, 11], "effect": 18, "effici": 18, "either": 22, "eldo": [9, 11, 23, 24], "eldo_testbench": [9, 22, 23], "eldolibfil": 22, "electromagnet": 11, "electron": 11, "element": [22, 24], "els": 24, "em": 15, "empti": [18, 24], "emsetup": 15, "emstatefil": 15, "emx": 24, "en": [6, 12, 14, 24], "enabl": [11, 15, 22, 24], "encourag": 11, "end": [11, 22, 24], "end_condit": [11, 18, 19], "endian": 22, "endpoint": 22, "enforc": 18, "enough": [11, 22], "entiti": [3, 4, 6, 9, 12, 13, 14, 15, 17, 18, 21, 22, 24], "entitit": 22, "entity1": 11, "entity2": 11, "entity3": 11, "entitynam": 22, "entitypath": [9, 18, 24], "environ": [6, 11, 15, 18, 22], "equal": 18, "equip": 11, "error": 24, "errpreset": [9, 22, 23], "esc_bu": [9, 22, 23], "esc_colon": 22, "escap": 22, "especi": 22, "etc": [11, 22], "even": [12, 14, 24], "event": [11, 18, 22, 24], "eventoutdelim": [9, 22, 23], "everi": [11, 12, 14, 24], "everyth": [3, 8, 22], "evid": 11, "exampl": [6, 9, 11, 12, 14, 18, 19, 22, 23, 24], "excess": 22, "exclud": [22, 24], "excludelist": [9, 22, 23], "execut": [2, 3, 4, 6, 11, 12, 13, 14, 18, 22, 24], "execute_rtl_sim": [18, 19], "execute_spice_sim": [9, 22, 23], "exercis": 5, "exist": [22, 24], "exit": 22, "expect": 22, "explicitli": 18, "explor": 9, "export": [9, 18, 19, 22, 23], "export_subckt": [9, 22, 23], "ext_fil": [9, 22, 23], "ext_start": [9, 22, 23], "ext_stop": [9, 22, 23], "extend": 18, "extens": [18, 22], "extern": [11, 18, 22, 24], "extract": [9, 11, 18, 22, 23, 24], "extract_pow": [9, 22, 23], "extract_vhdlfil": [18, 19], "extract_vlogfil": [18, 19], "extrem": 11, "ezwav": 22, "f": 24, "fact": 18, "factor": 22, "fail": 6, "failur": 11, "fall": 22, "falltim": 22, "fals": [18, 22, 24], "familiar": 5, "faster": 11, "fatal": 24, "favourit": 11, "fc": [9, 22, 23], "feartur": [17, 21], "featur": [11, 18, 22, 24], "fedora34": 6, "feedback": 11, "feel": [11, 24], "fetch": 18, "fi": [12, 13, 14, 18, 24], "field": [11, 22], "figur": [15, 17, 21], "file": [0, 6, 8, 9, 11, 12, 14, 15, 18, 23, 24], "file_cont": 11, "file_nam": 22, "filenam": [15, 22], "filepath": [18, 22], "fileptr": 22, "fill": 24, "filter": [22, 24], "find": [12, 14, 20, 22, 24], "finish": [18, 24], "firefox": 11, "first": [8, 11, 12, 14, 15, 18, 22, 24], "fix": [11, 22], "flag": [22, 24], "float": [12, 14, 18, 22], "flow": 22, "flush": 11, "fmax": [9, 22, 23], "fmin": [9, 22, 23], "folder": 15, "follow": [6, 8, 9, 12, 14, 15, 17, 18, 21, 22, 24], "foobar": [18, 22, 24], "forc": [18, 22], "fork": 5, "form": [11, 22, 24], "formal": 2, "format": [6, 12, 14, 18, 22, 24], "format_io": [18, 19], "found": [11, 22, 24], "fpoint": [9, 22, 23], "framework": 11, "free": 11, "freedom": 11, "freeli": 11, "frequenc": [9, 15, 22, 23], "fro": 18, "from": [6, 11, 12, 13, 14, 15, 18, 20, 22, 24], "fscale": [9, 22, 23], "fsig": [9, 22, 23], "fstart": 15, "fstepsiz": [9, 22, 23], "fstop": 15, "full": [11, 18, 24], "fulli": [12, 14, 18], "function": [11, 12, 14, 22, 24], "fundament": 22, "further": 9, "futur": 11, "g": [18, 22, 24], "g_file": [22, 24], "g_file_": 18, "g_r": 18, "gain": 13, "garbag": 24, "gener": [5, 6, 11, 15, 18, 20, 22, 24], "generate_bootcamp": 5, "generate_cont": [9, 18, 19, 22, 23], "get": [5, 11, 12, 14, 15, 18, 22, 24], "get_input_noise_data": [9, 22, 23], "get_ocnprint_data": [9, 22, 23], "get_output_noise_data": [9, 22, 23], "get_param": 24, "ghdl": [11, 18, 24], "ghz": 15, "git": 11, "github": [1, 2, 6, 11], "gitlab": 5, "give": [2, 5, 11, 22, 24], "given": [15, 18, 22, 24], "global": [9, 18, 22, 24], "global_paramet": [9, 24], "glossari": 6, "gm": 22, "gnuplot": 22, "go": [0, 1, 11, 15], "good": 11, "gradual": 11, "graphic": 11, "great": [17, 21], "ground": 22, "group": 22, "gtkwave": 18, "gui": [15, 18], "guidelin": [9, 12, 13, 14], "h": [8, 11], "ha": [6, 11, 15, 22, 24], "handl": [11, 12, 14, 18, 22, 24], "happen": 11, "hardwar": 11, "harmon": [9, 22, 23], "has_lsf": [9, 24], "have": [11, 17, 18, 20, 21, 22], "hdl": 18, "header": [9, 18, 19, 22, 23], "help": [8, 11, 20, 24], "helper": [6, 22], "henc": 22, "here": [8, 11, 12, 14, 22, 24], "hierarchi": [11, 18], "high": [11, 22], "highli": 22, "hold": 24, "home": [9, 24], "how": [2, 9, 12, 13, 14, 17, 18, 21, 22], "howev": [12, 14, 24], "html": [2, 6, 11, 12, 14, 24], "http": [1, 2, 6, 11, 12, 14, 22, 24], "hw": [11, 24], "hz": [12, 14, 15, 22], "i": [0, 3, 4, 5, 6, 7, 8, 9, 12, 14, 15, 17, 18, 20, 21, 22, 24], "ibia": 22, "ic": 22, "icaru": [9, 11, 19, 24], "icarus_controlfilepath": [18, 19], "icarus_dofilepath": [18, 19], "icarus_rtlcmd": [18, 19], "icarus_simdut": [18, 19], "icarus_simtb": [18, 19], "idea": [2, 5, 6], "identifi": [11, 22], "ignor": 22, "imag": [6, 24], "imaginari": 24, "immedi": 11, "implement": [9, 11, 13, 15, 18, 22, 24], "import": [12, 14, 15, 18, 22, 24], "improv": [11, 20], "includ": [6, 9, 18, 22, 23, 24], "includecmd": [9, 22, 23], "inclus": 22, "incomplet": [12, 14, 24], "increment": 22, "independ": 11, "index": [2, 6, 10, 11, 18], "indic": [8, 9, 22], "indices_and_t": 6, "infer": 22, "info": 24, "inform": [9, 17, 18, 20, 21, 22, 24], "inherit": [11, 18, 22, 24], "init": [9, 11, 12, 13, 14, 18, 22], "init_submodul": 11, "initent": 11, "initi": [9, 11, 12, 13, 14, 16, 18, 19, 22, 24], "initlog": [9, 24], "inject": 18, "inn": 22, "inp": 22, "input": [11, 12, 14, 15, 18, 22, 24], "input_a": 24, "inputsign": [9, 22, 23], "insatnc": 24, "insert": 18, "insertpoint": 18, "insid": [11, 18, 22], "instal": [6, 11], "instanc": [9, 11, 12, 14, 18, 19, 22, 23, 24], "instant": 22, "instanti": [11, 18, 22], "instantio": 18, "instead": [11, 15, 18], "instnam": [18, 19], "instruct": [9, 15, 24], "int": [18, 22, 24], "integ": [18, 22, 24], "integr": [11, 18, 22], "intend": [11, 18, 22, 24], "intent": 24, "interact": [4, 11, 18, 22], "interactive_control": 18, "interactive_control_cont": [18, 19], "interactive_control_fil": 18, "interactive_control_file_cont": 11, "interactive_controlfil": [18, 19], "interactive_rtl": [18, 19], "interactive_spic": [9, 22, 23], "interconnect": 11, "interefac": 18, "interfac": [5, 9, 11, 12, 14, 19, 23], "intermedi": [11, 13, 18], "intern": [12, 14, 22, 24], "interp_cross": [9, 22, 23], "interpol": 22, "interpret": 18, "interv": 22, "introduc": [11, 15], "introduct": [5, 9], "inv_sim": 11, "inv_v2": 22, "invert": [2, 3, 9, 11, 17, 21], "inverter_test": [3, 11], "inverter_testbench": [3, 9, 11, 13], "invoc": [11, 12, 14, 18], "io": [2, 6, 9, 11, 12, 14, 18, 19, 23, 24], "io_sign": [18, 19], "iofil": [9, 19, 22, 23], "iofile_bundl": [9, 18, 22, 24], "iofile_clos": [18, 19], "iofile_definit": [18, 19], "iofile_eventdict": [9, 22, 23], "ioformat": [9, 18, 19, 22, 23], "ionam": [9, 18, 22, 23, 24], "iotyp": [9, 22, 23, 24], "iprob": [9, 22, 23], "is_strob": [9, 22, 23], "isol": [12, 14], "issu": [1, 11], "isub": 22, "item": [18, 22], "its": [11, 18, 22], "itself": 8, "januari": 11, "job": 24, "june": 11, "just": 18, "j\u00e4rvinen": 22, "k": [18, 22], "keep": [11, 18, 24], "kei": [11, 18, 22, 24], "keyword": 22, "kit": [12, 14, 15, 18, 24], "know": 18, "known": 24, "kosunen": [8, 12, 13, 14, 18, 22, 24], "kwarg": [18, 22, 24], "label": 22, "lahtinen": 15, "lambda": 24, "lang": [11, 18, 19, 22], "langmodul": [18, 19, 22], "languag": [11, 18, 22], "larg": 22, "last": [22, 24], "lastlin": [9, 22, 23], "later": [11, 22], "latest": [6, 12, 14, 22, 24], "launc": 6, "launch": [18, 22], "layout": [11, 15, 22], "learn": [17, 21], "len": 24, "lenght": 18, "length": 22, "less": [11, 18], "let": [22, 24], "level": [11, 18, 22, 24], "lib": 15, "libcmd": [9, 22, 23], "liber": 22, "librari": [11, 15, 18, 22], "like": [11, 18, 22], "lin": 22, "line": [8, 11, 15, 18, 22, 24], "linear": [15, 22], "linebreak": [18, 22], "link": 18, "link_oa_design": 15, "list": [12, 14, 18, 22, 24], "load": [22, 24], "load_output_fil": [9, 22, 23], "load_stat": [9, 22, 23, 24], "load_state_ful": [9, 24], "local": [12, 14, 18], "locat": [0, 6, 11, 22, 24], "log": [11, 18, 22, 24], "logarithm": 22, "logfil": [9, 24], "longer": 11, "longest": 22, "look": [11, 17, 21, 22], "loop": 11, "lose": 18, "lot": 18, "love": [17, 21], "low": 22, "lsf": [11, 22], "lsf_submiss": [18, 19], "lsfinteract": [22, 24], "lsfsubmiss": [18, 22, 24], "lvlpub": 22, "m0": 22, "machin": 18, "made": 22, "mai": [11, 12, 14, 15, 18, 24], "main": [6, 9, 11, 12, 13, 14, 22], "mainguard": 13, "mainli": 11, "maintain": 22, "major": 11, "make": [6, 11], "makefil": [6, 11], "manag": [5, 24], "mandatori": [18, 22], "mani": 20, "manipul": [11, 18], "manual": [11, 15, 18, 22, 24], "manufactur": 11, "map": [18, 22], "marko": [8, 12, 13, 14, 18, 22, 24], "markup": [12, 14], "master": [1, 6, 11], "match": [22, 24], "matchlist": 18, "max_job": 24, "maximum": [22, 24], "maxstep": [9, 22, 23], "mc": [9, 22, 23], "mc_seed": [9, 22, 23], "mean": [12, 14], "meant": 24, "measur": 11, "mechan": 18, "member": [12, 14, 18, 22, 24], "mene": 18, "mention": 24, "mentor": 11, "merg": [11, 24], "mesh": 15, "messag": [11, 24], "messg": 24, "method": [7, 9, 11, 12, 13, 14, 18, 22, 23, 24], "mhz": 22, "microelectron": 11, "might": [18, 22], "minimum": [11, 22], "misccmd": [9, 18, 19, 22, 23], "miscellan": [18, 22], "mismatch": 22, "miss": [6, 9, 19, 20, 22], "mix": [11, 22], "mixin": 18, "mode": [4, 22], "model": [2, 9, 12, 13, 14, 18, 22, 24], "model_info": [9, 22, 23], "modelsim": 18, "moder": 22, "modif": [11, 24], "modifi": [6, 11], "modul": [9, 10, 11, 19, 23, 24], "modular": 9, "module_common": [9, 18, 19], "modulepath": [9, 24], "mom": 15, "momem": 11, "momentum": [11, 15], "mont": 22, "more": [11, 12, 13, 14, 17, 18, 21, 24], "most": [11, 18, 22, 24], "move": [15, 22], "msg": 24, "mt": 22, "much": [22, 24], "multi": 11, "multilanguag": 18, "multipl": [2, 22], "multipli": 22, "multithread": 22, "must": [18, 24], "myentiti": 11, "mynam": 24, "n": 22, "name": [0, 9, 12, 14, 15, 18, 19, 22, 23, 24], "name_dut": 18, "nan": 22, "natur": 11, "nbassign": [18, 19], "ndarrai": 22, "need": [6, 11, 12, 14, 18, 22, 24], "neg": [9, 22, 23], "nest": 22, "nestlvl": 22, "net": 22, "netlist": [11, 22, 24], "netlist_param": [9, 24], "netllist": 11, "never": 11, "new": [9, 15, 18], "next": 9, "nf": 24, "nf_nmo": 22, "nf_pmo": 22, "ngspice": [9, 11, 23, 24], "ngspice_testbench": [9, 22, 23], "ngspicelibfil": 22, "nint": 22, "node": [15, 22], "nois": [9, 11, 22, 23], "non": [4, 11, 18, 22, 24], "none": [18, 22, 24], "normal": [15, 24], "note": [9, 23], "noth": [22, 24], "now": [11, 22], "np": 22, "nproc": [9, 22, 23], "nprocflag": [9, 22, 23], "null": 24, "num_col": [9, 22, 23], "num_process": [9, 22, 23], "num_thread": 22, "number": [18, 22, 24], "numpi": [6, 12, 14, 18, 24], "numpy_arrai": 24, "numpydoc": [6, 12, 14, 24], "o": 24, "ob": 11, "object": [9, 18, 22, 24], "obsolet": [18, 22, 24], "obsolit": 24, "occur": 18, "off": 11, "often": 11, "okko": 22, "omit": 22, "onc": [11, 15, 17, 21], "one": [12, 14, 18, 24], "ones": [15, 22], "onli": [11, 18, 22, 24], "open": [11, 15, 18, 22], "oper": [5, 8, 9, 12, 14, 18, 22], "opt": 18, "optim": [11, 18, 22], "option": [8, 9, 11, 15, 18, 22, 23, 24], "oputput": [12, 14, 18], "order": [6, 11, 15, 18, 20, 22, 24], "org": 6, "organ": 9, "orient": 11, "origin": [11, 18, 22, 24], "other": [11, 18, 24], "other_modul": 11, "otherwis": [18, 22, 24], "ouput": [18, 22], "out": [2, 11, 12, 14, 17, 21, 22, 24], "outdat": [12, 14, 24], "outermost": 22, "output": [8, 11, 12, 13, 14, 18, 22, 24], "outputfil": 18, "over": [11, 18, 24], "overload": [12, 14, 18, 22], "overrid": [11, 18, 24], "overridden": [18, 24], "own": [18, 22], "p": 18, "pac": 22, "packag": [9, 11, 12, 14, 19, 22], "pad": 22, "page": [10, 11], "pair": [22, 24], "par": [9, 12, 14, 24], "parallel": [9, 11, 12, 13, 14, 22, 24], "param": [12, 14, 18, 22, 24], "paramet": [9, 11, 12, 14, 18, 19, 22, 23, 24], "parameter": 22, "parameter_definit": [18, 19], "parametr": 11, "paramnam": [9, 18, 22, 23], "parasit": 22, "paremet": 22, "parent": [9, 11, 12, 14, 18, 22, 23, 24], "pars": [8, 11, 18, 22], "parse_io_from_fil": [9, 22, 23], "part": [5, 9, 18, 24], "particular": 11, "pass": [11, 12, 14, 18, 22, 24], "past": [18, 22, 24], "path": [11, 15, 18, 22, 24], "path_to_process_substrate_fil": 15, "pdf": [1, 11], "pdffile": [1, 11], "per": [22, 24], "perform": [6, 15, 22], "period": 11, "pex": 22, "pickl": 24, "pickle_exclud": [9, 24], "pictur": 11, "piec": 11, "pikki": 8, "pip3userinstal": [6, 11], "piter": [12, 14], "place": [22, 24], "placehold": 11, "plai": 11, "plan": [11, 15], "pleas": [11, 17, 20, 21], "plflag": [9, 22, 23], "plflag_simcmd_prefix": [9, 22, 23], "plot": [11, 13, 22], "plotcmd": [9, 22, 23], "plotlist": [9, 22, 23], "plotprogcmd": [9, 22, 23], "plotprogram": [9, 22, 23], "plotter": 13, "po": [9, 22, 23], "point": [18, 22, 24], "pointer": [11, 12, 14, 18], "pole": [9, 11, 23], "popul": 24, "port": 22, "portsrcstr": [9, 22, 23], "posit": [18, 22], "possibl": [11, 22, 24], "possibli": 11, "post": [11, 22], "postfix": 22, "postlayout": [9, 22, 23], "postlayout_subckt": [9, 22, 23], "power": [11, 22], "preced": 18, "precis": 18, "prefer": 11, "prefix": [18, 22], "present": [1, 11, 17, 21], "preserve_iofil": [9, 24], "preserve_rtlfil": [18, 19], "preserve_spicefil": [9, 22, 23], "preset": 18, "prevent": 24, "previou": [22, 24], "primarili": 11, "principl": 9, "print": [22, 24], "print_color": [9, 24], "print_log": [9, 24], "print_relative_path": [9, 24], "prior": 18, "probabl": 22, "probe": 22, "procedur": [12, 14, 18], "process": [9, 11, 12, 14, 15, 22], "produc": 8, "program": [11, 22], "progress": 11, "project": [0, 1, 5, 9, 15, 20], "propag": [11, 22], "proper": [0, 8, 18], "properti": [11, 18, 22, 24], "proplist": [9, 11, 12, 14, 24], "proprietari": 11, "provid": [5, 11, 13, 17, 18, 20, 21, 22, 24], "prune": 22, "psf": 22, "pss": 22, "pull": 11, "push": [6, 11], "put": 24, "pwr": 22, "py": [4, 5, 6, 11, 12, 14, 22, 24], "pyhon3": [12, 14], "python": [5, 6, 11, 12, 14, 18, 22, 24], "quantiti": 22, "questasim": [9, 11, 19], "questasim_controlfilepath": [18, 19], "questasim_dofilepath": [18, 19], "questasim_rtlcmd": [18, 19], "questasim_sim_opt_dict": [18, 19], "questasim_simdut": [18, 19], "questasim_simtb": [18, 19], "queue": [9, 12, 14, 22, 24], "quickli": 22, "quickref": [12, 14], "quickstart": 9, "quit": [5, 11, 24], "r": [9, 12, 14, 22, 23], "ramp": [9, 22, 23], "random": [18, 22, 24], "rang": 22, "rate": [12, 14, 22], "rather": 11, "raw": [11, 22], "rc": 22, "re": [11, 12, 14, 15, 22, 24], "read": [2, 9, 12, 14, 18, 22, 23, 24], "read_noise_result": [9, 22, 23], "read_oppt": [9, 22, 23], "read_outfil": [18, 19], "read_sp_result": [9, 22, 23], "read_sparam": [9, 22, 23], "read_spice_output": [9, 22, 23], "read_stb_result": [9, 22, 23], "read_typ": 22, "readthedoc": [6, 12, 14, 24], "real": [11, 24], "reason": 22, "recent": [22, 24], "recip": [6, 11], "recommend": 22, "reconfigur": 6, "reconstruct": 18, "redefin": 24, "redirect": 24, "reduc": [22, 24], "reduct": 22, "refactor": [11, 18], "refer": [11, 12, 14, 15, 24], "reflect": 11, "reg": 18, "regardless": [11, 12, 14, 24], "regist": 18, "register_templ": 4, "registri": 6, "rel": [11, 24], "relat": [3, 9, 18, 22, 24], "releas": [8, 9], "releleas": 6, "relev": 18, "reloc": 24, "remain": 18, "remind": [12, 14, 24], "remov": [9, 22, 23, 24], "renam": [11, 22], "repeat": 6, "repetit": 20, "replac": [11, 22], "report": 22, "repositori": 11, "repres": [18, 24], "represent": 18, "request": 22, "requir": [11, 15, 18], "reset": 18, "resid": 5, "resolut": 11, "respect": 22, "restrict": 11, "restructur": 18, "restructuredtext": 6, "result": [11, 22, 24], "resultfile_ext": [9, 22, 23], "ret_dict": 24, "retain": 11, "return": [18, 22, 24], "revov": 8, "rewrit": 22, "rf": 15, "right": 15, "rise": 22, "risetim": 22, "roadmap": 11, "roadshow": 11, "role": 9, "root": [15, 24], "round": [11, 22], "routin": 18, "row": 24, "rst": [6, 8, 12, 14, 17, 21], "rtl": [4, 6, 9, 11, 12, 14, 24], "rtl_": 11, "rtl_connector": [18, 19], "rtl_connector_bundl": 18, "rtl_ctstamp": [18, 19], "rtl_fclose": [18, 19], "rtl_fopen": [18, 19], "rtl_fptr": [18, 19], "rtl_io": [18, 19], "rtl_io_condit": [18, 19], "rtl_io_condition_append": [18, 19], "rtl_io_sync": [18, 19], "rtl_iofil": [9, 18, 19], "rtl_pstamp": [18, 19], "rtl_stat": [18, 19], "rtl_statdef": [18, 19], "rtl_tdiff": [18, 19], "rtl_timeprecis": [18, 19], "rtl_timeprecision_num": [18, 19], "rtl_timescal": [18, 19], "rtl_timescale_num": [18, 19], "rtl_timeunit": [18, 19], "rtlcmd": [18, 19], "rtlfile": [18, 19], "rtlmisc": [18, 19], "rtlparam": [18, 19], "rtlparamet": [18, 19], "rtlsim": 11, "rtlsimpath": [18, 19], "rtlworkpath": [18, 19], "rule": 11, "run": [8, 9, 11, 12, 13, 14, 15, 18, 22, 24], "run_parallel": [9, 22, 24], "run_plotprogram": [9, 22, 23], "run_rtl": [12, 14, 18, 19], "run_spic": [9, 22, 23], "runnam": [9, 22, 24], "runset": 22, "said": 22, "same": [11, 18, 22], "sampl": [11, 12, 14, 18, 22, 24], "sample_sign": [9, 22, 23], "sampled_input": 22, "save": [11, 15, 18, 22, 24], "save_databas": [9, 22, 23], "save_output_fil": [9, 22, 23], "save_st": [9, 22, 24], "savefilt": 22, "savestatepath": 24, "sc": 22, "scale": 22, "scaveng": 22, "scomplex": 24, "script": [5, 6, 8, 9, 11, 12, 14, 15], "search": [10, 18], "second": 22, "section": [6, 7, 9, 18, 20, 22, 24], "see": [11, 12, 14, 18, 20, 22], "seed": [9, 22, 23], "seem": 22, "select": [11, 15, 22], "self": [3, 12, 13, 14, 18, 22, 24], "sens": 18, "separ": [6, 11, 22], "sepecif": 22, "sequenc": 11, "seri": 5, "serial": [9, 11, 13], "serializ": 24, "server": [5, 11], "set": [11, 12, 14, 15, 18, 22, 24], "set_control_data": [18, 19], "setter": 18, "settl": 22, "setup": [9, 11, 16, 17, 21], "sever": [11, 24], "sh": [6, 9, 11, 15, 20], "shell": [9, 11], "should": [5, 6, 11, 12, 14, 15, 18, 22, 24], "shouldn": 22, "show": 8, "show_error": 24, "shown": [15, 18], "si": 22, "si_prefix_mult": [9, 22, 23], "side": 22, "sign": [18, 24], "signal": [11, 13, 18, 22, 24], "silenc": [9, 24], "sim": [9, 11, 18, 22, 23], "sim_opt_dict": [18, 19], "sim_optim": [18, 19], "simcmd": [9, 22, 23], "simcmd_bundl": [9, 22, 23], "simcmdstr": [9, 22, 23], "simdut": [18, 19], "similar": [15, 22], "simparam": 18, "simpath": [9, 18, 22, 24], "simpathroot": [9, 24], "simpl": [11, 17, 21, 22], "simplest": 11, "simtb": [18, 19], "simul": [2, 3, 4, 9, 11, 12, 14, 15, 18, 19, 23, 24], "simulator_control": 11, "simulator_control_cont": [18, 19], "simulator_controlfil": [18, 19], "simulatorcmd": [9, 22, 23], "simulatormodul": 22, "sinal": 18, "singl": [11, 18, 22], "sint": 24, "site": 11, "size": 22, "skip": 22, "skipstart": [9, 22, 23], "slide": 11, "smallest": 18, "sndr": 24, "so": [6, 11, 20], "sof": 22, "softwar": 6, "sole": 22, "some": [2, 11, 15, 22, 24], "some_nam": 22, "some_thesdk_class": 24, "some_thesdkclass": 24, "someth": [18, 20, 22, 24], "sort": 11, "sourc": [6, 8, 9, 11, 12, 13, 14, 17, 18, 21, 23, 24], "source_fil": 8, "sourceforg": [12, 14], "sourcem": 11, "sourcetyp": [9, 22, 23], "spawn": 22, "specif": [11, 18, 22, 24], "specifi": 22, "specifii": 22, "spectr": [9, 11, 23, 24], "spectre_testbench": [9, 22, 23], "spectrelibfil": 22, "speed": [11, 22], "speedup": 11, "sphinx": [6, 8], "spice": [6, 9, 11, 23], "spice_common": [9, 22, 23], "spice_dcsourc": [9, 22, 23], "spice_iofil": [9, 22, 23], "spice_langmodul": 22, "spice_method": 22, "spice_modul": [9, 22, 23], "spice_port": [9, 22, 23], "spice_simcmd": [9, 22, 23], "spice_simul": [9, 22, 23], "spice_simulatormodul": 22, "spice_submiss": [9, 22, 23], "spice_tb": [9, 22, 23], "spice_testbench": 22, "spicecmd": [9, 22, 23], "spicecorn": [9, 22, 23], "spicedbpath": [9, 22, 23], "spicemisc": [9, 22, 23], "spiceopt": [9, 22, 23], "spiceparamet": [9, 22, 23], "spicesimpath": [9, 22, 23], "spicesrc": [9, 22, 23], "spicesrcpath": [9, 22, 23], "spicesubcktsrc": [9, 22, 23], "spicetbsrc": [9, 22, 23], "split": 24, "sprobe": [9, 22, 23], "src": 18, "stabil": [9, 11, 23], "stabl": 11, "stage": 18, "stamp": [18, 22], "start": [8, 11, 22], "state": [11, 22, 24], "statedir": [9, 22, 24], "statefil": 15, "statement": 22, "statepath": [9, 24], "statist": 22, "statu": [9, 18], "stb": 22, "stdout": [8, 24], "steadi": 11, "step": [9, 15, 18, 22, 23], "still": [11, 22, 24], "sting": 18, "stop": [8, 22], "store": [18, 22, 24], "str": [18, 22, 24], "straightforward": 5, "strict": 11, "string": [11, 12, 14, 18, 22, 24], "strobe": [9, 22, 23], "strobe_indic": [9, 22, 23], "strobedelai": [9, 22, 23], "strobeperiod": [9, 22, 23], "strongli": 11, "structur": [3, 4, 9, 12, 14, 18, 22], "studi": [2, 3, 4, 5, 11], "style": [6, 12, 14, 24], "sub": [11, 18], "subcircuit": 22, "subckt": [9, 22, 23], "subckt_": 22, "subckt_entitynam": 22, "subckt_fil": 22, "subcktnam": [9, 22, 23], "subclass": [11, 18], "subcompon": 11, "submiss": [11, 18, 22], "submodul": [11, 18], "subprocess": 22, "substrat": 15, "suffic": 18, "suffici": 3, "suffix": 22, "super": 11, "superclass": [11, 18, 24], "suppli": [12, 14, 22], "support": [2, 11, 17, 18, 21, 22, 24], "supress": 24, "supress_output": [9, 24], "sutomat": 18, "sv": [9, 11, 18, 19, 24], "sv_create_connector": [18, 19], "sweep": [9, 22, 23], "sweeps_ran_dict": 22, "swept": 22, "switch_v3": 22, "swpstart": [9, 22, 23], "swpstep": [9, 22, 23], "swpstop": [9, 22, 23], "sy": 24, "symlink": 18, "synchron": [18, 24], "synopsi": 8, "syntax": [8, 12, 14, 18, 22], "syntaxdict": [9, 22, 23], "system": [0, 3, 9, 12, 14, 19, 24], "system_parameter_class": 11, "system_test": 11, "system_testbench": 11, "sytax": 18, "t": [11, 22], "tabl": 9, "tag": 24, "take": [11, 18, 22, 24], "target": [11, 18], "task": [11, 20], "tb": 18, "tb_": 22, "tb_entity1": 11, "tb_entitynam": 22, "tb_invert": 18, "tcsh": 11, "tech_file_nam": 15, "technologi": 15, "temp": 22, "temperatur": 22, "templat": [11, 12, 14, 15], "temporari": 18, "term": [11, 22], "tesbench": 18, "test": [3, 9, 12, 13, 18, 22, 24], "testbech": 13, "testbench": [3, 9, 11, 19, 23, 24], "testbench_commom": 18, "testbench_common": [9, 19, 22, 23], "testbench_simul": [9, 22, 23], "text": [12, 14, 24], "tfall": [9, 22, 23], "than": 18, "thei": 11, "them": [11, 18, 22, 24], "therefor": 15, "thesdk": [6, 9, 11, 18, 22], "thesdk_file_io_complet": 18, "thesdk_help": 11, "thesdk_randomstr_uname_yyyymmddhhmm": 24, "thesdk_simulation_complet": 18, "thesdk_templ": [5, 11], "thesdkclass": 24, "thesdkhom": [6, 15], "thesdktestimag": 6, "thesydekick": [5, 6, 12, 14, 15, 17, 18, 21, 22, 24], "thesydekick_tutori": [1, 11], "thesydekinck": 24, "thesystemdevelopmentkit": [1, 2, 6, 11], "thi": [0, 1, 3, 4, 6, 8, 11, 12, 13, 14, 15, 17, 18, 21, 22, 24], "thing": 11, "this_does_not_exist": [22, 24], "those": 11, "thought": 11, "thread": 22, "threshold": 22, "through": [2, 11, 18, 22, 24], "thsdk": [12, 14], "thsdk_helper": 5, "thu": [18, 22], "time": [11, 18, 20, 22, 24], "timer": [9, 24], "timescal": [11, 18], "timestamp": 22, "timestamp_randomtag": 24, "titl": 6, "tmp": 24, "todo": [18, 22], "togeth": [11, 22], "token": 5, "too": [7, 18, 22], "tool": [11, 22], "toool": [17, 21], "top": [11, 18, 22], "top_tt": 22, "toplevel": 18, "total": 22, "tprint": [9, 22, 23], "trade": 11, "tran": 22, "transfer": [11, 18], "transient": [9, 22, 23], "transistor": 22, "transmiss": 15, "treat": 24, "trigger": [9, 22, 23], "trise": [9, 22, 23], "true": [12, 14, 18, 22, 24], "try": [2, 3], "tstop": [9, 22, 23], "tthe": 5, "tutori": [1, 9, 11, 16], "two": [11, 22, 24], "type": [8, 11, 12, 14, 15, 18, 19, 21, 22, 24], "typic": [11, 24], "u": 20, "uic": [9, 22, 23], "ultim": 11, "unchang": [18, 22], "undefin": 18, "under": [6, 11, 18, 22, 24], "understand": 3, "unfortun": [17, 21], "unifi": 11, "uniformli": 11, "unit": [15, 18], "univers": 24, "unless": [6, 22], "unlik": [17, 21], "unlimit": 24, "unsign": [18, 22, 24], "up": [11, 12, 14, 15, 18, 22, 24], "updat": 24, "upgrad": 11, "uppercas": 22, "us": [5, 6, 7, 9, 12, 14, 15, 18, 22, 24], "usag": [6, 24], "user": [11, 12, 14, 22], "usernam": 0, "usual": [11, 18, 22], "util": [8, 18, 22, 24], "uuuu": 22, "uw": 15, "v": [12, 14, 18, 22], "v1": 11, "v3": 11, "val": 18, "valid": [18, 22], "valu": [9, 11, 12, 14, 15, 18, 22, 23, 24], "valua": 24, "variabl": [11, 12, 14, 15, 18, 22, 24], "variou": [2, 11, 18, 22], "vb": 22, "vcd": 18, "vdd": [9, 12, 14, 22], "vector": [18, 22], "veeti": 15, "velogsimarg": 18, "verbos": 24, "veri": [11, 15, 17, 21], "veriabl": 24, "verif": [3, 4], "veril": [11, 18, 24], "verilog": [9, 11, 19, 24], "verilog_": 11, "verilog_connector": [9, 18, 19], "verilog_init": 18, "verilog_inst": [18, 19], "verilog_instance_add": [18, 19], "verilog_instance_memb": 18, "verilog_iofil": 18, "verilog_modul": [9, 18, 19], "verilog_testbench": [9, 19], "verilogfil": 18, "versatilyti": 13, "vhd": [11, 18], "vhdl": [9, 11, 19, 24], "vhdl_entiti": [9, 19], "vhdl_instanc": [18, 19], "vhdlcomparg": [18, 19], "vhdlentityfil": [18, 19], "vhdlext": [18, 19], "vhdllibfil": 18, "vhdllibfileent": [18, 19], "vhdlsimarg": [18, 19], "vhdlsimtb": [18, 19], "vhdlsrc": [18, 19], "vhdlsrcpath": [18, 19], "vhi": [9, 22, 23], "view": 15, "viewer": [18, 22], "virtuoso": 15, "virtuoso_dir": 15, "virtuoso_interfac": 24, "visibl": [18, 22], "visual": [11, 22], "viva": 22, "vlo": [9, 22, 23], "vlogcomparg": [18, 19], "vlogext": [18, 19], "vloglibfil": 18, "vloglibfilemodul": [18, 19], "vlogmodulefil": [18, 19], "vlogsimarg": [18, 19], "vlogsimtb": [18, 19], "vlogsrc": [18, 19], "vlogsrcpath": [18, 19], "volt": 22, "voltag": [12, 14, 22], "vsim": 11, "vss": 22, "vth": [9, 22, 23], "w": [22, 24], "wa": [11, 22], "wai": [11, 12, 14, 18, 22, 24], "want": 24, "warn": [22, 24], "wave": 18, "waveform": [11, 18, 22], "wavelength": 15, "wdb": 22, "we": [8, 11, 12, 14, 18, 24], "well": 22, "were": [17, 21, 24], "what": [9, 12, 14, 17, 18, 21], "when": [18, 22, 24], "where": [18, 22, 24], "wherea": 22, "whether": [22, 24], "which": [6, 11, 12, 14, 15, 18, 22, 24], "while": 18, "whole": [11, 18], "whose": [12, 14, 22], "why": 3, "wide": [18, 22], "width": [15, 22], "wildcard": 22, "willing": [17, 21], "wire": 18, "wish": [8, 11, 18], "within": [11, 18], "without": 11, "work": [0, 1, 11, 18, 22], "workdir": [18, 19], "workflow": 6, "workspac": 15, "workspace_placehold": 15, "workspace_placeholder_lib": 15, "would": [22, 24], "wrap": 22, "write": [9, 11, 12, 14, 18, 22, 23, 24], "write_infil": [18, 19], "write_spice_input": [9, 22, 23], "written": [8, 11, 12, 13, 14, 15, 18, 20, 22, 24], "www": 6, "x": 22, "xml": 15, "xnmo": 22, "xsubckt": 22, "xtb_name": 22, "xx_rc": 11, "y": 22, "yaml": 6, "yet": 18, "you": [5, 6, 8, 11, 12, 13, 14, 15, 17, 18, 20, 21, 22, 24], "your": [0, 11, 13, 15, 24], "youu": [12, 14], "yue": 24, "z": [12, 14, 18], "zero": [9, 11, 18, 22, 23], "zoom": 18}, "titles": ["<UNAME> -  Introduction to TheSyDeKick-Part-0", "<UNAME> - Introduction to TheSyDeKick-Part-1", "<UNAME> - Introduction to TheSyDeKick-Part-2", "<UNAME> - Introduction to TheSyDeKick-Part-3", "<UNAME> - Introduction to TheSyDeKick-Part-4", "Bootcamp", "Documentation instructions", "Examples", "bash2rst.sh", "TheSyDeKick - Complete kit for Sytem-on-Chip development", "Indices and tables", "Introduction to TheSyDeKick", "Inverter class", "Inverter testbench class", "Inverter tests class", "ADS interface Initial setup tutorial", "ADS interface", "RTL simulation examples", "RTL interface classes", "RTL Documentation", "Shell scripts", "Spice simulation examples", "Spice simulator interface classess", "&lt;no title&gt;", "Thesdk core classes"], "titleterms": {"0": 0, "1": 1, "2": 2, "3": 3, "4": 4, "The": 17, "__main__": [12, 14], "__name__": [12, 14], "ac": 21, "ad": [15, 16], "analysi": 21, "bash2rst": 8, "bootcamp": 5, "build": 6, "chip": 9, "class": [11, 12, 13, 14, 18, 24], "classess": 22, "command": 22, "common": [18, 22], "complet": [5, 9], "configur": 11, "connector": 18, "content": [9, 16], "continu": 6, "core": 24, "creat": 11, "dc": 22, "default": 18, "descript": 11, "design": 11, "develop": [9, 22], "doc": 20, "document": [6, 19], "domain": 21, "eldo": 22, "entiti": 11, "exampl": [7, 8, 17, 21], "example2": 8, "explor": 11, "file": 22, "follow": 11, "frequenc": 21, "further": 11, "guidelin": 11, "histori": 11, "how": 11, "i": 11, "icaru": 18, "implement": 6, "indic": 10, "inform": 11, "initi": 15, "instruct": 6, "intend": 5, "interfac": [15, 16, 18, 22], "introduct": [0, 1, 2, 3, 4, 11], "invert": [12, 13, 14], "io": 22, "iofil": [18, 24], "issu": 5, "kit": 9, "miss": 17, "model": 11, "modul": [18, 22], "modular": 11, "name": 11, "new": 11, "next": 11, "ngspice": 22, "nois": 21, "note": 22, "object": 11, "oper": 11, "order": 5, "organ": 11, "packag": [18, 24], "part": [0, 1, 2, 3, 4], "pole": 21, "principl": 11, "process": 6, "project": 11, "questasim": 18, "quickstart": 11, "read": 11, "relat": 11, "releas": 11, "role": [12, 14], "rtl": [17, 18, 19], "schedul": 11, "script": 20, "section": [12, 14], "setup": 15, "sh": 8, "shell": 20, "simul": [17, 21, 22], "sourc": 22, "spectr": 22, "spice": [21, 22], "stabil": 21, "statu": 11, "structur": [6, 11], "system": [11, 18], "sytem": 9, "tabl": 10, "test": [11, 14], "testbench": [13, 18, 22], "testbench_common": 18, "thesdk": 24, "thesydekick": [0, 1, 2, 3, 4, 9, 11], "transient": 21, "tutori": 15, "unam": [0, 1, 2, 3, 4], "us": 11, "verilog": 18, "verilog_testbench": 18, "vhdl": 18, "vhdl_entiti": 18, "what": 11, "zero": 21}})