# Boolean Logic Circuit Designer & Simulator

</br>
<img width="557" height="528" alt="image" src="https://github.com/user-attachments/assets/2c3952ea-fb52-4b0b-a563-21770b80d7e5" />
</br>

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Version](https://img.shields.io/badge/version-1.0.0-blue.svg)](https://github.com/yourusername/boolean-circuit-designer)
[![PRs Welcome](https://img.shields.io/badge/PRs-welcome-brightgreen.svg)](http://makeapullrequest.com)

A professional-grade digital circuit design and simulation platform with comprehensive support for Boolean algebra, logic gates, Karnaugh map optimization, and FPGA prototyping. Featuring an interactive web-based interface with analog calculator styling and multi-language backend implementations.

## üåü Features

### Core Capabilities
- **Interactive Circuit Designer**: Drag-and-drop interface styled as an analog calculator with intuitive button layout
- **Logic Gate Support**: AND, OR, XOR, NAND, NOR, NOT, XNOR operations
- **Real-time Simulation**: Instant evaluation with animated signal flow
- **Truth Table Generation**: Automatic generation for expressions with up to 4 variables
- **Karnaugh Map Visualization**: Automatic K-map generation with 2x2, 2x4, and 4x4 support
- **Expression Minimization**: Quine-McCluskey algorithm implementation
- **Circuit Export**: JSON, VHDL, and Verilog code generation
- **Multi-language Backend**: R, Perl, Haskell, Fortran, and Spring Boot implementations

### Technical Highlights
- **High-Performance Computing**: Fortran-based simulator for large-scale circuit analysis
- **Functional Programming**: Haskell implementation with pure functional algorithms
- **Statistical Analysis**: R-based truth table analysis and pattern detection
- **Enterprise API**: Spring Boot REST API for integration with external systems
- **Circuit Parsing**: Perl-based expression parser with netlist generation

## üöÄ Quick Start

### Prerequisites
- Node.js 16+ (for React interface)
- Java 11+ (for Spring Boot API)
- R 4.0+ (for statistical analysis)
- Perl 5.30+ (for circuit parsing)
- GHC 8.10+ (for Haskell minimizer)
- GFortran 10+ (for high-performance simulation)

### Installation

```bash
# Clone the repository
git clone https://github.com/yourusername/boolean-circuit-designer.git
cd boolean-circuit-designer

# Install dependencies for React interface
npm install

# Run the interactive web interface
npm start
```

### Using Individual Components

#### R Statistical Analysis
```bash
Rscript boolean_analysis.R
```

#### Perl Circuit Parser
```bash
perl circuit_parser.pl
```

#### Haskell Minimizer
```bash
ghc -o minimizer BooleanMinimizer.hs
./minimizer
```

#### Fortran Simulator
```bash
gfortran -o simulator circuit_simulator.f90
./simulator
```

#### Spring Boot API
```bash
javac BooleanCircuitController.java
java BooleanCircuitController
```

## üìÅ Project Structure

```
boolean-circuit-designer/
‚îú‚îÄ‚îÄ src/
‚îÇ   ‚îú‚îÄ‚îÄ BooleanCircuitSimulator.jsx    # React web interface
‚îÇ   ‚îú‚îÄ‚îÄ boolean_analysis.R             # R statistical analysis
‚îÇ   ‚îú‚îÄ‚îÄ circuit_parser.pl              # Perl expression parser
‚îÇ   ‚îú‚îÄ‚îÄ BooleanMinimizer.hs            # Haskell minimizer
‚îÇ   ‚îú‚îÄ‚îÄ circuit_simulator.f90          # Fortran simulator
‚îÇ   ‚îî‚îÄ‚îÄ BooleanCircuitController.java  # Spring Boot REST API
‚îú‚îÄ‚îÄ README.md                          # This file
‚îî‚îÄ‚îÄ package.json                       # Node dependencies
```

## üíª Usage Examples

### Interactive Web Interface

The React-based interface provides an analog calculator-style design:

1. **Input Expression**: Use the keypad to enter Boolean expressions
   - Variables: A-N buttons
   - Operators: `*` (AND), `+` (OR), `'` (NOT), `‚äï` (XOR)
   - Parentheses: `(` and `)`

2. **Simulate**: Click the blue "Simulate" button to generate:
   - Complete truth table
   - Karnaugh map visualization
   - Optimized expression

3. **Export**: Download circuit as JSON for later use

### Example Expressions

```
Simple AND gate:
A*B

XOR implementation:
A*B' + A'*B

Full Adder (Sum):
A‚äïB‚äïC

Multiplexer:
S'*A + S*B

Complex Circuit:
(A+B)*(C+D)*E'
```

### R Programming Interface

```r
# Load the circuit module
source("boolean_analysis.R")

# Create a circuit
circuit <- BooleanCircuit$new("A*B + C")

# Generate truth table
circuit$generate_truth_table()

# Generate K-map
circuit$generate_karnaugh_map()

# Visualize results
circuit$visualize_circuit()

# Export to Verilog
verilog_code <- circuit$export_to_verilog("my_circuit")
cat(verilog_code)

# Statistical analysis
stats <- analyze_boolean_function(circuit$truth_table)
print(stats)
```

### Perl Circuit Parser

```perl
use BooleanParser;

# Create parser
my $parser = BooleanParser->new("A*B+C");

# Parse expression
$parser->parse_expression();

# Generate truth table
my $table = $parser->generate_truth_table();

# Generate netlist
$parser->generate_netlist();

# Export to VHDL
my $vhdl = $parser->to_vhdl("my_circuit");
print $vhdl;

# Print summary
$parser->print_summary();
```

### Haskell Minimizer

```haskell
import BooleanMinimizer

-- Define expression
let xorGate = Or (And (Var 'A') (Not (Var 'B'))) 
                 (And (Not (Var 'A')) (Var 'B'))

-- Minimize expression
let minimized = minimize xorGate ['A', 'B']
putStrLn $ "Minimized: " ++ minimized

-- Calculate complexity
let metrics = calculateComplexity xorGate
print metrics

-- Generate truth table
let table = generateTruthTable xorGate ['A', 'B']
mapM_ print table
```

### Fortran High-Performance Simulation

```fortran
! Compile and run
! gfortran -O3 -o simulator circuit_simulator.f90
! ./simulator

! The simulator automatically runs benchmarks for:
! - XOR gate implementation
! - Full adder circuit
! - Performance metrics (throughput, latency)
```

### Spring Boot REST API

```bash
# Start the API server
java BooleanCircuitController

# API Endpoints:

# Analyze circuit
curl -X POST http://localhost:8080/api/circuit/analyze \
  -H "Content-Type: application/json" \
  -d '{"expression": "A*B+C"}'

# Evaluate expression
curl -X POST http://localhost:8080/api/circuit/evaluate \
  -H "Content-Type: application/json" \
  -d '{"expression": "A*B", "values": {"A": 1, "B": 1}}'

# Get supported gates
curl http://localhost:8080/api/circuit/gates

# Generate netlist
curl -X POST http://localhost:8080/api/circuit/netlist \
  -H "Content-Type: application/json" \
  -d '{"expression": "A*B+C"}'

# Health check
curl http://localhost:8080/api/circuit/health
```

## üî¨ Technical Details

### Boolean Algebra Operations

| Operator | Symbol | Description | Example |
|----------|--------|-------------|---------|
| AND | `*` | Logical conjunction | `A*B` |
| OR | `+` | Logical disjunction | `A+B` |
| NOT | `'` | Logical negation | `A'` |
| XOR | `‚äï` | Exclusive OR | `A‚äïB` |
| NAND | - | NOT AND (derived) | `(A*B)'` |
| NOR | - | NOT OR (derived) | `(A+B)'` |

### Truth Table Format

For expression `A*B + C`:

| A | B | C | Output |
|---|---|---|--------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

### Karnaugh Map Organization

**2-variable (2√ó2):**
```
     B'  B
A'  [ ] [ ]
A   [ ] [ ]
```

**3-variable (2√ó4):**
```
     B'C' B'C BC BC'
A'  [ ]  [ ] [ ] [ ]
A   [ ]  [ ] [ ] [ ]
```

**4-variable (4√ó4):**
```
      C'D' C'D CD CD'
A'B' [ ]  [ ] [ ] [ ]
A'B  [ ]  [ ] [ ] [ ]
AB   [ ]  [ ] [ ] [ ]
AB'  [ ]  [ ] [ ] [ ]
```

### Algorithm Implementations

#### Quine-McCluskey Minimization (Haskell)
- Prime implicant generation
- Essential prime implicant identification
- Optimal cover selection
- Time complexity: O(3^n) where n is number of variables

#### Circuit Evaluation (All Languages)
- Recursive expression parsing
- Operator precedence handling
- Variable substitution
- Time complexity: O(m) where m is expression length

#### Truth Table Generation
- Exhaustive enumeration: O(2^n) where n is number of variables
- Parallel evaluation support in Fortran
- Memory-efficient streaming in Perl

## üé® User Interface Design

### Analog Calculator Styling
- **Color Scheme**:
  - Calculator case: Grey (#4B5563, #6B7280)
  - Primary buttons: Light blue (#3B82F6) for simulation
  - Secondary buttons: Orange (#EA580C) for clear/delete
  - Display: Dark grey (#1F2937) with green LCD text (#4ADE80)

### Layout Components
1. **Expression Display**: Large LCD-style readout showing current expression
2. **Variable Keypad**: A-N buttons for variable input
3. **Operator Panel**: Logic operation buttons (AND, OR, NOT, XOR)
4. **Control Buttons**: Simulate, Clear, Export, Evaluate
5. **Results Area**: Dynamic truth table and K-map visualization

## üìä Performance Benchmarks

### Fortran Simulator
- **Small circuits** (< 10 gates): > 10M evaluations/second
- **Medium circuits** (10-100 gates): > 1M evaluations/second
- **Large circuits** (100-1000 gates): > 100K evaluations/second

### Expression Minimization
- **2 variables**: < 1ms
- **3 variables**: < 5ms
- **4 variables**: < 50ms
- **5+ variables**: Recommend dedicated minimization tools

## üîß Configuration

### Spring Boot Application Properties
```properties
server.port=8080
spring.application.name=Boolean Circuit Designer API
logging.level.root=INFO
```

### React Build Configuration
```json
{
  "scripts": {
    "start": "react-scripts start",
    "build": "react-scripts build",
    "test": "react-scripts test"
  }
}
```

## üß™ Testing

### Unit Tests (R)
```r
# Run tests
source("boolean_analysis.R")

# Test AND gate
circuit <- BooleanCircuit$new("A*B")
circuit$generate_truth_table()
stopifnot(sum(circuit$truth_table$Output) == 1)

# Test XOR gate
circuit <- BooleanCircuit$new("A*B' + A'*B")
circuit$generate_truth_table()
stopifnot(sum(circuit$truth_table$Output) == 2)
```

### Integration Tests (Spring Boot)
```bash
# Test API endpoints
curl http://localhost:8080/api/circuit/health
curl -X POST http://localhost:8080/api/circuit/analyze \
  -H "Content-Type: application/json" \
  -d '{"expression": "A*B"}'
```

## üìö Educational Applications

### Computer Architecture Courses
- Logic gate fundamentals
- Combinational circuit design
- Sequential circuit analysis
- FPGA prototyping preparation

### Digital Design Labs
- Truth table verification
- K-map simplification practice
- Circuit optimization exercises
- HDL code generation

### Research Applications
- Circuit complexity analysis
- Algorithm comparison studies
- Performance benchmarking
- Hardware synthesis optimization

## ü§ù Contributing

I welcome contributions! Please follow these guidelines:

1. Fork the repository
2. Create a feature branch: `git checkout -b feature-name`
3. Commit changes: `git commit -am 'Add new feature'`
4. Push to branch: `git push origin feature-name`
5. Submit a Pull Request

### Code Style
- **React/JavaScript**: ESLint with Airbnb config
- **Java**: Google Java Style Guide
- **R**: tidyverse style guide
- **Perl**: Perl Best Practices
- **Haskell**: HLint recommendations
- **Fortran**: Modern Fortran style

## üìÑ License

This project is licensed under the MIT License - see below for details:

```
MIT License

Copyright (c) 2024 Boolean Circuit Designer Team

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
```

---

**Star ‚≠ê this repository if you find it useful!**



---

**Built with ‚ù§Ô∏è for digital logic enthusiasts, educators, and FPGA developers**

**Keywords**: Boolean algebra, logic gates, circuit simulation, Karnaugh maps, digital design, FPGA, HDL, truth tables, circuit optimization, computer architecture
