$date
    Jul 12, 2023  12:30:33
$end
$version
    TOOL:	xmsim	20.09-s003
$end
$timescale
    1 ns
$end

$scope module ADC_tb $end
$var reg       1 !    clk $end
$var reg       1 "    start $end
$var reg       8 #    analog_input [7:0] $end
$var wire      8 $    digital_output [7:0] $end

$scope module dut $end
$var wire      1 %    clk  $end
$var wire      1 &    start  $end
$var wire      8 '    analog_input [7:0] $end
$var reg       8 (    digital_output [7:0] $end
$var reg       8 )    reg_value [7:0] $end
$var reg       3 *    bit_counter [2:0] $end
$var reg       1 +    conversion_done $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
b0 #
bx $
0%
0&
b0 '
bx (
bx )
bx *
x+
$end
#5
1!
1%
#10
1"
0!
0%
1&
#15
1!
1%
b0 )
b0 *
0+
#20
0"
b10010 #
0!
0%
b10010 '
0&
#25
1!
1%
b1 *
#30
0!
0%
#35
1!
1%
b10 )
b10 *
#40
0!
0%
#45
1!
1%
b11 *
#50
0!
0%
#55
1!
1%
b100 *
#60
0!
0%
#65
1!
1%
b10010 )
b101 *
#70
b10100101 #
0!
0%
b10100101 '
#75
1!
1%
b110010 )
b110 *
#80
0!
0%
#85
1!
1%
b111 *
#90
0!
0%
#95
1!
1%
b10110010 )
b110010 (
1+
b110010 $
#100
0!
0%
#105
1!
1%
#110
0!
0%
#115
1!
1%
#120
0!
0%
#125
1!
1%
#130
0!
0%
#135
1!
1%
#140
0!
0%
#145
1!
1%
#150
0!
0%
#155
1!
1%
#160
0!
0%
#165
1!
1%
#170
0!
0%
#175
1!
1%
#180
0!
0%
#185
1!
1%
#190
0!
0%
#195
1!
1%
#200
0!
0%
#205
1!
1%
#210
0!
0%
#215
1!
1%
#220
0!
0%
#225
1!
1%
#230
