strict digraph "" {
	node [label="\N"];
	"16:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f00518ffd50>",
		fillcolor=cadetblue,
		label="16:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f00518ffd50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"16:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f00518ffad0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0052de91d0>",
		fillcolor=cadetblue,
		label="18:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0052de91d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"17:IF" -> "18:BS"	[cond="['in']",
		label="(in[2] == 1)",
		lineno=17];
	"18:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0052de9c10>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:IF" -> "16:BS"	[cond="['in']",
		label="(in[1] == 1)",
		lineno=15];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0052de9d90>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "17:IF"	[cond="[]",
		lineno=None];
	"12:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0052de9dd0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0052dee0d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in', 'pos']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0052dee250>",
		fillcolor=springgreen,
		label="7:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"6:AL" -> "7:IF"	[cond="[]",
		lineno=None];
	"8:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0052dee290>",
		fillcolor=turquoise,
		label="8:BL
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0052dee2d0>]",
		style=filled,
		typ=Block];
	"8:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0052de9e10>",
		fillcolor=cadetblue,
		label="14:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0052de9e10>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:IF" -> "14:BS"	[cond="['in']",
		label="(in[0] == 1)",
		lineno=13];
	"14:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:IF" -> "12:BL"	[cond="['in']",
		label="!((in == 3'b111))",
		lineno=7];
	"7:IF" -> "8:BL"	[cond="['in']",
		label="(in == 3'b111)",
		lineno=7];
}
