{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712060163948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712060163948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 14:16:03 2024 " "Processing started: Tue Apr 02 14:16:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712060163948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060163948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LSTM -c LSTM_network " "Command: quartus_map --read_settings_files=on --write_settings_files=off LSTM -c LSTM_network" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060163948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712060164233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712060164233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytypes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mytypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myTypes " "Found design unit 1: myTypes" {  } { { "myTypes.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/myTypes.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lstm_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lstm_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSTM_test-test " "Found design unit 1: LSTM_test-test" {  } { { "LSTM_test.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_test.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSTM_test " "Found entity 1: LSTM_test" {  } { { "LSTM_test.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lstm_cell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lstm_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSTM_cell-rtl " "Found design unit 1: LSTM_cell-rtl" {  } { { "LSTM_cell.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSTM_cell " "Found entity 1: LSTM_cell" {  } { { "LSTM_cell.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nReg-rtl " "Found design unit 1: nReg-rtl" {  } { { "nReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/nReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""} { "Info" "ISGN_ENTITY_NAME" "1 nReg " "Found entity 1: nReg" {  } { { "nReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/nReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f2i_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f2i_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f2i_conv-arch " "Found design unit 1: f2i_conv-arch" {  } { { "f2i_conv.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/f2i_conv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""} { "Info" "ISGN_ENTITY_NAME" "1 f2i_conv " "Found entity 1: f2i_conv" {  } { { "f2i_conv.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/f2i_conv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/counter.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-SYN " "Found design unit 1: lut-SYN" {  } { { "LUT.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LUT.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LUT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpu-rtl " "Found design unit 1: fpu-rtl" {  } { { "fpu/fpu.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fpu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpu " "Found entity 1: fpu" {  } { { "fpu/fpu.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fpu/fp_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_lib " "Found design unit 1: fp_lib" {  } { { "fpu/fp_lib.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_lib.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_wire.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fpu/fp_wire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_wire " "Found design unit 1: fp_wire" {  } { { "fpu/fp_wire.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_wire.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_wire-body " "Found design unit 2: fp_wire-body" {  } { { "fpu/fp_wire.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_wire.vhd" 476 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_unit-behavior " "Found design unit 1: fp_unit-behavior" {  } { { "fpu/fp_unit.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_unit " "Found entity 1: fp_unit" {  } { { "fpu/fp_unit.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_sgnj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_sgnj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_sgnj-behavior " "Found design unit 1: fp_sgnj-behavior" {  } { { "fpu/fp_sgnj.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_sgnj.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_sgnj " "Found entity 1: fp_sgnj" {  } { { "fpu/fp_sgnj.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_sgnj.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_rnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_rnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_rnd-behavior " "Found design unit 1: fp_rnd-behavior" {  } { { "fpu/fp_rnd.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_rnd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_rnd " "Found entity 1: fp_rnd" {  } { { "fpu/fp_rnd.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_rnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_max-behavior " "Found design unit 1: fp_max-behavior" {  } { { "fpu/fp_max.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_max.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_max " "Found entity 1: fp_max" {  } { { "fpu/fp_max.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_max.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mac-behavior " "Found design unit 1: fp_mac-behavior" {  } { { "fpu/fp_mac.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_mac.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_mac " "Found entity 1: fp_mac" {  } { { "fpu/fp_mac.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_mac.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_func.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fpu/fp_func.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_func " "Found design unit 1: fp_func" {  } { { "fpu/fp_func.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_func.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_func-body " "Found design unit 2: fp_func-body" {  } { { "fpu/fp_func.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_func.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_fma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_fma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_fma-behavior " "Found design unit 1: fp_fma-behavior" {  } { { "fpu/fp_fma.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_fma " "Found entity 1: fp_fma" {  } { { "fpu/fp_fma.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_fdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_fdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_fdiv-behavior " "Found design unit 1: fp_fdiv-behavior" {  } { { "fpu/fp_fdiv.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fdiv.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_fdiv " "Found entity 1: fp_fdiv" {  } { { "fpu/fp_fdiv.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fdiv.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_ext-behavior " "Found design unit 1: fp_ext-behavior" {  } { { "fpu/fp_ext.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_ext.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_ext " "Found entity 1: fp_ext" {  } { { "fpu/fp_ext.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_ext.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_exe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_exe-behavior " "Found design unit 1: fp_exe-behavior" {  } { { "fpu/fp_exe.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_exe.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_exe " "Found entity 1: fp_exe" {  } { { "fpu/fp_exe.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_exe.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_cvt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_cvt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_cvt-behavior " "Found design unit 1: fp_cvt-behavior" {  } { { "fpu/fp_cvt.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_cvt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_cvt " "Found entity 1: fp_cvt" {  } { { "fpu/fp_cvt.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_cvt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/fp_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/fp_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_cmp-behavior " "Found design unit 1: fp_cmp-behavior" {  } { { "fpu/fp_cmp.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_cmp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_cmp " "Found entity 1: fp_cmp" {  } { { "fpu/fp_cmp.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_cmp.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_wire.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fpu/lzc_wire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_wire " "Found design unit 1: lzc_wire" {  } { { "fpu/lzc_wire.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_wire.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fpu/lzc_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_lib " "Found design unit 1: lzc_lib" {  } { { "fpu/lzc_lib.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_4-behavior " "Found design unit 1: lzc_4-behavior" {  } { { "fpu/lzc_4.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_4 " "Found entity 1: lzc_4" {  } { { "fpu/lzc_4.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_8-behavior " "Found design unit 1: lzc_8-behavior" {  } { { "fpu/lzc_8.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_8 " "Found entity 1: lzc_8" {  } { { "fpu/lzc_8.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_16-behavior " "Found design unit 1: lzc_16-behavior" {  } { { "fpu/lzc_16.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_16 " "Found entity 1: lzc_16" {  } { { "fpu/lzc_16.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_32-behavior " "Found design unit 1: lzc_32-behavior" {  } { { "fpu/lzc_32.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_32 " "Found entity 1: lzc_32" {  } { { "fpu/lzc_32.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_64-behavior " "Found design unit 1: lzc_64-behavior" {  } { { "fpu/lzc_64.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_64.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_64 " "Found entity 1: lzc_64" {  } { { "fpu/lzc_64.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu/lzc_128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpu/lzc_128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lzc_128-behavior " "Found design unit 1: lzc_128-behavior" {  } { { "fpu/lzc_128.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_128.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""} { "Info" "ISGN_ENTITY_NAME" "1 lzc_128 " "Found entity 1: lzc_128" {  } { { "fpu/lzc_128.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_128.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftReg-rtl " "Found design unit 1: shiftReg-rtl" {  } { { "shiftReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/shiftReg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftReg " "Found entity 1: shiftReg" {  } { { "shiftReg.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/shiftReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060171724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060171724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LSTM_cell " "Elaborating entity \"LSTM_cell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712060171913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt LSTM_cell.vhd(219) " "VHDL Process Statement warning at LSTM_cell.vhd(219): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LSTM_cell.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712060171929 "|LSTM_cell"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt LSTM_cell.vhd(368) " "VHDL Process Statement warning at LSTM_cell.vhd(368): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LSTM_cell.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712060171929 "|LSTM_cell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftReg shiftReg:l0 " "Elaborating entity \"shiftReg\" for hierarchy \"shiftReg:l0\"" {  } { { "LSTM_cell.vhd" "l0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060171929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c0 " "Elaborating entity \"counter\" for hierarchy \"counter:c0\"" {  } { { "LSTM_cell.vhd" "c0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060171960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:c0\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:c0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "LPM_COUNTER_component" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/counter.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:c0\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:c0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/counter.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:c0\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:c0\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172085 ""}  } { { "counter.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/counter.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712060172085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gaj " "Found entity 1: cntr_gaj" {  } { { "db/cntr_gaj.tdf" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/db/cntr_gaj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060172147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060172147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gaj counter:c0\|lpm_counter:LPM_COUNTER_component\|cntr_gaj:auto_generated " "Elaborating entity \"cntr_gaj\" for hierarchy \"counter:c0\|lpm_counter:LPM_COUNTER_component\|cntr_gaj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu fpu:u0 " "Elaborating entity \"fpu\" for hierarchy \"fpu:u0\"" {  } { { "LSTM_cell.vhd" "u0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_unit fpu:u0\|fp_unit:u0 " "Elaborating entity \"fp_unit\" for hierarchy \"fpu:u0\|fp_unit:u0\"" {  } { { "fpu/fpu.vhd" "u0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fpu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_32 fpu:u0\|fp_unit:u0\|lzc_32:lzc1_32_comp " "Elaborating entity \"lzc_32\" for hierarchy \"fpu:u0\|fp_unit:u0\|lzc_32:lzc1_32_comp\"" {  } { { "fpu/fp_unit.vhd" "lzc1_32_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_16 fpu:u0\|fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0 " "Elaborating entity \"lzc_16\" for hierarchy \"fpu:u0\|fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\"" {  } { { "fpu/lzc_32.vhd" "lzc_16_comp_0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_32.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_8 fpu:u0\|fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\|lzc_8:lzc_8_comp_0 " "Elaborating entity \"lzc_8\" for hierarchy \"fpu:u0\|fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\|lzc_8:lzc_8_comp_0\"" {  } { { "fpu/lzc_16.vhd" "lzc_8_comp_0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_16.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_4 fpu:u0\|fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\|lzc_8:lzc_8_comp_0\|lzc_4:lzc_4_comp_0 " "Elaborating entity \"lzc_4\" for hierarchy \"fpu:u0\|fp_unit:u0\|lzc_32:lzc1_32_comp\|lzc_16:lzc_16_comp_0\|lzc_8:lzc_8_comp_0\|lzc_4:lzc_4_comp_0\"" {  } { { "fpu/lzc_8.vhd" "lzc_4_comp_0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_8.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_128 fpu:u0\|fp_unit:u0\|lzc_128:lzc_128_comp " "Elaborating entity \"lzc_128\" for hierarchy \"fpu:u0\|fp_unit:u0\|lzc_128:lzc_128_comp\"" {  } { { "fpu/fp_unit.vhd" "lzc_128_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lzc_64 fpu:u0\|fp_unit:u0\|lzc_128:lzc_128_comp\|lzc_64:lzc_64_comp_0 " "Elaborating entity \"lzc_64\" for hierarchy \"fpu:u0\|fp_unit:u0\|lzc_128:lzc_128_comp\|lzc_64:lzc_64_comp_0\"" {  } { { "fpu/lzc_128.vhd" "lzc_64_comp_0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/lzc_128.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_ext fpu:u0\|fp_unit:u0\|fp_ext:fp_ext1_comp " "Elaborating entity \"fp_ext\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_ext:fp_ext1_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_ext1_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_cmp fpu:u0\|fp_unit:u0\|fp_cmp:fp_cmp_comp " "Elaborating entity \"fp_cmp\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_cmp:fp_cmp_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_cmp_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_rnd fpu:u0\|fp_unit:u0\|fp_rnd:fp_rnd_comp " "Elaborating entity \"fp_rnd\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_rnd:fp_rnd_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_rnd_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_cvt fpu:u0\|fp_unit:u0\|fp_cvt:fp_cvt_comp " "Elaborating entity \"fp_cvt\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_cvt:fp_cvt_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_cvt_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_sgnj fpu:u0\|fp_unit:u0\|fp_sgnj:fp_sgnj_comp " "Elaborating entity \"fp_sgnj\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_sgnj:fp_sgnj_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_sgnj_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_max fpu:u0\|fp_unit:u0\|fp_max:fp_max_comp " "Elaborating entity \"fp_max\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_max:fp_max_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_max_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_fma fpu:u0\|fp_unit:u0\|fp_fma:fp_fma_comp " "Elaborating entity \"fp_fma\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_fma:fp_fma_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_fma_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mac fpu:u0\|fp_unit:u0\|fp_mac:fp_mac_comp " "Elaborating entity \"fp_mac\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_mac:fp_mac_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_mac_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_fdiv fpu:u0\|fp_unit:u0\|fp_fdiv:fp_fdiv_comp " "Elaborating entity \"fp_fdiv\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_fdiv:fp_fdiv_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_fdiv_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_exe fpu:u0\|fp_unit:u0\|fp_exe:fp_exe_comp " "Elaborating entity \"fp_exe\" for hierarchy \"fpu:u0\|fp_unit:u0\|fp_exe:fp_exe_comp\"" {  } { { "fpu/fp_unit.vhd" "fp_exe_comp" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_unit.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nReg nReg:r0 " "Elaborating entity \"nReg\" for hierarchy \"nReg:r0\"" {  } { { "LSTM_cell.vhd" "r0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2i_conv f2i_conv:u1 " "Elaborating entity \"f2i_conv\" for hierarchy \"f2i_conv:u1\"" {  } { { "LSTM_cell.vhd" "u1" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT LUT:LUT0 " "Elaborating entity \"LUT\" for hierarchy \"LUT:LUT0\"" {  } { { "LSTM_cell.vhd" "LUT0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LUT:LUT0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LUT:LUT0\|altsyncram:altsyncram_component\"" {  } { { "LUT.vhd" "altsyncram_component" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LUT.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LUT:LUT0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LUT:LUT0\|altsyncram:altsyncram_component\"" {  } { { "LUT.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LUT.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LUT:LUT0\|altsyncram:altsyncram_component " "Instantiated megafunction \"LUT:LUT0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM_init/sigm_values.mif " "Parameter \"init_file\" = \"./ROM_init/sigm_values.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172683 ""}  } { { "LUT.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LUT.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712060172683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5u3 " "Found entity 1: altsyncram_b5u3" {  } { { "db/altsyncram_b5u3.tdf" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/db/altsyncram_b5u3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060172729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060172729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5u3 LUT:LUT0\|altsyncram:altsyncram_component\|altsyncram_b5u3:auto_generated " "Elaborating entity \"altsyncram_b5u3\" for hierarchy \"LUT:LUT0\|altsyncram:altsyncram_component\|altsyncram_b5u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT LUT:LUT1 " "Elaborating entity \"LUT\" for hierarchy \"LUT:LUT1\"" {  } { { "LSTM_cell.vhd" "LUT1" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LSTM_cell.vhd" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LUT:LUT1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LUT:LUT1\|altsyncram:altsyncram_component\"" {  } { { "LUT.vhd" "altsyncram_component" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LUT.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LUT:LUT1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LUT:LUT1\|altsyncram:altsyncram_component\"" {  } { { "LUT.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LUT.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LUT:LUT1\|altsyncram:altsyncram_component " "Instantiated megafunction \"LUT:LUT1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM_init/tanh_values.mif " "Parameter \"init_file\" = \"./ROM_init/tanh_values.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060172808 ""}  } { { "LUT.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/LUT.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712060172808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_65u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_65u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_65u3 " "Found entity 1: altsyncram_65u3" {  } { { "db/altsyncram_65u3.tdf" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/db/altsyncram_65u3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060172840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060172840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_65u3 LUT:LUT1\|altsyncram:altsyncram_component\|altsyncram_65u3:auto_generated " "Elaborating entity \"altsyncram_65u3\" for hierarchy \"LUT:LUT1\|altsyncram:altsyncram_component\|altsyncram_65u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060172840 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fpu:u0\|fp_unit:u0\|fp_fma:fp_fma_comp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpu:u0\|fp_unit:u0\|fp_fma:fp_fma_comp\|Mult0\"" {  } { { "fpu/fp_fma.vhd" "Mult0" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712060177886 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712060177886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpu:u0\|fp_unit:u0\|fp_fma:fp_fma_comp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpu:u0\|fp_unit:u0\|fp_fma:fp_fma_comp\|lpm_mult:Mult0\"" {  } { { "fpu/fp_fma.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060177965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpu:u0\|fp_unit:u0\|fp_fma:fp_fma_comp\|lpm_mult:Mult0 " "Instantiated megafunction \"fpu:u0\|fp_unit:u0\|fp_fma:fp_fma_comp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060177965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060177965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060177965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060177965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060177965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060177965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060177965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060177965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712060177965 ""}  } { { "fpu/fp_fma.vhd" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/fpu/fp_fma.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712060177965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4dt " "Found entity 1: mult_4dt" {  } { { "db/mult_4dt.tdf" "" { Text "C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/LSTM/VHDL/db/mult_4dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712060178013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060178013 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 4 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 4 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1712060178406 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1712060178406 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1712060178406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712060181607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712060185197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712060185684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712060185684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4597 " "Implemented 4597 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712060186088 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712060186088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4457 " "Implemented 4457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712060186088 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712060186088 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712060186088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712060186088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712060186117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 14:16:26 2024 " "Processing ended: Tue Apr 02 14:16:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712060186117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712060186117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712060186117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712060186117 ""}
