

================================================================
== Vitis HLS Report for 'v_hcresampler_core'
================================================================
* Date:           Fri Mar  1 09:43:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  5.253 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        2|  1073971194|  13.468 ns|  7.232 sec|    2|  1073971194|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_2049_1  |        0|  1073971192|  8 ~ 32776|          -|          -|  0 ~ 32767|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y_2 = alloca i32 1"   --->   Operation 7 'alloca' 'y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inpix_0_0_0_0_0_load585_lcssa609_i = alloca i32 1"   --->   Operation 8 'alloca' 'inpix_0_0_0_0_0_load585_lcssa609_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inpix_0_1_0_0_0_load587_lcssa612_i = alloca i32 1"   --->   Operation 9 'alloca' 'inpix_0_1_0_0_0_load587_lcssa612_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inpix_0_2_0_0_0_load589_lcssa615_i = alloca i32 1"   --->   Operation 10 'alloca' 'inpix_0_2_0_0_0_load589_lcssa615_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0450591_lcssa618_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0_0_0450591_lcssa618_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593_lcssa621_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_1_0_0_0593_lcssa621_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595_lcssa624_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_2_0_0_0595_lcssa624_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_lcssa627_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_lcssa627_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_lcssa597632_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_lcssa597632_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa599638_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa599638_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lcssa600641_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_lcssa600641_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593602_lcssa644_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_1_0_0_0593602_lcssa644_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595605_lcssa647_i = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_2_0_0_0595605_lcssa647_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixbuf_y = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 20 'alloca' 'pixbuf_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_1 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 21 'alloca' 'pixbuf_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_2 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 22 'alloca' 'pixbuf_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_3 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 23 'alloca' 'pixbuf_y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixbuf_y_4 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 24 'alloca' 'pixbuf_y_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.45ns)   --->   "%p_read13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 25 'read' 'p_read13' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593601_i_loc = alloca i64 1"   --->   Operation 26 'alloca' 'p_0_1_0_0_0593601_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595604_i_loc = alloca i64 1"   --->   Operation 27 'alloca' 'p_0_2_0_0_0595604_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pixbuf_y_9_loc = alloca i64 1"   --->   Operation 28 'alloca' 'pixbuf_y_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.45ns)   --->   "%width_val12_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val12"   --->   Operation 29 'read' 'width_val12_read' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_val12_c22, i16 %width_val12_read"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (2.45ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val7"   --->   Operation 31 'read' 'loopHeight' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (2.45ns)   --->   "%write_ln2016 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_val7_c19, i16 %loopHeight" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2016->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 32 'write' 'write_ln2016' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %y_2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.15>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val12_c22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val7_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%select_ln2047 = select i1 %p_read13, i2 0, i2 2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 40 'select' 'select_ln2047' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln2047_1 = select i1 %p_read13, i16 0, i16 2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 41 'select' 'select_ln2047_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.07ns) (out node of the LUT)   --->   "%loopWidth = add i16 %width_val12_read, i16 %select_ln2047_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 42 'add' 'loopWidth' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "%not_bPassThru_i = xor i1 %p_read13, i1 1"   --->   Operation 43 'xor' 'not_bPassThru_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.07ns)   --->   "%cmp36580_i = icmp_sgt  i16 %loopWidth, i16 0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 44 'icmp' 'cmp36580_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln2049 = br void %VITIS_LOOP_2052_2.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 45 'br' 'br_ln2049' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%y_2_load = load i15 %y_2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 46 'load' 'y_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln2049 = zext i15 %y_2_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 47 'zext' 'zext_ln2049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.07ns)   --->   "%icmp_ln2049 = icmp_slt  i16 %zext_ln2049, i16 %loopHeight" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 48 'icmp' 'icmp_ln2049' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.94ns)   --->   "%add_ln2049 = add i15 %y_2_load, i15 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 50 'add' 'add_ln2049' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln2049 = br i1 %icmp_ln2049, void %v_hcresampler_core.exit, void %VITIS_LOOP_2052_2.split.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 51 'br' 'br_ln2049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%pixbuf_y_1_load = load i8 %pixbuf_y_1"   --->   Operation 52 'load' 'pixbuf_y_1_load' <Predicate = (icmp_ln2049)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%pixbuf_y_2_load = load i8 %pixbuf_y_2"   --->   Operation 53 'load' 'pixbuf_y_2_load' <Predicate = (icmp_ln2049)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%pixbuf_y_3_load = load i8 %pixbuf_y_3"   --->   Operation 54 'load' 'pixbuf_y_3_load' <Predicate = (icmp_ln2049)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty' <Predicate = (icmp_ln2049)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln2049 = store i15 %add_ln2049, i15 %y_2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 56 'store' 'store_ln2049' <Predicate = (icmp_ln2049)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln378 = ret" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 57 'ret' 'ret_ln378' <Predicate = (!icmp_ln2049)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0450591_lcssa618_i_load = load i8 %p_0_0_0_0_0450591_lcssa618_i"   --->   Operation 58 'load' 'p_0_0_0_0_0450591_lcssa618_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593_lcssa621_i_load = load i8 %p_0_1_0_0_0593_lcssa621_i"   --->   Operation 59 'load' 'p_0_1_0_0_0593_lcssa621_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595_lcssa624_i_load = load i8 %p_0_2_0_0_0595_lcssa624_i"   --->   Operation 60 'load' 'p_0_2_0_0_0595_lcssa624_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593602_lcssa644_i_load = load i8 %p_0_1_0_0_0593602_lcssa644_i"   --->   Operation 61 'load' 'p_0_1_0_0_0593602_lcssa644_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595605_lcssa647_i_load = load i8 %p_0_2_0_0_0595605_lcssa647_i"   --->   Operation 62 'load' 'p_0_2_0_0_0595605_lcssa647_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%pixbuf_y_4_load = load i8 %pixbuf_y_4"   --->   Operation 63 'load' 'pixbuf_y_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.66ns)   --->   "%call_ln2047 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, i8 %pixbuf_y_4_load, i8 %pixbuf_y_3_load, i8 %pixbuf_y_2_load, i8 %pixbuf_y_1_load, i8 %p_0_2_0_0_0595605_lcssa647_i_load, i8 %p_0_1_0_0_0593602_lcssa644_i_load, i8 %p_0_2_0_0_0595_lcssa624_i_load, i8 %p_0_1_0_0_0593_lcssa621_i_load, i8 %p_0_0_0_0_0450591_lcssa618_i_load, i16 %loopWidth, i1 %p_read13, i24 %stream_out_hresampled, i1 %not_bPassThru_i, i2 %select_ln2047, i16 %width_val12_read, i24 %ovrlayYUV, i8 %pixbuf_y_9_loc, i8 %pixbuf_y_3, i8 %pixbuf_y_2, i8 %pixbuf_y_1, i8 %pixbuf_y, i8 %p_0_2_0_0_0595604_i_loc, i8 %p_0_1_0_0_0593601_i_loc, i8 %p_lcssa600641_i, i8 %p_lcssa599638_i, i8 %p_lcssa597632_i, i8 %p_lcssa627_i, i8 %inpix_0_2_0_0_0_load589_lcssa615_i, i8 %inpix_0_1_0_0_0_load587_lcssa612_i, i8 %inpix_0_0_0_0_0_load585_lcssa609_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 64 'call' 'call_ln2047' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln2047 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, i8 %pixbuf_y_4_load, i8 %pixbuf_y_3_load, i8 %pixbuf_y_2_load, i8 %pixbuf_y_1_load, i8 %p_0_2_0_0_0595605_lcssa647_i_load, i8 %p_0_1_0_0_0593602_lcssa644_i_load, i8 %p_0_2_0_0_0595_lcssa624_i_load, i8 %p_0_1_0_0_0593_lcssa621_i_load, i8 %p_0_0_0_0_0450591_lcssa618_i_load, i16 %loopWidth, i1 %p_read13, i24 %stream_out_hresampled, i1 %not_bPassThru_i, i2 %select_ln2047, i16 %width_val12_read, i24 %ovrlayYUV, i8 %pixbuf_y_9_loc, i8 %pixbuf_y_3, i8 %pixbuf_y_2, i8 %pixbuf_y_1, i8 %pixbuf_y, i8 %p_0_2_0_0_0595604_i_loc, i8 %p_0_1_0_0_0593601_i_loc, i8 %p_lcssa600641_i, i8 %p_lcssa599638_i, i8 %p_lcssa597632_i, i8 %p_lcssa627_i, i8 %inpix_0_2_0_0_0_load589_lcssa615_i, i8 %inpix_0_1_0_0_0_load587_lcssa612_i, i8 %inpix_0_0_0_0_0_load585_lcssa609_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 65 'call' 'call_ln2047' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln2049 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 66 'specloopname' 'specloopname_ln2049' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%pixbuf_y_9_loc_load = load i8 %pixbuf_y_9_loc"   --->   Operation 67 'load' 'pixbuf_y_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595604_i_loc_load = load i8 %p_0_2_0_0_0595604_i_loc"   --->   Operation 68 'load' 'p_0_2_0_0_0595604_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593601_i_loc_load = load i8 %p_0_1_0_0_0593601_i_loc"   --->   Operation 69 'load' 'p_0_1_0_0_0593601_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.24ns)   --->   "%select_ln2028 = select i1 %cmp36580_i, i8 %p_0_2_0_0_0595604_i_loc_load, i8 %p_0_2_0_0_0595_lcssa624_i_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 70 'select' 'select_ln2028' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.24ns)   --->   "%select_ln2028_1 = select i1 %cmp36580_i, i8 %p_0_1_0_0_0593601_i_loc_load, i8 %p_0_1_0_0_0593_lcssa621_i_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 71 'select' 'select_ln2028_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.24ns)   --->   "%select_ln2028_2 = select i1 %cmp36580_i, i8 %pixbuf_y_9_loc_load, i8 %p_0_0_0_0_0450591_lcssa618_i_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 72 'select' 'select_ln2028_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_9_loc_load, i8 %pixbuf_y_4" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 73 'store' 'store_ln2028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_2_0_0_0595604_i_loc_load, i8 %p_0_2_0_0_0595605_lcssa647_i"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_0593601_i_loc_load, i8 %p_0_1_0_0_0593602_lcssa644_i"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln2028 = store i8 %select_ln2028, i8 %p_0_2_0_0_0595_lcssa624_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 76 'store' 'store_ln2028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln2028 = store i8 %select_ln2028_1, i8 %p_0_1_0_0_0593_lcssa621_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 77 'store' 'store_ln2028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln2028 = store i8 %select_ln2028_2, i8 %p_0_0_0_0_0450591_lcssa618_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 78 'store' 'store_ln2028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln2049 = br void %VITIS_LOOP_2052_2.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 79 'br' 'br_ln2049' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.734ns, clock uncertainty: 1.818ns.

 <State 1>: 4.916ns
The critical path consists of the following:
	fifo read operation ('width_val12_read') on port 'width_val12' [31]  (2.458 ns)
	fifo write operation ('write_ln0') on port 'width_val12_c22' [33]  (2.458 ns)

 <State 2>: 4.154ns
The critical path consists of the following:
	'select' operation 16 bit ('select_ln2047_1', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378) [41]  (0.000 ns)
	'add' operation 16 bit ('loopWidth', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378) [42]  (2.077 ns)
	'icmp' operation 1 bit ('cmp36580_i', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378) [44]  (2.077 ns)

 <State 3>: 3.665ns
The critical path consists of the following:
	'load' operation 15 bit ('y_2_load', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378) on local variable 'y_2' [48]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln2049', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378) [50]  (2.077 ns)
	'store' operation 0 bit ('store_ln2049', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378) of variable 'add_ln2049', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378 on local variable 'y_2' [79]  (1.588 ns)

 <State 4>: 3.665ns
The critical path consists of the following:
	'load' operation 8 bit ('p_0_0_0_0_0450591_lcssa618_i_load') on local variable 'p_0_0_0_0_0450591_lcssa618_i' [55]  (0.000 ns)
	'call' operation 0 bit ('call_ln2047', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378) to 'v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2' [66]  (3.665 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.248ns
The critical path consists of the following:
	'load' operation 8 bit ('p_0_2_0_0_0595604_i_loc_load') on local variable 'p_0_2_0_0_0595604_i_loc' [68]  (0.000 ns)
	'select' operation 8 bit ('select_ln2028', C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378) [70]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
