/*
 * Samsung DECON_TV driver
 *
 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
 *
 * Tomasz Stanislawski, <t.stanislaws@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published
 * by the Free Software Foundiation. either version 2 of the License,
 * or (at your option) any later version
 */

#include "decon_tv.h"
#include "regs-decon_tv.h"

#include <linux/fb.h>
#include <plat/cpu.h>
#include <linux/delay.h>
#include <linux/ratelimit.h>
#include <linux/debugfs.h>
#include <linux/seq_file.h>

/* Register access subroutines */

static inline u32 dex_read(struct dex_device *dex, u32 reg_id)
{
	return readl(dex->res.dex_regs + reg_id);
}

static inline void dex_write(struct dex_device *dex, u32 reg_id, u32 val)
{
	writel(val, dex->res.dex_regs + reg_id);
}

static inline void dex_write_mask(struct dex_device *dex, u32 reg_id,
	u32 val, u32 mask)
{
	u32 old = dex_read(dex, reg_id);

	val = (val & mask) | (old & ~mask);
	writel(val, dex->res.dex_regs + reg_id);
}

void dex_shadow_protect(struct dex_device *dex, int idx, int en)
{
	if (en)
		dex_write_mask(dex, SHADOWCON, ~0, SHADOWCON_WINx_PROTECT(idx));
	else
		dex_write_mask(dex, SHADOWCON, 0, SHADOWCON_WINx_PROTECT(idx));
}

void dex_reg_sw_reset(struct dex_device *dex)
{
	dex_write_mask(dex, VIDCON0, 0, VIDCON0_SWRESET);
	dex_write_mask(dex, VIDCON0, ~0, VIDCON0_SWRESET);
}

int dex_get_status(struct dex_device *dex)
{
	u32 val;
	val = dex_read(dex, VIDCON0);
	val &= VIDCON0_DECON_STOP_STATUS;

	return val;
}

void dex_tv_update(struct dex_device *dex)
{
	dex_write_mask(dex, DECON_UPDATE, ~0, DECON_UPDATE_STANDALONE_F);
}

void dex_set_background(struct dex_device *dex)
{
	int i = 0;
	u32 vidosd_b = 0;
	dex_dbg("only background is outputted\n");

	dex_write(dex, WINCON(i), 0x1);
	dex_write(dex, WINCON(1), 0);
	dex_write(dex, WINCON(2), 0);
	dex_write(dex, WINCON(3), 0);
	dex_write(dex, WINCON(4), 0);
	dex_write(dex, WINxMAP(i), 0x1ff8000);
	vidosd_b = VIDOSDxB_BOTRIGHT_X(dex->porch->xres - 1);
	vidosd_b |= VIDOSDxB_BOTRIGHT_Y(dex->porch->yres - 1);
	dex_write(dex, VIDOSD_B(i), vidosd_b);

	dex_tv_update(dex);
}

void dex_reg_reset(struct dex_device *dex)
{
	u32 val;
	unsigned long flags;

	spin_lock_irqsave(&dex->reg_slock, flags);

	/* s/w reset */
	dex_write_mask(dex, VIDCON0, ~0, VIDCON0_SWRESET);

	/* pixel clock from decon-tv to hdmi link */
	if (dex->ip_ver == IP_VER_TV_5HP) {
		dex_write_mask(dex, VIDCON0, ~0, VIDCON0_CLKVALUP);
		dex_write_mask(dex, VIDCON0, ~0, VIDCON0_VLCKFREE);
	}

	/* clock gating : pass */
	val = DECON_CMU_CLKGATE_MODE_SFR_F |
	      DECON_CMU_CLKGATE_MODE_MEM_F;
	dex_write_mask(dex, DECON_CMU, val, DECON_CMU_CLKGATE_MASK);

	/* blending mode : specifies the width of alpha value */
	dex_write_mask(dex, BLENDCON, ~0, BLENDCON_NEW_8BIT_ALPHA_VALUE);

	/* set output on for HDMI */
	dex_write_mask(dex, VIDOUTCON0, ~0, VIDOUTCON0_LCD_F);

	/* enable interrupts */
	val = dex_read(dex, VIDINTCON0);
	val |= VIDINTCON0_INTEXTRAEN;
	val |= VIDINTCON0_INT_ENABLE;
	val |= VIDINTCON0_INT_FRAME;
	val |= VIDINTCON0_FRAMESEL0_VSYNC;
	val |= VIDINTCON0_FIFOLEVEL_EMPTY;
	val |= VIDINTCON0_INT_FIFO;
	val |= VIDINTCON0_FIFOSEL_MAIN_EN;
	dex_write_mask(dex, VIDINTCON0, val, VIDINTCON0_INT_MASK);

	/* specifies the VCLK hold scheme at underr-run */
	if (dex->ip_ver == IP_VER_TV_5H)
		dex_write_mask(dex, VIDCON1, VIDCON1_VCLK_HOLD, VIDCON1_VCLK_MASK);
	else if (dex->ip_ver == IP_VER_TV_5HP)
		dex_write_mask(dex, VIDCON1, VIDCON1_VCLK_RUN, VIDCON1_VCLK_MASK);

	/* enable CRC, CRCCLK */
	val = dex_read(dex, CRCCTRL);
	val |= CRCCTRL_CRCEN;
	val |= CRCCTRL_CRCSTART_F;
	val |= CRCCTRL_CRCCLKEN;
	dex_write_mask(dex, CRCCTRL, val, CRCCTRL_MASK);

	val = TRIGCON_TRIGEN_PER_I80_RGB_F;
	val |= TRIGCON_TRIGEN_I80_RGB_F;
	val |= TRIGCON_HWTRIGMASK_I80_RGB;
	val |= TRIGCON_HWTRIGEN_I80_RGB;
	dex_write_mask(dex, TRIGCON, val, TRIGCON_MASK);

	spin_unlock_irqrestore(&dex->reg_slock, flags);
}

void dex_reg_init_wb(struct dex_device *dex)
{
	dex_write_mask(dex, VIDOUTCON0, ~0, VIDOUTCON0_WB_F);
	dex_write_mask(dex, VIDOUTCON0, 0, VIDOUTCON0_LCD_F);
	dex_write_mask(dex, VIDOUTCON0, ~0, VIDOUTCON0_I80IF_F);
	dex_write_mask(dex, TRIGCON, 0, TRIGCON_TE_AUTO_MASK);
	dex_write_mask(dex, DECON_UPDATE_SCHEME, ~0, DECON_UPDATE_SCHEME_EN);
}

int dex_wait_update(struct dex_device *dex)
{
	u32 cnt = (loops_per_jiffy * HZ) / MSEC_PER_SEC;

	do {
		if (!(dex_read(dex, DECON_UPDATE) & 0x1))
			return 0;

		usleep_range(10, 20);
	} while (--cnt);

	return -EBUSY;
}

void dex_update_regs(struct dex_device *dex, struct dex_reg_data *regs)
{
	unsigned short i;
	unsigned long flags;

	spin_lock_irqsave(&dex->reg_slock, flags);

	for (i = 1; i < DEX_MAX_WINDOWS; i++)
		if (!dex->windows[i]->local)
			dex_shadow_protect(dex, i, DEX_ENABLE);

	for (i = 1; i < DEX_MAX_WINDOWS; i++) {
		if (!dex->windows[i]->local) {
			dex_write(dex, WINCON(i), regs->wincon[i]);
			dex_write(dex, VIDOSD_A(i), regs->vidosd_a[i]);
			dex_write(dex, VIDOSD_B(i), regs->vidosd_b[i]);
			dex_write(dex, VIDOSD_C(i), regs->vidosd_c[i]);
			dex_write(dex, VIDOSD_D(i), regs->vidosd_d[i]);
			dex_write(dex, VIDW_BUF_START(i), regs->buf_start[i]);
			dex_write(dex, VIDW_BUF_END(i), regs->buf_end[i]);
			dex_write(dex, VIDW_BUF_SIZE(i), regs->buf_size[i]);
			dex_write(dex, BLENDEQ(i - 1), regs->blendeq[i - 1]);
			dex->windows[i]->dma_buf_data =
				regs->dma_buf_data[i];
		}
	}

	for (i = 1; i < DEX_MAX_WINDOWS; i++)
		if (!dex->windows[i]->local)
			dex_shadow_protect(dex, i, DEX_DISABLE);

	dex_tv_update(dex);

	spin_unlock_irqrestore(&dex->reg_slock, flags);
}

int dex_reg_compare(struct dex_device *dex, int i, dma_addr_t addr)
{
	u32 val = dex_read(dex, SHD_VIDW_BUF_START(i));

	if (val != addr)
		return -EINVAL;
	else
		return 0;
}

irqreturn_t dex_irq_handler(int irq, void *dev_data)
{
	struct dex_device *dex = dev_data;
	ktime_t timestamp = ktime_get();
	u32 val;

	spin_lock(&dex->reg_slock);

	val = dex_read(dex, VIDINTCON1);
	if (val & VIDINTCON1_INT_FRAME) {
		/* VSYNC interrupt, accept it */
		dex_write_mask(dex, VIDINTCON1, ~0, VIDINTCON1_INT_FRAME);
		dex->vsync_timestamp = timestamp;
		wake_up_interruptible_all(&dex->vsync_wait);
	}
	if (val & VIDINTCON1_INT_FIFO) {
		printk_ratelimited("DECONTV FIFO underrun\n");
		dex_write_mask(dex, VIDINTCON1, ~0, VIDINTCON1_INT_FIFO);
	}
	if (val & VIDINTCON1_INT_I80) {
		dex_write_mask(dex, VIDINTCON1, ~0, VIDINTCON1_INT_I80);
#ifdef CONFIG_MACH_UNIVERSAL5430
		dex->vsync_timestamp = timestamp;
		wake_up_interruptible_all(&dex->vsync_wait);
#endif
	}

	spin_unlock(&dex->reg_slock);
	return IRQ_HANDLED;
}

void dex_reg_local_on(struct dex_device *dex, int idx)
{
	dex_write_mask(dex, WINCON(idx), ~0, WINCONx_ENLOCAL_F);
}

void dex_reg_local_off(struct dex_device *dex, int idx)
{
	dex_write_mask(dex, WINCON(idx), 0, WINCONx_ENLOCAL_F);
}

void dex_reg_streamon(struct dex_device *dex)
{
	dex_write_mask(dex, VIDCON0, ~0, VIDCON0_ENVID_F);
	dex_write_mask(dex, VIDCON0, ~0, VIDCON0_ENVID);
}

void dex_reg_streamoff(struct dex_device *dex)
{
	dex_write_mask(dex, VIDCON0, 0, VIDCON0_ENVID_F);
	dex_write_mask(dex, VIDCON0, 0, VIDCON0_ENVID);
}

int dex_reg_wait4update(struct dex_device *dex)
{
	ktime_t timestamp = dex->vsync_timestamp;
	int ret;

	ret = wait_event_interruptible_timeout(dex->vsync_wait,
		!ktime_equal(timestamp, dex->vsync_timestamp),
		msecs_to_jiffies(100));

	if (ret > 0)
		return 0;

	if (ret < 0)
		return ret;

	dex_warn("no vsync detected - timeout\n");
	return -ETIME;
}

void dex_reg_porch(struct dex_device *dex)
{
	u32 val;

	if (dex->ip_ver == IP_VER_TV_5H) {
		val = VIDTCON0_VBPD(dex->porch->vbp - 1)
			| VIDTCON0_VFPD(dex->porch->vfp - 1)
			| VIDTCON0_VSPW(dex->porch->vsa - 1);
		dex_write(dex, VIDTCON0, val);

		val = VIDTCON1_HBPD(dex->porch->hbp - 1)
			| VIDTCON1_HFPD(dex->porch->hfp - 1)
			| VIDTCON1_HSPW(dex->porch->hsa - 1);
		dex_write(dex, VIDTCON1, val);
	} else if (dex->ip_ver == IP_VER_TV_5HP) {
		val = VIDTCON00_VBPD(dex->porch->vbp - 1)
			| VIDTCON00_VFPD(dex->porch->vfp - 1);
		dex_write(dex, VIDTCON00, val);
		val =  VIDTCON01_VSPW(dex->porch->vsa - 1);
		dex_write(dex, VIDTCON01, val);

		val = VIDTCON10_HBPD(dex->porch->hbp - 1)
			| VIDTCON10_HFPD(dex->porch->hfp - 1);
		dex_write(dex, VIDTCON10, val);
		val = VIDTCON11_HSPW(dex->porch->hsa - 1);
		dex_write(dex, VIDTCON11, val);
	}

	val = VIDTCON2_LINEVAL(dex->porch->yres - 1)
		| VIDTCON2_HOZVAL(dex->porch->xres - 1);
	dex_write(dex, VIDTCON2, val);

	if (dex->porch->vmode == V4L2_FIELD_INTERLACED)
		val = VIDOUTCON0_INTERLACE_EN_F;
	else
		val = VIDOUTCON0_PROGRESSIVE_EN_F;
	dex_write_mask(dex, VIDOUTCON0, val, VIDOUTCON0_MODE_MASK);
}

void dex_reg_set_lineval(struct dex_device *dex)
{
	u32 val = VIDTCON2_LINEVAL(dex->porch->yres - 1)
		| VIDTCON2_HOZVAL(dex->porch->xres - 1);
	dex_write(dex, VIDTCON2, val);
}

void dex_reg_wb_swtrigger(struct dex_device *dex)
{
	dex_write_mask(dex, TRIGCON, ~0, TRIGCON_WB_SWTRIGCMD);
}

static int dex_debugfs_show(struct seq_file *s, void *unused)
{
	struct dex_device *dex = s->private;

	mutex_lock(&dex->s_mutex);

	if (!dex->n_streamer) {
		seq_printf(s, "Not streaming\n");
		mutex_unlock(&dex->s_mutex);
		return 0;
	}

#define DUMPREG(reg_id) \
do { \
	seq_printf(s, "%-17s %08x\n", #reg_id, \
		(u32)readl(dex->res.dex_regs + reg_id)); \
} while (0)

	DUMPREG(VIDCON0);
	DUMPREG(VIDOUTCON0);
	DUMPREG(WINCON(0));
	DUMPREG(WINCON(1));
	DUMPREG(WINCON(2));
	DUMPREG(WINCON(3));
	DUMPREG(WINCON(4));

#undef DUMPREG

	mutex_unlock(&dex->s_mutex);
	return 0;
}

static int dex_debugfs_open(struct inode *inode, struct file *file)
{
	return single_open(file, dex_debugfs_show, inode->i_private);
}

static const struct file_operations dex_debugfs_fops = {
	.open           = dex_debugfs_open,
	.read           = seq_read,
	.llseek         = seq_lseek,
	.release        = single_release,
};

void dex_debugfs_init(struct dex_device *dex)
{
	debugfs_create_file(dev_name(dex->dev), S_IRUGO, NULL,
			    dex, &dex_debugfs_fops);
}

static void dex_reg_dex_dump(struct dex_device *dex)
{
#define DUMPREG(reg_id) \
do { \
	dex_info(#reg_id " = %08x\n", \
		(u32)readl(dex->res.dex_regs + reg_id)); \
} while (0)

	DUMPREG(VIDCON0);
	DUMPREG(VIDOUTCON0);
	DUMPREG(WINCON(0));
	DUMPREG(WINCON(1));
	DUMPREG(WINCON(2));
	DUMPREG(WINCON(3));
	DUMPREG(WINCON(4));
	DUMPREG(VIDOSD_A(1));
	DUMPREG(VIDOSD_B(1));
	DUMPREG(VIDOSD_A(2));
	DUMPREG(VIDOSD_B(2));
	DUMPREG(VIDOSD_A(3));
	DUMPREG(VIDOSD_B(3));
	DUMPREG(VIDOSD_A(4));
	DUMPREG(VIDOSD_B(4));
	DUMPREG(FRAMEFIFO_REG7);
	DUMPREG(FRAMEFIFO_STATUS);
	DUMPREG(DECON_UPDATE);
	DUMPREG(VIDCON1);
	DUMPREG(VIDTCON2);
	DUMPREG(FRAME_SIZE);
	DUMPREG(TRIGCON);

#undef DUMPREG
}

void dex_reg_dump(struct dex_device *dex)
{
	dex_reg_dex_dump(dex);
}
