# Sun Apr  9 22:44:43 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws35
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_srs/|m0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)

@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 249MB peak: 249MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 249MB peak: 249MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 253MB peak: 253MB)


Target FPGA is on a HAPS-100 board, running ProtoCompiler.
@N: BN569 |Target FPGA is located at FBx_C (Type HAPS100_4F).  


Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Sun Apr  9 22:45:05 2023
Mapping FB1_uC as a separate process
MCP Status: 1 jobs running

@N: MF106 :|Mapping Top level view:TraceBuildLib.FB1_uC(verilog_0) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 1739MB peak: 1739MB)

@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":332:51:332:58|Tristate driver capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_1 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_2 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_3 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_4 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_5 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_6 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_7 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_8 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_9 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@N: MO111 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":360:43:360:58|Tristate driver capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) on net capim2_data_in_0_10 (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog)) has its enable tied to GND.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Removing sequential instance hstdm_trainer_6.eye_size_minimum[4] because it is equivalent to instance hstdm_trainer_6.eye_size_minimum[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing sequential instance hstdm_training_monitor_6.infopipe_data_flags[17] because it is equivalent to instance hstdm_training_monitor_6.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Making connections to hyper_source modules
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.

Starting RAM primitive conversion (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 1742MB peak: 1742MB)


Finished RAM primitive conversion (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 1742MB peak: 1742MB)

@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_0.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_1.
@N: FX493 |Applying initial value "0" on instance aptn_reset_sync_rst_n_2.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R0.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.ar_hstdm_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.longer_pulse_inst.out.
@N: FX493 |Applying initial value "0" on instance reset_gen_inst.first_reset_done.
@N: FX493 |Applying initial value "1" on instance reset_gen_inst.reset_pulse.
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_rx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.self_test_start_tx_out[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[0].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[1].
@N: FX493 |Applying initial value "0" on instance hstdm_ctrl_inst.tc_status[2].
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance cmd_script_ack_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance TXCTRL_OVERLAP.out.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_DONE.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_ERROR.
@N: FX493 |Applying initial value "0" on instance SIM_TRAINING_TIMEOUT.
@N: FX493 |Applying initial value "0" on instance SIMULATION.
@N: FX493 |Applying initial value "0" on instance SIMULATION_DISABLE_TRAINING.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "1" on instance ar_locked.R0.
@N: FX493 |Applying initial value "1" on instance ar_locked.R1.
@N: FX493 |Applying initial value "0" on instance rst_delay.out.
@N: FX493 |Applying initial value "0" on instance phy_en_delay.out.
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance clkpattern[0].
@N: FX493 |Applying initial value "0" on instance clkpattern[1].
@N: FX493 |Applying initial value "0" on instance clkpattern[2].
@N: FX493 |Applying initial value "0" on instance clkpattern[3].
@N: FX493 |Applying initial value "0" on instance clkpattern[4].
@N: FX493 |Applying initial value "0" on instance clkpattern[5].
@N: FX493 |Applying initial value "0" on instance clkpattern[6].
@N: FX493 |Applying initial value "0" on instance clkpattern[7].
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R0.
@N: FX493 |Applying initial value "0" on instance ar_train_latched.R1.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance channel_rst_pulse_inst.fdcr2.IntQ.
@N: FX493 |Applying initial value "00000" on instance ssc_detector.clkin_cnt[4:0].
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R0.
@N: FX493 |Applying initial value "1" on instance ar_infop_reset.R1.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R0.
@N: FX493 |Applying initial value "0" on instance ar_ssc_start.R1.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance ssc_detector.clkin_div.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ.
@N: FX493 |Applying initial value "0" on instance infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ.
@N: FX493 |Applying initial value "0" on instance flag_ssc_start.
@N: FX493 |Applying initial value "0" on instance hold_done_flag.
@N: FX493 |Applying initial value "0" on instance flag_ssc.
@N: FX493 |Applying initial value "0" on instance training_disabled.

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:43s; Memory used current: 1742MB peak: 1742MB)

@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h5E000000000E000300000044ABCF000000050000000000191EA929AB00000090.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h00000000800000010000006E000000210000006F00040000003A0002FFFF0002.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h322D535032302E31522D323000000010754300004642315F0000000202040000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h000000003629000032373A312032313A323032322020382028417072312D3120.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h32302E31522D3230000000100000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h3629000032373A312032313A323032322020382028417072312D3120322D5350.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h4841505300000003000000000000000000000000000000000000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'hD000000000000000FFFF0000000000002D312D6500000001344600003130305F.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h0000070800150008D00000000000070800140007D00000000000070800130006.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h003C0002F0000000003204B000240014F0000000003204B000230013F0000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'h9000000000000708004100009000000000000708003F0005D0000000003204B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h000004B00047000090000000000004B00046000090000000000004B000450000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0000002000000000003204B000580001F0000000003204B000530001F0000000.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC(verilog) instance memory_core.rd_addr_to_memory[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":349:1:349:6|Found counter in view:SysIPLib.haps_system_memory_32s_28s_32s_haps_system_memoryDini_144s_111s_110s_1s_Z2_FB1_uC(verilog) instance haps_system_memory_write_control_inst.addr_to_memory_out[27:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":1552:1:1552:6|Found counter in view:TdmLib.hstdm_controller_0s_1048576s_1s_4s_12s_48s_32s_2s_FB1_uC(verilog) instance number_of_ack_for_reporting_flags[11:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[47] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[46]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[46] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[45]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[45] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[44] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[43] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[42] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[41] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[40] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[39] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[38] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[37] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[36] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[35] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[34] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[33] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[31] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[30] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[29] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[28] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[27] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[26] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[25] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[24] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[23] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[22] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[21] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[20] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2704:1:2704:6|Removing instance hstdm_controller.infopipe_arbiter_inst.data_out[19] because it is equivalent to instance hstdm_controller.infopipe_arbiter_inst.data_out[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_6.STABLE_CNT_CHECK[2] because it is equivalent to instance hstdm_trainer_6.PAUSE_CNT_FIRST[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_6.STABLE_CNT_CHECK[20] because it is equivalent to instance hstdm_trainer_6.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3385:1:3385:6|Removing sequential instance hstdm_trainer_6.PAUSE_CNT_IDELAY[0] because it is equivalent to instance hstdm_trainer_6.PAUSE_CNT_FIRST[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uC(verilog) instance data_stable_cnt[64:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3888:1:3888:6|Found counter in view:TdmLib.hstdm_rx_trainer_Z1_FB1_uC(verilog) instance pause_cnt[15:0] 
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3485:32:3485:59|Found 8 by 8 bit equality operator ('==') data_equal_to_data_loaded_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uC(verilog))
@N: MF179 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3474:23:3474:58|Found 8 by 8 bit equality operator ('==') idelay_is_target_2 (in view: TdmLib.hstdm_rx_trainer_Z1_FB1_uC(verilog))
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_FB1_uC(verilog) instance channel_flags_id[5:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2455:1:2455:6|Found counter in view:TdmLib.hstdm_training_monitor_Z1_FB1_uC(verilog) instance ssc_detector.clkin_pulse_interval[5:0] 
@W: BN132 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":3030:1:3030:6|Removing instance hstdm_training_monitor_6.infopipe_data_flags[40] because it is equivalent to instance hstdm_training_monitor_6.infopipe_data_flags[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_0_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_0_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_1_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_1_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_2_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_2_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_3_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_4_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_4_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_5_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_5_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_6_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_6_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_7_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_7_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_8_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_8_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_9_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_9_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_10_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_10_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_11_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_11_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_12_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_12_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_12_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_13_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_13_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_13_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_14_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_14_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_14_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_15_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_15_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_15_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr2.IntQ (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5825:1:5825:6|Removing sequential instance self_test_start_rx_local[1] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":4036:1:4036:6|Removing sequential instance reset_st_word.fdcr1.IntQ (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report messages -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0] (in view: TdmLib.hstdm_memory_Z1_FB1_uC(verilog)).
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_00 = 256'h002A0003000000290005000500000010000100000000000CABCF0000000000A7.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_01 = 256'h302E31312E30332E3230323000000003000000004000000000000001C0000008.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_02 = 256'hFFFF0002FFFF04B00007002400000258000000000000002A000004B000060024.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_03 = 256'h000900470000000000000000FFFF0004FFFF04B0000800450000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_04 = 256'h00000000FFFF0005FFFF04B0000A003C0000000000000000FFFF0004FFFF04B0.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_05 = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_06 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_07 = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_08 = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_09 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0A = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0B = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0C = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0D = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0E = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_0F = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_10 = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_11 = 256'h7800000400000000000000007800000400000000000000007800000400000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_12 = 256'h0000000000000000780000040000000000000000780000040000000000000000.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_13 = 256'h0000000078000004000000000000000078000004000000000000000078000004.
@N: FX276 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Initial value memory_inst_0_0.INIT_14 = 256'h0000000000000000000000007800000400000000000000007800000400000000.
@N: FX702 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":427:1:427:6|Found startup values on RAM instance memory_core.memory_inst[31:0]
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":2311:1:2311:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uC(verilog) instance debug_cnt_ack_rt_flag[7:0] 
@N: MO231 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v":473:1:473:6|Found counter in view:TdmLib.hstdm_memory_Z1_FB1_uC(verilog) instance memory_core.rd_addr_to_memory[27:0] 

Starting factoring (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:48s; Memory used current: 1742MB peak: 1742MB)


Finished factoring (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:59s; Memory used current: 1742MB peak: 1742MB)


Available hyper_sources - for debug and ip models
HyperSrc tag sysip_inst.umr3_clk
HyperSrc tag sysip_inst.umr3_reset
HyperSrc tag haps_fpga_location_id
HyperSrc tag ufpga_hstdm_ctrl_o
HyperSrc tag ufpga_scratch_o
HyperSrc tag ufpga_type_id_o
HyperSrc tag ufpga_loc_id_o
HyperSrc tag ufpga_id_o
HyperSrc tag ufpga_usr_id_o
HyperSrc tag ufpga_handle_o
HyperSrc tag ufpga_timestamp_o
HyperSrc tag sys_clk
HyperSrc tag sys_reset_n
HyperSrc tag gclk0
HyperSrc tag haps_umr3_clk
HyperSrc tag haps_umr3_reset
HyperSrc tag umr_clk
HyperSrc tag umr_reset
HyperSrc tag haps_clk_200
HyperSrc tag haps_clk_10
HyperSrc tag haps_umr3_clk_div
HyperSrc tag haps_clk_160
HyperSrc tag haps_clk_10_2_sync
HyperSrc tag haps_clk_50_2_sync
HyperSrc tag hstdm_refclk_100

Making connections to hyper_source modules
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":801:83:801:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":800:83:800:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":799:83:799:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":798:83:798:112|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FIFOEMP_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":796:80:796:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR3. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":795:80:795:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR2. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":794:80:794:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR1. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":793:80:793:109|Missing syn_hyper_source with tag SNPS_ADTD_DBG_EGSV_FRRD_SLR0. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":788:68:788:85|Missing syn_hyper_source with tag ufpga_scratch_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":787:73:787:95|Missing syn_hyper_source with tag ufpga_hstdm_status_i. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":773:76:773:83|Missing syn_hyper_source with tag IDENT_BRAM_CMP2CAPI_DIN. Connecting to default value '00000000000000000000000000000000'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":772:66:772:74|Missing syn_hyper_source with tag IDENT_BRAM_INTR. Connecting to default value '0'
@W: BN401 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v":771:81:771:103|Missing syn_hyper_source with tag IDENT_SNPS_DTDPIPE_INBUS. Connecting to default value '0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'
Deleting unused hyper source hyper_src_umr3_clk (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_umr3_reset (in view: SysIPLib.bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078(verilog))
Deleting unused hyper source hyper_src_haps_fpga_location_id (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_hstdm_ctrl_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_scratch_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_type_id_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_loc_id_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_id_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_usr_id_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_handle_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_ufpga_timestamp_o (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_sys_clk (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_sys_reset_n (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_gclk0 (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_umr_reset (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_200 (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10 (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_umr3_clk_div (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_160 (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_10_2_sync (in view: TraceBuildLib.FB1_uC(verilog_0))
Deleting unused hyper source hyper_src_haps_clk_50_2_sync (in view: TraceBuildLib.FB1_uC(verilog_0))
NConnInternalConnection caching is on
For pin clk, cannot find the other pin in a pair, automatically create one (clk_0). 
@N: FX430 |Found 6 global buffers instantiated by user 

Clock Buffers:
  Inserting Clock buffer on net umr3_clk,
  Inserting Clock buffer on net hstdm_refclk_100,
  Inserting Clock buffer on net umr2_clk,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:16s; Memory used current: 1742MB peak: 1742MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:32s; Memory used current: 1802MB peak: 1802MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:40s; CPU Time elapsed 0h:01m:40s; Memory used current: 1802MB peak: 1802MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:43s; Memory used current: 1802MB peak: 1802MB)


Finished preparing to map (Real Time elapsed 0h:01m:56s; CPU Time elapsed 0h:01m:56s; Memory used current: 1802MB peak: 1802MB)

@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_40_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_40_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_40_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_40_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_39_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_39_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_39_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_39_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_38_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_38_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_38_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_38_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_37_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_37_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_37_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_37_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_36_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_36_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_36_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_36_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_35_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_35_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_35_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_35_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_34_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_34_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_34_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_34_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_33_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_33_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_33_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_33_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_32_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_31_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_30_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_29_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_28_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_27_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_26_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_25_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_24_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_23_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_22_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_21_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_20_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_19_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_18_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_17_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[0\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[1\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[2\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)).
@N: MF426 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Found startup values on sequential shifter training_bit_pattern_decoder.BIT\[3\]\.descrambler.shift[13] (in view: TdmLib.hstdm_rx_Z3_16_FB1_uC(verilog)).
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.
@N: FX738 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|SRL startup value shift_1z.INIT = 32'h00000000.
@N: FX983 :"/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v":5113:1:5113:6|Startup value for register DOUT[0] is 0.

Only the first 100 messages of id 'MF426' are reported. To see all messages use 'report messages -id MF426' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MF426} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'FX738' are reported. To see all messages use 'report messages -id FX738' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX738} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'FX983' are reported. To see all messages use 'report messages -id FX983' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX983} -count unlimited' in the Tcl shell.

Finished technology mapping (Real Time elapsed 0h:02m:10s; CPU Time elapsed 0h:02m:08s; Memory used current: 1802MB peak: 1802MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:16s		     1.48ns		4441 /      5547
   2		0h:02m:16s		     1.48ns		4441 /      5547
   3		0h:02m:16s		     1.48ns		4441 /      5547

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:33s; CPU Time elapsed 0h:02m:31s; Memory used current: 1802MB peak: 1802MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:02m:41s; CPU Time elapsed 0h:02m:39s; Memory used current: 1802MB peak: 1802MB)


Finished mapping FB1_uC
Multiprocessing finished at : Sun Apr  9 22:47:52 2023
Multiprocessing took 0h:02m:46s realtime, 0h:02m:44s cputime

Summary of Compile Points :
*************************** 
Name       Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
--------------------------------------------------------------------------------------------------------------------------------------------
FB1_uC     Mapped     No database     Sun Apr  9 22:45:06 2023     Sun Apr  9 22:47:51 2023     0h:02m:44s     0h:02m:42s     No            
============================================================================================================================================
Total number of compile points: 1
===================================

Links to Compile point Reports:
******************************
@L: "/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_srs/map/m0/FB1_uC/FB1_uC.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:03m:09s; CPU Time elapsed 0h:03m:06s; Memory used current: 1750MB peak: 1750MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:03m:11s; CPU Time elapsed 0h:03m:08s; Memory used current: 1750MB peak: 1750MB)

Finished area estimation in mapper mode.

Start loading CP mapped netlist (Real Time elapsed 0h:03m:11s; CPU Time elapsed 0h:03m:08s; Memory used current: 1750MB peak: 1750MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:03m:11s; CPU Time elapsed 0h:03m:08s; Memory used current: 1750MB peak: 1750MB)


Starting Placement-driven Synthesis (Real Time elapsed 0h:03m:11s; CPU Time elapsed 0h:03m:08s; Memory used current: 1750MB peak: 1750MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "0" on instance st_ncnt[0].
@N: FX493 |Applying initial value "0" on instance st_ncnt[2].
@N: FX493 |Applying initial value "0" on instance st_ncnt[1].
@N: FX493 |Applying initial value "0" on instance mem_waddr[0].
@N: FX493 |Applying initial value "0" on instance mem_waddr[1].
@N: FX493 |Applying initial value "0" on instance mem_waddr[2].
@N: FX493 |Applying initial value "0" on instance mem_waddr[3].
@N: FX493 |Applying initial value "0" on instance mem_waddr[4].
@N: FX493 |Applying initial value "0" on instance mem_waddr[5].
@N: FX493 |Applying initial value "0" on instance mem_waddr[6].
@N: FX493 |Applying initial value "0" on instance mem_waddr[7].
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R1.
@N: FX493 |Applying initial value "1" on instance ar_infopipe_reset.R0.
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[9].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[10].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[11].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[2].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[3].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[5].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[6].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[7].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[8].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[9].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[10].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[11].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[2].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[3].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[4].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[5].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[6].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[7].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[8].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[9].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[10].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[11].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[2].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[3].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[4].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[5].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[6].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[7].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[8].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[9].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[10].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[11].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[1\]\.scrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[2].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[3].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[4].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[5].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[6].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[7].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[8].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[0].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[0\]\.scrambler.shift[1].
@N: FX493 |Applying initial value "0" on instance ar_tx_ctrl0.R0.
@N: FX493 |Applying initial value "0" on instance ar_tx_ctrl0.R1.
@N: FX493 |Applying initial value "0" on instance ar_tx_ctrl1.R0.
@N: FX493 |Applying initial value "0" on instance ar_tx_ctrl1.R1.
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[9].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[10].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[11].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[2].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[3].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[4].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[5].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[6].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[7].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[8].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[9].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[10].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[11].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[12].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[13].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14].
@N: FX493 |Applying initial value "0" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[0].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[3\]\.scrambler.shift[1].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[2].
@N: FX493 |Applying initial value "1" on instance training_bit_gen_inst.BIT\[2\]\.scrambler.shift[3].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report messages -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
Estimated SLL Crossing Report:
==============================
              Available  SLLs        
Crossing           SLLs  Used  Usage 
------------------------------------
SLR-0<->SLR-1      23040     6  0.00 
SLR-1<->SLR-2      23040    41  0.00 
SLR-2<->SLR-3      23040   238  0.01 
====================================

Estimated Feedthrough Report:
=============================
Source Sink  Count 
------------------
SLR-0  SLR-2   151 
SLR-1  SLR-3    16 
==================

Estimated SLR Usage Report:
===========================
SLR   LUT     %  LUTM    %  DFF     %  IO     %      
----------------------------------------------------
SLR-0 73      0% 4       0% 361     0% 139   23%     
SLR-1 800     0% 9       0% 623     0% 47     8%     
SLR-2 584     0% 8       0% 756     0% 82    14%     
SLR-3 3053    0% 172     0% 3807    0% 96    16%     
====================================================

Note: The estimated usage of BRAM calculated using RAMB18 sites may differ from the final RAMB36 count at the end of mapping

Local Congestion Metric: 32, Number of instances optimized during congestion alleviation: 0
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX623 |Packing into LUT6_2

Finished Placement-driven Synthesis (Real Time elapsed 0h:04m:22s; CPU Time elapsed 0h:04m:03s; Memory used current: 1782MB peak: 1782MB)

@N: MF731 |Enabling reduction of SLL congestion 
@N: MF739 |Clock umr2_clk marked eligible for SLLTDM 
@N: MF739 |Clock clk marked eligible for SLLTDM 

Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:04m:28s; CPU Time elapsed 0h:04m:10s; Memory used current: 1782MB peak: 1782MB)


Starting XDC/force_sync processing (Real Time elapsed 0h:04m:28s; CPU Time elapsed 0h:04m:10s; Memory used current: 1782MB peak: 1782MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:04m:28s; CPU Time elapsed 0h:04m:10s; Memory used current: 1782MB peak: 1782MB)


Start Writing Netlists (Real Time elapsed 0h:04m:31s; CPU Time elapsed 0h:04m:12s; Memory used current: 1782MB peak: 1782MB)

Writing Analyst data base

Finished Writing Netlist Databases (Real Time elapsed 0h:04m:41s; CPU Time elapsed 0h:04m:23s; Memory used current: 1782MB peak: 1782MB)

Writing EDIF Netlist and constraint files
Writing XDC file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_srs/map/m0/FB1_uC_edif.xdc

Start writing XDC (Real Time elapsed 0h:04m:51s; CPU Time elapsed 0h:04m:32s; Memory used current: 1782MB peak: 1782MB)

@A: BN540 |No min timing constraints supplied; adding min timing constraints

Finish writing XDC (Real Time elapsed 0h:04m:51s; CPU Time elapsed 0h:04m:32s; Memory used current: 1782MB peak: 1782MB)

Starting XDC forward annotation..
@N: FX1056 |Writing EDF file: /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_srs/map/m0/FB1_uC.edf

Start writing characteristics file. (Real Time elapsed 0h:04m:51s; CPU Time elapsed 0h:04m:32s; Memory used current: 1782MB peak: 1782MB)


Finished writing characteristics file. (Real Time elapsed 0h:04m:51s; CPU Time elapsed 0h:04m:32s; Memory used current: 1782MB peak: 1782MB)

Writing FDC file /home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uC/FB1_uC_srs/map/m0/FB1_uC_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:05m:16s; CPU Time elapsed 0h:04m:57s; Memory used current: 1782MB peak: 1782MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:05m:22s; CPU Time elapsed 0h:05m:03s; Memory used current: 1782MB peak: 1782MB)


Finished Writing Netlists (Real Time elapsed 0h:05m:22s; CPU Time elapsed 0h:05m:03s; Memory used current: 1782MB peak: 1782MB)


Start final timing analysis (Real Time elapsed 0h:05m:26s; CPU Time elapsed 0h:05m:07s; Memory used current: 1782MB peak: 1782MB)

@N: MT615 |Found clock clk with period 500.00ns 
@N: MT615 |Found clock haps_clk_10 with period 100.00ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_0 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_1 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_2 with period 7.11ns 
@N: MT615 |Found clock dbg_xcvr_user_clk_3 with period 7.11ns 
@N: MT615 |Found clock ufpga_lock_clk_o with period 1000.00ns 
@N: MT615 |Found clock sys_clk with period 10.00ns 
@N: MT615 |Found clock gclk0 with period 10.00ns 
@N: MT615 |Found clock umr2_clk with period 10.00ns 
@N: MT615 |Found clock umr3_clk with period 8.00ns 
@N: MT615 |Found clock hstdm_refclk_100 with period 10.00ns 
@N: MT615 |Found clock haps_clk_200 with period 5.00ns 
@N: MT615 |Found clock haps_clk_10_2_sync with period 100.00ns 
@N: MT615 |Found clock haps_clk_50_2_sync with period 20.00ns 
@N: MT615 |Found clock dbg_capiclk with period 25.00ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block6 with period 1.67ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank71_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank36_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank36_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank60_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_clkoutphy with period 0.83ns 
@N: MT615 |Found clock hstdm_txclk_1200_bank69_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block6_div2 with period 3.33ns 
@N: MT615 |Found clock hstdm_rxclk_1200_bank36_block6_div4 with period 6.67ns 


@S0 |##### START OF TIMING REPORT #####[
# Timing report written on Sun Apr  9 22:50:13 2023
#


Top view:               FB1_uC
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


@S0.0 |Performance Summary
*******************


Worst slack in design: -4.785

                                        Requested      Estimated      Requested     Estimated                 Clock                                                                                        Clock                
Starting Clock                          Frequency      Frequency      Period        Period        Slack       Type                                                                                         Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System_FB1_uC                           1.0 MHz        20.4 MHz       1000.000      48.939        NA          virtual                                                                                      (multiple)           
clk                                     2.0 MHz        40.9 MHz       500.000       24.470        234.677     declared                                                                                     (multiple)           
dbg_capiclk                             40.0 MHz       NA             25.000        NA            NA          declared                                                                                     default_clkgroup     
dbg_xcvr_user_clk_0                     140.6 MHz      NA             7.111         NA            NA          declared                                                                                     default_clkgroup     
dbg_xcvr_user_clk_1                     140.6 MHz      NA             7.111         NA            NA          declared                                                                                     default_clkgroup     
dbg_xcvr_user_clk_2                     140.6 MHz      NA             7.111         NA            NA          declared                                                                                     default_clkgroup     
dbg_xcvr_user_clk_3                     140.6 MHz      NA             7.111         NA            NA          declared                                                                                     default_clkgroup     
gclk0                                   100.0 MHz      NA             10.000        NA            NA          declared                                                                                     default_clkgroup     
haps_clk_10                             10.0 MHz       NA             100.000       NA            NA          declared                                                                                     group_219_18_1       
haps_clk_10_2_sync                      10.0 MHz       NA             100.000       NA            NA          declared                                                                                     default_clkgroup     
haps_clk_50_2_sync                      50.0 MHz       NA             20.000        NA            NA          declared                                                                                     default_clkgroup     
haps_clk_200                            200.0 MHz      NA             5.000         NA            NA          declared                                                                                     default_clkgroup     
hstdm_refclk_100                        100.0 MHz      1151.4 MHz     10.000        0.869         9.132       declared                                                                                     default_clkgroup     
hstdm_rxclk_1200_bank36_block6          600.0 MHz      NA             1.667         NA            DCM/PLL     declared {hstdm_rxclk_1200_bank36_block6}                                                    default_clkgroup     
hstdm_rxclk_1200_bank36_block6_div2     300.0 MHz      378.5 MHz      3.333         2.642         0.691       derived (from hstdm_rxclk_1200_bank36_block6) {hstdm_rxclk_1200_bank36_block6}               default_clkgroup     
hstdm_rxclk_1200_bank36_block6_div4     150.0 MHz      352.9 MHz      6.667         2.834         2.450       derived (from hstdm_rxclk_1200_bank36_block6_div2) {hstdm_rxclk_1200_bank36_block6_div2}     default_clkgroup     
hstdm_txclk_1200_bank36_clkoutphy       1200.0 MHz     NA             0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank36_div2            300.0 MHz      551.2 MHz      3.333         1.814         1.519       derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank60_clkoutphy       1200.0 MHz     NA             0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank60_div2            300.0 MHz      501.1 MHz      3.333         1.996         1.338       derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank69_clkoutphy       1200.0 MHz     NA             0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank69_div2            300.0 MHz      538.1 MHz      3.333         1.859         1.475       derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank71_clkoutphy       1200.0 MHz     NA             0.833         NA            NA          derived (from hstdm_refclk_100)                                                              default_clkgroup     
hstdm_txclk_1200_bank71_div2            300.0 MHz      520.2 MHz      3.333         1.922         1.411       derived (from hstdm_refclk_100)                                                              default_clkgroup     
sys_clk                                 100.0 MHz      NA             10.000        NA            NA          declared                                                                                     default_clkgroup     
ufpga_lock_clk_o                        1.0 MHz        NA             1000.000      NA            NA          declared                                                                                     ufpga_lock_clkgroup_1
umr2_clk                                100.0 MHz      29.5 MHz       10.000        33.927        -4.785      declared                                                                                     default_clkgroup     
umr3_clk                                125.0 MHz      36.8 MHz       8.000         27.142        5.956       declared                                                                                     default_clkgroup     
System                                  1.0 MHz        1.0 MHz        1000.000      993.899       6.101       system                                                                                       system_clkgroup      
================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





@S0.0 |Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               umr3_clk                             |  8.000       6.101    |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  clk                                  |  500.000     234.677  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  System_FB1_uC                        |  500.000     475.530  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank71_div2         |  2.500       233.912  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank36_div2         |  2.500       131.894  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank60_div2         |  2.500       229.590  |  No paths    -      |  No paths    -      |  No paths    -    
clk                                  hstdm_txclk_1200_bank69_div2         |  2.500       234.208  |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             umr2_clk                             |  10.000      2.198    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             umr3_clk                             |  2.000       -4.785   |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank36_block6_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr2_clk                             hstdm_rxclk_1200_bank36_block6_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             System                               |  8.000       3.627    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             umr2_clk                             |  2.000       8.302    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             umr3_clk                             |  8.000       5.956    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank71_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank36_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank60_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_txclk_1200_bank69_div2         |  0.500       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank36_block6_div2  |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
umr3_clk                             hstdm_rxclk_1200_bank36_block6_div4  |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_refclk_100                     |  10.000      9.132    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank36_block6_div2  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_refclk_100                     hstdm_rxclk_1200_bank36_block6_div4  |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank71_div2         hstdm_txclk_1200_bank71_div2         |  3.333       1.411    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank36_div2         hstdm_txclk_1200_bank36_div2         |  3.333       1.519    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank60_div2         hstdm_txclk_1200_bank60_div2         |  3.333       1.338    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_txclk_1200_bank69_div2         hstdm_txclk_1200_bank69_div2         |  3.333       1.475    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  clk                                  |  3.333       226.596  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  System_FB1_uC                        |  3.333       326.345  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  umr2_clk                             |  3.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  umr3_clk                             |  0.667       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  hstdm_txclk_1200_bank36_div2         |  2.500       142.914  |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  hstdm_rxclk_1200_bank36_block6_div2  |  3.333       0.691    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div2  hstdm_rxclk_1200_bank36_block6_div4  |  3.333       2.427    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div4  umr2_clk                             |  3.333       4.698    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div4  umr3_clk                             |  1.333       False    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div4  hstdm_rxclk_1200_bank36_block6_div2  |  3.333       2.450    |  No paths    -      |  No paths    -      |  No paths    -    
hstdm_rxclk_1200_bank36_block6_div4  hstdm_rxclk_1200_bank36_block6_div4  |  6.667       3.833    |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                Starting         User           Arrival     Required            
Name                Reference        Constraint     Time        Time         Slack  
                    Clock                                                           
------------------------------------------------------------------------------------
MEMREADEX           NA               NA             0.000       76.944       76.944 
REGWRITEWB_0        NA               NA             0.000       177.070      177.070
WREX[0]             NA               NA             0.000       68.187       68.187 
WREX[1]             NA               NA             0.000       68.265       68.265 
WREX[2]             NA               NA             0.000       66.649       66.649 
WREX[3]             NA               NA             0.000       66.971       66.971 
WRITEDATAWB[0]      NA               NA             0.000       352.781      352.781
WRITEDATAWB[1]      NA               NA             0.000       352.157      352.157
WRITEDATAWB[2]      NA               NA             0.000       351.929      351.929
WRITEDATAWB[3]      NA               NA             0.000       352.066      352.066
WRITEDATAWB[4]      NA               NA             0.000       352.166      352.166
WRITEDATAWB[5]      NA               NA             0.000       352.290      352.290
WRITEDATAWB[6]      NA               NA             0.000       351.596      351.596
WRITEDATAWB[7]      NA               NA             0.000       352.038      352.038
WRITEDATAWB[8]      NA               NA             0.000       351.124      351.124
WRITEDATAWB[9]      NA               NA             0.000       350.936      350.936
WRITEDATAWB[10]     NA               NA             0.000       350.729      350.729
WRITEDATAWB[11]     NA               NA             0.000       350.576      350.576
WRITEDATAWB[12]     NA               NA             0.000       350.179      350.179
WRITEDATAWB[13]     NA               NA             0.000       350.550      350.550
WRITEDATAWB[14]     NA               NA             0.000       350.969      350.969
WRITEDATAWB[15]     NA               NA             0.000       350.740      350.740
WRITEDATAWB[16]     NA               NA             0.000       351.100      351.100
WRITEDATAWB[17]     NA               NA             0.000       351.069      351.069
WRITEDATAWB[18]     NA               NA             0.000       350.038      350.038
WRITEDATAWB[19]     NA               NA             0.000       349.846      349.846
WRITEDATAWB[20]     NA               NA             0.000       350.070      350.070
WRITEDATAWB[21]     NA               NA             0.000       350.042      350.042
WRITEDATAWB[22]     NA               NA             0.000       349.567      349.567
WRITEDATAWB[23]     NA               NA             0.000       349.796      349.796
WRITEDATAWB[24]     NA               NA             0.000       349.857      349.857
WRITEDATAWB[25]     NA               NA             0.000       350.439      350.439
WRITEDATAWB[26]     NA               NA             0.000       350.113      350.113
WRITEDATAWB[27]     NA               NA             0.000       350.225      350.225
WRITEDATAWB[28]     NA               NA             0.000       350.176      350.176
WRITEDATAWB[29]     NA               NA             0.000       350.223      350.223
WRITEDATAWB[30]     NA               NA             0.000       349.896      349.896
WRITEDATAWB[31]     NA               NA             0.000       349.887      349.887
WRITEDATAWB[32]     NA               NA             0.000       350.097      350.097
WRITEDATAWB[33]     NA               NA             0.000       350.025      350.025
WRITEDATAWB[34]     NA               NA             0.000       349.971      349.971
WRITEDATAWB[35]     NA               NA             0.000       349.729      349.729
WRITEDATAWB[36]     NA               NA             0.000       349.685      349.685
WRITEDATAWB[37]     NA               NA             0.000       349.683      349.683
WRITEDATAWB[38]     NA               NA             0.000       349.297      349.297
WRITEDATAWB[39]     NA               NA             0.000       349.313      349.313
WRITEDATAWB[40]     NA               NA             0.000       349.398      349.398
WRITEDATAWB[41]     NA               NA             0.000       345.331      345.331
WRITEDATAWB[42]     NA               NA             0.000       344.893      344.893
WRITEDATAWB[43]     NA               NA             0.000       344.955      344.955
WRITEDATAWB[44]     NA               NA             0.000       344.863      344.863
WRITEDATAWB[45]     NA               NA             0.000       344.810      344.810
WRITEDATAWB[46]     NA               NA             0.000       344.813      344.813
WRITEDATAWB[47]     NA               NA             0.000       344.394      344.394
WRITEDATAWB[48]     NA               NA             0.000       345.444      345.444
WRITEDATAWB[49]     NA               NA             0.000       346.441      346.441
WRITEDATAWB[50]     NA               NA             0.000       346.170      346.170
WRITEDATAWB[51]     NA               NA             0.000       346.636      346.636
WRITEDATAWB[52]     NA               NA             0.000       344.969      344.969
WRITEDATAWB[53]     NA               NA             0.000       345.249      345.249
WRITEDATAWB[54]     NA               NA             0.000       345.787      345.787
WRITEDATAWB[55]     NA               NA             0.000       344.628      344.628
WRITEDATAWB[56]     NA               NA             0.000       343.711      343.711
WRITEDATAWB[57]     NA               NA             0.000       344.877      344.877
WRITEDATAWB[58]     NA               NA             0.000       343.661      343.661
WRITEDATAWB[59]     NA               NA             0.000       342.903      342.903
WRITEDATAWB[60]     NA               NA             0.000       343.261      343.261
WRITEDATAWB[61]     NA               NA             0.000       343.195      343.195
WRITEDATAWB[62]     NA               NA             0.000       342.350      342.350
WRITEDATAWB[63]     NA               NA             0.000       334.475      334.475
WRWB[0]             NA               NA             0.000       183.850      183.850
WRWB[1]             NA               NA             0.000       183.850      183.850
WRWB[2]             NA               NA             0.000       183.850      183.850
WRWB[3]             NA               NA             0.000       183.850      183.850
WRWB[4]             NA               NA             0.000       183.851      183.851
rst_n               clk (rising)     6.000          6.000       240.677      234.677
====================================================================================


Output Ports: 

Port                     Starting                                         User                            Arrival     Required            
Name                     Reference                                        Constraint                      Time        Time         Slack  
                         Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------
ALUOUTEX[62]             hstdm_rxclk_1200_bank36_block6_div2 (rising)     0.000(System_FB1_uC rising)     18.495      349.400      330.905
ALUOUTEX[63]             hstdm_rxclk_1200_bank36_block6_div2 (rising)     0.000(System_FB1_uC rising)     23.055      349.400      326.345
ALUOUTMEM[0]             clk (rising)                                     NA                              5.296       61.800       56.504 
ALUOUTMEM[1]             clk (rising)                                     NA                              5.912       61.800       55.888 
ALUOUTMEM[2]             clk (rising)                                     NA                              5.914       62.000       56.086 
ALUOUTMEM[3]             clk (rising)                                     NA                              6.236       62.000       55.764 
ALUOUTMEM[4]             clk (rising)                                     NA                              5.203       62.000       56.797 
ALUOUTMEM[5]             clk (rising)                                     NA                              5.173       62.000       56.827 
ALUOUTMEM[6]             clk (rising)                                     NA                              9.743       62.000       52.257 
ALUOUTMEM[7]             clk (rising)                                     NA                              9.754       62.000       52.246 
ALUOUTMEM[8]             clk (rising)                                     NA                              10.486      62.000       51.514 
ALUOUTMEM[9]             clk (rising)                                     NA                              10.261      62.000       51.739 
ALUOUTMEM[10]            clk (rising)                                     NA                              10.451      62.000       51.549 
ALUOUTMEM[11]            clk (rising)                                     NA                              9.572       117.800      108.228
ALUOUTMEM[12]            clk (rising)                                     NA                              9.217       117.900      108.683
ALUOUTMEM[13]            clk (rising)                                     NA                              9.393       117.800      108.407
ALUOUTMEM[14]            clk (rising)                                     NA                              9.393       117.800      108.407
ALUOUTMEM[15]            clk (rising)                                     NA                              10.186      117.800      107.614
ALUOUTMEM[16]            clk (rising)                                     NA                              9.363       117.800      108.437
ALUOUTMEM[17]            clk (rising)                                     NA                              9.363       117.800      108.437
ALUOUTMEM[18]            clk (rising)                                     NA                              9.398       118.400      109.002
ALUOUTMEM[19]            clk (rising)                                     NA                              9.383       118.400      109.017
ALUOUTMEM[20]            clk (rising)                                     NA                              9.394       118.400      109.006
ALUOUTMEM[21]            clk (rising)                                     NA                              9.396       118.400      109.004
ALUOUTMEM[22]            clk (rising)                                     NA                              9.368       118.400      109.032
ALUOUTMEM[23]            clk (rising)                                     NA                              9.394       118.400      109.006
ALUOUTMEM[24]            clk (rising)                                     NA                              9.396       118.200      108.803
ALUOUTMEM[25]            clk (rising)                                     NA                              9.175       118.200      109.025
ALUOUTMEM[26]            clk (rising)                                     NA                              10.392      118.200      107.808
ALUOUTMEM[27]            clk (rising)                                     NA                              9.175       118.200      109.025
ALUOUTMEM[28]            clk (rising)                                     NA                              9.400       118.200      108.800
ALUOUTMEM[29]            clk (rising)                                     NA                              9.426       118.200      108.774
ALUOUTMEM[30]            clk (rising)                                     NA                              9.365       118.700      109.335
ALUOUTMEM[31]            clk (rising)                                     NA                              10.421      118.700      108.279
ALUOUTMEM[32]            clk (rising)                                     NA                              9.400       118.700      109.300
ALUOUTMEM[33]            clk (rising)                                     NA                              10.294      118.700      108.406
ALUOUTMEM[34]            clk (rising)                                     NA                              9.430       118.700      109.270
ALUOUTMEM[35]            clk (rising)                                     NA                              10.212      118.700      108.488
ALUOUTMEM[36]            clk (rising)                                     NA                              9.399       118.700      109.301
ALUOUTMEM[37]            clk (rising)                                     NA                              9.290       118.700      109.410
ALUOUTMEM[38]            clk (rising)                                     NA                              10.293      118.700      108.406
ALUOUTMEM[39]            clk (rising)                                     NA                              9.048       118.700      109.652
ALUOUTMEM[40]            clk (rising)                                     NA                              9.091       118.700      109.609
ALUOUTMEM[41]            clk (rising)                                     NA                              9.849       118.700      108.851
ALUOUTMEM[42]            clk (rising)                                     NA                              8.835       119.300      110.465
ALUOUTMEM[43]            clk (rising)                                     NA                              8.791       119.300      110.509
ALUOUTMEM[44]            clk (rising)                                     NA                              8.824       119.300      110.476
ALUOUTMEM[45]            clk (rising)                                     NA                              8.827       119.300      110.473
ALUOUTMEM[46]            clk (rising)                                     NA                              8.842       119.300      110.458
ALUOUTMEM[47]            clk (rising)                                     NA                              8.819       119.300      110.481
ALUOUTMEM[48]            clk (rising)                                     NA                              7.915       119.800      111.885
ALUOUTMEM[49]            clk (rising)                                     NA                              7.791       119.800      112.009
ALUOUTMEM[50]            clk (rising)                                     NA                              7.983       119.800      111.817
ALUOUTMEM[51]            clk (rising)                                     NA                              8.064       119.800      111.736
ALUOUTMEM[52]            clk (rising)                                     NA                              7.824       119.800      111.976
ALUOUTMEM[53]            clk (rising)                                     NA                              8.832       119.800      110.968
ALUOUTMEM[54]            clk (rising)                                     NA                              7.791       120.400      112.609
ALUOUTMEM[55]            clk (rising)                                     NA                              7.825       120.400      112.575
ALUOUTMEM[56]            clk (rising)                                     NA                              7.803       120.400      112.597
ALUOUTMEM[57]            clk (rising)                                     NA                              7.792       120.600      112.808
ALUOUTMEM[58]            clk (rising)                                     NA                              8.018       120.600      112.582
ALUOUTMEM[59]            clk (rising)                                     NA                              7.807       120.600      112.793
ALUOUTMEM_aptn_s[11]     clk (rising)                                     NA                              7.366       238.100      230.734
ALUOUTMEM_aptn_s[12]     clk (rising)                                     NA                              11.344      238.700      227.356
ALUOUTMEM_aptn_s[13]     clk (rising)                                     NA                              11.096      238.700      227.604
ALUOUTMEM_aptn_s[14]     clk (rising)                                     NA                              7.365       239.600      232.235
ALUOUTMEM_aptn_s[15]     clk (rising)                                     NA                              10.314      240.100      229.786
ALUOUTMEM_aptn_s[16]     clk (rising)                                     NA                              11.126      240.100      228.974
ALUOUTMEM_aptn_s[17]     clk (rising)                                     NA                              7.513       238.700      231.188
ALUOUTMEM_aptn_s[18]     clk (rising)                                     NA                              10.976      228.800      217.824
ALUOUTMEM_aptn_s[19]     clk (rising)                                     NA                              7.330       228.300      220.970
ALUOUTMEM_aptn_s[20]     clk (rising)                                     NA                              10.981      228.800      217.819
ALUOUTMEM_aptn_s[21]     clk (rising)                                     NA                              10.969      228.800      217.831
ALUOUTMEM_aptn_s[22]     clk (rising)                                     NA                              7.583       248.300      240.717
ALUOUTMEM_aptn_s[23]     clk (rising)                                     NA                              7.366       248.300      240.934
ALUOUTMEM_aptn_s[24]     clk (rising)                                     NA                              10.969      251.000      240.031
ALUOUTMEM_aptn_s[25]     clk (rising)                                     NA                              10.936      251.000      240.064
ALUOUTMEM_aptn_s[26]     clk (rising)                                     NA                              6.581       237.400      230.819
ALUOUTMEM_aptn_s[27]     clk (rising)                                     NA                              10.936      239.500      228.564
ALUOUTMEM_aptn_s[28]     clk (rising)                                     NA                              10.924      239.500      228.576
ALUOUTMEM_aptn_s[29]     clk (rising)                                     NA                              7.358       237.400      230.042
ALUOUTMEM_aptn_s[30]     clk (rising)                                     NA                              10.965      238.600      227.635
ALUOUTMEM_aptn_s[31]     clk (rising)                                     NA                              6.565       237.400      230.835
ALUOUTMEM_aptn_s[32]     clk (rising)                                     NA                              10.924      238.600      227.676
ALUOUTMEM_aptn_s[33]     clk (rising)                                     NA                              10.033      238.600      228.567
ALUOUTMEM_aptn_s[34]     clk (rising)                                     NA                              7.382       227.600      220.218
ALUOUTMEM_aptn_s[35]     clk (rising)                                     NA                              10.127      229.500      219.373
ALUOUTMEM_aptn_s[36]     clk (rising)                                     NA                              10.929      229.500      218.571
ALUOUTMEM_aptn_s[37]     clk (rising)                                     NA                              7.386       227.600      220.214
ALUOUTMEM_aptn_s[38]     clk (rising)                                     NA                              11.372      251.900      240.528
ALUOUTMEM_aptn_s[39]     clk (rising)                                     NA                              7.590       250.500      242.910
ALUOUTMEM_aptn_s[40]     clk (rising)                                     NA                              12.614      251.900      239.286
ALUOUTMEM_aptn_s[41]     clk (rising)                                     NA                              7.168       249.700      242.531
ALUOUTMEM_aptn_s[42]     clk (rising)                                     NA                              12.871      238.700      225.829
ALUOUTMEM_aptn_s[43]     clk (rising)                                     NA                              8.166       238.600      230.434
ALUOUTMEM_aptn_s[44]     clk (rising)                                     NA                              12.881      238.700      225.819
ALUOUTMEM_aptn_s[45]     clk (rising)                                     NA                              12.877      238.700      225.823
ALUOUTMEM_aptn_s[46]     clk (rising)                                     NA                              8.153       238.700      230.547
ALUOUTMEM_aptn_s[47]     clk (rising)                                     NA                              12.879      240.100      227.221
ALUOUTMEM_aptn_s[48]     clk (rising)                                     NA                              13.686      240.100      226.414
ALUOUTMEM_aptn_s[49]     clk (rising)                                     NA                              9.183       238.700      229.517
ALUOUTMEM_aptn_s[50]     clk (rising)                                     NA                              13.665      228.800      215.135
ALUOUTMEM_aptn_s[51]     clk (rising)                                     NA                              8.928       228.800      219.872
ALUOUTMEM_aptn_s[52]     clk (rising)                                     NA                              13.877      228.800      214.923
ALUOUTMEM_aptn_s[53]     clk (rising)                                     NA                              12.876      228.800      215.924
ALUOUTMEM_aptn_s[54]     clk (rising)                                     NA                              9.263       248.000      238.737
ALUOUTMEM_aptn_s[55]     clk (rising)                                     NA                              13.810      250.200      236.390
ALUOUTMEM_aptn_s[56]     clk (rising)                                     NA                              13.800      250.200      236.400
ALUOUTMEM_aptn_s[57]     clk (rising)                                     NA                              9.296       248.000      238.704
ALUOUTMEM_aptn_s[58]     clk (rising)                                     NA                              9.042       238.600      229.558
ALUOUTMEM_aptn_s[59]     clk (rising)                                     NA                              13.770      240.200      226.430
ALUOUTMEM_aptn_s[60]     clk (rising)                                     NA                              13.868      240.200      226.332
ALUOUTMEM_aptn_s[61]     clk (rising)                                     NA                              9.339       238.600      229.261
ALUOUTMEM_aptn_s[62]     clk (rising)                                     NA                              11.605      238.700      227.095
ALUOUTMEM_aptn_s[63]     clk (rising)                                     NA                              10.475      238.700      228.226
MEMREADMEM               clk (rising)                                     NA                              6.113       61.500       55.387 
MEMWRITEMEM              clk (rising)                                     NA                              12.339      231.100      218.761
RD2MEM_3[3]              clk (rising)                                     NA                              9.931       272.200      262.269
RD2MEM_5[5]              clk (rising)                                     NA                              9.885       272.200      262.315
RD2MEM_12[12]            clk (rising)                                     NA                              10.072      272.200      262.128
RD2MEM_15[15]            clk (rising)                                     NA                              9.719       272.200      262.481
RD2MEM_25[25]            clk (rising)                                     NA                              9.688       272.200      262.512
RD2MEM_27[27]            clk (rising)                                     NA                              9.989       272.200      262.211
RD2MEM_35[35]            clk (rising)                                     NA                              9.681       272.200      262.519
RD2MEM_40[40]            clk (rising)                                     NA                              9.672       272.200      262.528
RD2MEM_47[47]            clk (rising)                                     NA                              9.740       272.200      262.460
RD2MEM_49[49]            clk (rising)                                     NA                              10.792      272.200      261.408
RD2MEM_60[60]            clk (rising)                                     NA                              10.866      272.200      261.334
RD2MEM_63[63]            clk (rising)                                     NA                              10.472      272.200      261.728
REGWRITEMEM              clk (rising)                                     NA                              10.912      279.100      268.188
WRMEM[0]                 clk (rising)                                     NA                              11.182      66.300       55.118 
WRMEM[1]                 clk (rising)                                     NA                              11.100      66.300       55.200 
WRMEM[2]                 clk (rising)                                     NA                              11.436      65.400       53.964 
WRMEM[3]                 clk (rising)                                     NA                              11.200      65.400       54.200 
WRMEM[4]                 clk (rising)                                     NA                              12.104      67.900       55.796 
==========================================================================================================================================



====================================
@S0.0 |Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                         Arrival           
Instance                                 Reference     Type     Pin     Net               Time        Slack 
                                         Clock                                                              
------------------------------------------------------------------------------------------------------------
dut_inst.exmem1.aluout_out[8]            clk           FDC      Q       ALUOUTMEM[8]      0.050       51.514
dut_inst.exmem1.aluout_out[10]           clk           FDC      Q       ALUOUTMEM[10]     0.050       51.549
dut_inst.exmem1.aluout_out[9]            clk           FDC      Q       ALUOUTMEM[9]      0.050       51.739
dut_inst.exmem1.aluout_out[7]            clk           FDC      Q       ALUOUTMEM[7]      0.050       52.246
dut_inst.exmem1.aluout_out[6]            clk           FDC      Q       ALUOUTMEM[6]      0.050       52.257
dut_inst.exmem1.writeregister_out[2]     clk           FDC      Q       WRMEM[2]          0.050       53.964
dut_inst.exmem1.writeregister_out[3]     clk           FDC      Q       WRMEM[3]          0.050       54.200
dut_inst.exmem1.writeregister_out[0]     clk           FDC      Q       WRMEM[0]          0.050       55.118
dut_inst.exmem1.writeregister_out[1]     clk           FDC      Q       WRMEM[1]          0.050       55.200
dut_inst.exmem1.memread_out              clk           FDC      Q       MEMREADMEM        0.050       55.387
============================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                   Required           
Instance            Reference     Type     Pin               Net               Time         Slack 
                    Clock                                                                         
--------------------------------------------------------------------------------------------------
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[8]      ALUOUTMEM[8]      62.000       51.514
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[10]     ALUOUTMEM[10]     62.000       51.549
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[9]      ALUOUTMEM[9]      62.000       51.739
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[7]      ALUOUTMEM[7]      62.000       52.246
ALUOUTMEM[0:59]     clk           Port     ALUOUTMEM[6]      ALUOUTMEM[6]      62.000       52.257
WRMEM[4:0]          clk           Port     WRMEM[2]          WRMEM[2]          65.400       53.964
WRMEM[4:0]          clk           Port     WRMEM[3]          WRMEM[3]          65.400       54.200
WRMEM[4:0]          clk           Port     WRMEM[0]          WRMEM[0]          66.300       55.118
WRMEM[4:0]          clk           Port     WRMEM[1]          WRMEM[1]          66.300       55.200
MEMREADMEM          clk           Port     MEMREADMEM        MEMREADMEM        61.500       55.387
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      62.000
    = Required time:                         62.000

    - Propagation time:                      10.486
    = Slack (non-critical) :                 51.514

    Number of logic level(s):                1
    Starting point:                          dut_inst.exmem1.aluout_out[8] / Q
    Ending point:                            ALUOUTMEM[0:59] / ALUOUTMEM[8]
    The start point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    The end   point is clocked by            NA
    -Timing constraint applied as path with max delay (datapathonly) 62.000000 (rise_from [get_clocks -include_generated_clocks clk] to p:ALUOUTMEM[8])

Instance / Net                             Pin              Pin               Arrival      No. of         Location       
Name                              Type     Name             Dir     Delay     Time         Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------
dut_inst.exmem1.aluout_out[8]     FDC      Q                Out     0.050     0.050 r      -              (TILE_x325y741)
ALUOUTMEM[8]                      Net      -                -       9.410     -            3              -              
ALUOUTMEM_obuf[8]                 OBUF     I                In      -         9.460 r      -              (TILE_x680y549)
ALUOUTMEM_obuf[8]                 OBUF     O                Out     1.026     10.486 r     -              (TILE_x680y549)
ALUOUTMEM[8]                      Net      -                -       0.000     -            1              -              
ALUOUTMEM[0:59]                   Port     ALUOUTMEM[8]     Out     -         10.486 r     -              -              
=========================================================================================================================
Total path delay (propagation time + setup) of 10.486 is 1.076(10.3%) logic and 9.410(89.7%) route.


Start clock path:

Instance / Net                                Pin      Pin               Arrival     No. of         Location       
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------
Start Clock :                     clk                                                                              
------------                                                                                                       
clk                               Port        clk      In      -         0.000 r     -              -              
clk                               Net         -        -       0.000     -           1              -              
clk_ibufgds                       IBUFGDS     I        In      -         0.000 r     -              (TILE_x562y641)
clk_ibufgds                       IBUFGDS     O        Out     0.509     0.509 r     -              (TILE_x562y641)
clk_bufg                          Net         -        -       0.288     -           1              -              
clk_bufg                          BUFG        I        In      -         0.797 r     -              (TILE_x403y719)
clk_bufg                          BUFG        O        Out     0.101     0.898 r     -              (TILE_x403y719)
clkz                              Net         -        -       0.000     -           140            -              
dut_inst.exmem1.aluout_out[8]     FDC         C        In      -         0.898 r     -              (TILE_x325y741)
===================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_refclk_100
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                                                      Arrival          
Instance                                                                          Reference            Type        Pin     Net                                                  Time        Slack
                                                                                  Clock                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     Q31     phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     4.822       9.132
hstdm_clkgen_1200_bank60.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     Q31     phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     4.822       9.132
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     Q31     phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     4.822       9.165
hstdm_clkgen_1200_bank69.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1        hstdm_refclk_100     SRLC32E     Q31     rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        4.822       9.165
hstdm_clkgen_1200_bank71.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1        hstdm_refclk_100     SRLC32E     Q31     rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        4.822       9.165
hstdm_clkgen_1200_bank60.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1        hstdm_refclk_100     SRLC32E     Q31     rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        4.822       9.170
hstdm_clkgen_1200_bank71.ar_locked.R1                                             hstdm_refclk_100     FDP         Q       locked_inv_sync                                      4.256       9.177
hstdm_clkgen_1200_bank71.rst_delay.out                                            hstdm_refclk_100     FDE         Q       rst_wire                                             4.256       9.177
hstdm_clkgen_1200_bank36.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     hstdm_refclk_100     SRLC32E     Q31     phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     4.822       9.216
hstdm_clkgen_1200_bank36.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1        hstdm_refclk_100     SRLC32E     Q31     rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        4.822       9.216
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                                                      Required          
Instance                                                                          Reference            Type        Pin     Net                                                  Time         Slack
                                                                                  Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     hstdm_refclk_100     SRLC32E     D       phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     14.220       9.132
hstdm_clkgen_1200_bank60.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     hstdm_refclk_100     SRLC32E     D       phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     14.220       9.132
hstdm_clkgen_1200_bank69.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     hstdm_refclk_100     SRLC32E     D       phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     14.220       9.165
hstdm_clkgen_1200_bank71.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2        hstdm_refclk_100     SRLC32E     D       rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        14.220       9.165
hstdm_clkgen_1200_bank69.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2        hstdm_refclk_100     SRLC32E     D       rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        14.220       9.165
hstdm_clkgen_1200_bank60.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2        hstdm_refclk_100     SRLC32E     D       rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        14.220       9.170
hstdm_clkgen_1200_bank71.BSC_RST                                                  hstdm_refclk_100     FDP         D       bs_rst_2                                             14.224       9.177
hstdm_clkgen_1200_bank36.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     hstdm_refclk_100     SRLC32E     D       phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]     14.220       9.216
hstdm_clkgen_1200_bank36.rst_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2        hstdm_refclk_100     SRLC32E     D       rst_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]        14.220       9.216
hstdm_clkgen_1200_bank36.phy_en_delay.out                                         hstdm_refclk_100     FDE         CE      N_4_mux_i                                            14.177       9.247
==================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.014
    + Clock delay at ending point:           4.206
    = Required time:                         14.220

    - Propagation time:                      0.882
    - Clock delay at starting point:         4.206
    = Slack (non-critical) :                 9.132

    Number of logic level(s):                0
    Starting point:                          hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1 / Q31
    Ending point:                            hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2 / D
    The start point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            hstdm_refclk_100 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                Pin      Pin               Arrival     No. of         Location       
Name                                                                              Type        Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     SRLC32E     Q31      Out     0.616     4.822 r     -              (TILE_x611y777)
phy_en_delay.DLY.SRL\.SYNC\.delay_tmp_array_1[0]                                  Net         -        -       0.266     -           1              -              
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     SRLC32E     D        In      -         5.088 r     -              (TILE_x612y779)
===================================================================================================================================================================
Total path delay (propagation time + setup) of 0.868 is 0.602(69.3%) logic and 0.266(30.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                        Pin                  Pin               Arrival     No. of         Location       
Name                                                                              Type                Name                 Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                                      bsa19_system_ip     hstdm_refclk_100     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                                                     Net                 -                    -       4.105     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                                                 BUFG                I                    In      -         4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                                                 BUFG                O                    Out     0.101     4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                                                       Net                 -                    -       0.000     -           87             -              
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_1     SRLC32E             CLK                  In      -         4.206 r     -              (TILE_x611y777)
=======================================================================================================================================================================================


End clock path:

Instance / Net                                                                                        Pin                  Pin               Arrival     No. of         Location       
Name                                                                              Type                Name                 Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                                      bsa19_system_ip     hstdm_refclk_100     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                                                     Net                 -                    -       4.105     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                                                 BUFG                I                    In      -         4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                                                 BUFG                O                    Out     0.101     4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                                                       Net                 -                    -       0.000     -           87             -              
hstdm_clkgen_1200_bank71.phy_en_delay.DLY.SRL\.SYNC\.delay_SRL\.SYNC\.delay_2     SRLC32E             CLK                  In      -         4.206 r     -              (TILE_x612y779)
=======================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block6_div2
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                                Arrival          
Instance                                                Reference                               Type            Pin      Net                    Time        Slack
                                                        Clock                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.260       0.691
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.248       0.698
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.226       0.708
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.226       0.708
cpm_rcv_HSTDM_4_FB1_B2_D_4.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.260       0.718
cpm_rcv_HSTDM_4_FB1_B2_D_4.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.248       0.725
cpm_rcv_HSTDM_4_FB1_B2_D_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[2]     rx_core.Q_odata[2]     1.260       0.731
cpm_rcv_HSTDM_4_FB1_B2_D_4.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[0]     rx_core.Q_odata[0]     1.226       0.735
cpm_rcv_HSTDM_4_FB1_B2_D_4.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[1]     rx_core.Q_odata[1]     1.226       0.735
cpm_rcv_HSTDM_4_FB1_B2_D_8.rx_core.bitslice_rx_data     hstdm_rxclk_1200_bank36_block6_div2     RX_BITSLICE     Q[3]     rx_core.Q_odata[3]     1.248       0.738
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                                  Required          
Instance                                                     Reference                               Type     Pin     Net                              Time         Slack
                                                             Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.data_out.data_out[1]      hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[1]     3.976        0.691
cpm_rcv_HSTDM_4_FB1_B2_D_4.rx_core.data_out.data_out[1]      hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[1]     3.976        0.718
cpm_rcv_HSTDM_4_FB1_B2_D_8.rx_core.data_out.data_out[2]      hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[2]     3.976        0.731
cpm_rcv_HSTDM_4_FB1_B2_B_5.rx_core.data_out.data_out[2]      hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[2]     3.976        0.761
cpm_rcv_HSTDM_4_FB1_B2_D_7.rx_core.data_out.data_out[2]      hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[2]     3.976        0.830
cpm_rcv_HSTDM_4_FB1_B2_A_3.rx_core.data_out.data_out[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[0]     3.976        0.869
cpm_rcv_HSTDM_4_FB1_B2_C_10.rx_core.data_out.data_out[0]     hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[0]     3.976        0.897
cpm_rcv_HSTDM_4_FB1_B2_D_1.rx_core.data_out.data_out[1]      hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[1]     3.976        0.897
cpm_rcv_HSTDM_4_FB1_B2_B_4.rx_core.data_out.data_out[2]      hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[2]     3.976        0.901
cpm_rcv_HSTDM_4_FB1_B2_A_4.rx_core.data_out.data_out[0]      hstdm_rxclk_1200_bank36_block6_div2     FDR      D       rx_core.rdata_all_current[0]     3.976        0.919
=========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.625
    = Required time:                         3.976

    - Propagation time:                      2.660
    - Clock delay at starting point:         0.625
    = Slack (non-critical) :                 0.691

    Number of logic level(s):                1
    Starting point:                          cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.bitslice_rx_data / Q[2]
    Ending point:                            cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.data_out.data_out[1] / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block6_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin FIFO_RD_CLK
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block6_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                                                                Pin      Pin               Arrival     No. of         Location       
Name                                                                          Type            Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.bitslice_rx_data                           RX_BITSLICE     Q[2]     Out     0.636     1.260 r     -              (TILE_x18y1071)
rx_core.Q_odata[2]                                                            Net             -        -       0.280     -           4              -              
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            I5       In      -         1.540 r     -              (TILE_x13y1075)
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]     LUT6            O        Out     0.058     1.599 r     -              (TILE_x13y1075)
dataout_3[1]                                                                  Net             -        -       1.686     -           2              -              
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.data_out.data_out[1]                       FDR             D        In      -         3.285 r     -              (TILE_x81y1038)
===================================================================================================================================================================
Total path delay (propagation time + setup) of 2.642 is 0.676(25.6%) logic and 1.966(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank36_block6                                                                                          
------------                                                                                                                                                                         
pin_M48                                                      Port                                    pin_M48            In      -          0.000 r     -              -              
pin_M48                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_M48                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block6.hstdm_rxclk_in            Net                                     -                  -       0.607      -           1              -              
hstdm_clkgen_1200_rx_bank36_block6.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.115 r     -              (TILE_x17y1071)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block6_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block6.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.115     0.000 r     -              (TILE_x17y1071)
hstdm_clkgen_1200_rx_bank36_block6.fifo_wrclk_out            Net                                     -                  -       0.523      -           2              -              
hstdm_clkgen_1200_rx_bank36_block6.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.523 r     -              (TILE_x6y1069) 
hstdm_clkgen_1200_rx_bank36_block6.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.625 r     -              (TILE_x6y1069) 
hstdm_clkgen_1200_rx_bank36_block6.fifo_rd_clk               Net                                     -                  -       0.000      -           2688           -              
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.bitslice_rx_data          RX_BITSLICE                             FIFO_RD_CLK        In      -          0.625 r     -              (TILE_x18y1071)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank36_block6                                                                                          
------------                                                                                                                                                                         
pin_M48                                                      Port                                    pin_M48            In      -          0.000 r     -              -              
pin_M48                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_M48                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block6.hstdm_rxclk_in            Net                                     -                  -       0.607      -           1              -              
hstdm_clkgen_1200_rx_bank36_block6.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.115 r     -              (TILE_x17y1071)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block6_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block6.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.115     0.000 r     -              (TILE_x17y1071)
hstdm_clkgen_1200_rx_bank36_block6.fifo_wrclk_out            Net                                     -                  -       0.523      -           2              -              
hstdm_clkgen_1200_rx_bank36_block6.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.523 r     -              (TILE_x6y1069) 
hstdm_clkgen_1200_rx_bank36_block6.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.625 r     -              (TILE_x6y1069) 
hstdm_clkgen_1200_rx_bank36_block6.fifo_rd_clk               Net                                     -                  -       0.000      -           2688           -              
cpm_rcv_HSTDM_4_FB1_B2_A_8.rx_core.data_out.data_out[1]      FDR                                     C                  In      -          0.625 r     -              (TILE_x81y1038)
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_rxclk_1200_bank36_block6_div4
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                           Arrival          
Instance                              Reference                               Type     Pin     Net                       Time        Slack
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_6.bitslip_reset[35]     hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_reset_out[35]     0.910       2.450
hstdm_trainer_6.bitslip_pulse[5]      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[5]      0.872       2.496
hstdm_trainer_6.bitslip_reset[37]     hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_reset_out[37]     0.909       2.516
hstdm_trainer_6.bitslip_reset[32]     hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_reset_out[32]     0.873       2.557
hstdm_trainer_6.bitslip_pulse[2]      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[2]      0.898       2.581
hstdm_trainer_6.bitslip_pulse[31]     hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[31]     0.876       2.586
hstdm_trainer_6.bitslip_pulse[17]     hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[17]     0.873       2.598
hstdm_trainer_6.bitslip_pulse[23]     hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[23]     0.872       2.608
hstdm_trainer_6.bitslip_pulse[7]      hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_pulse_out[7]      1.125       2.619
hstdm_trainer_6.bitslip_reset[33]     hstdm_rxclk_1200_bank36_block6_div4     FDC      Q       bitslip_reset_out[33]     0.770       2.660
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                              Starting                                                                                                        Required          
Instance                                                                      Reference                               Type     Pin     Net                                                    Time         Slack
                                                                              Clock                                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_rcv_HSTDM_4_FB1_B2_A_6.bitslip_reset_local                                hstdm_rxclk_1200_bank36_block6_div4     FDS      D       bitslip_reset_in                                       3.976        2.450
cpm_rcv_HSTDM_4_FB1_B2_D_4.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ      hstdm_rxclk_1200_bank36_block6_div4     FD       D       bitslip_pulse_in                                       3.976        2.496
cpm_rcv_HSTDM_4_FB1_B2_A_4.bitslip_reset_local                                hstdm_rxclk_1200_bank36_block6_div4     FDS      D       bitslip_reset_in                                       3.976        2.516
cpm_rcv_HSTDM_4_FB1_B2_B_9.bitslip_reset_local                                hstdm_rxclk_1200_bank36_block6_div4     FDS      D       bitslip_reset_in                                       3.976        2.557
cpm_rcv_HSTDM_4_FB1_B2_D_4.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ      hstdm_rxclk_1200_bank36_block6_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.994        2.563
cpm_rcv_HSTDM_4_FB1_B2_D_11.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank36_block6_div4     FD       D       bitslip_pulse_in                                       3.976        2.581
cpm_rcv_HSTDM_4_FB1_B2_B_10.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ     hstdm_rxclk_1200_bank36_block6_div4     FD       D       bitslip_pulse_in                                       3.976        2.586
cpm_rcv_HSTDM_4_FB1_B2_C_6.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr2.IntQ      hstdm_rxclk_1200_bank36_block6_div4     FD       D       bitslip_pulse_in                                       3.976        2.598
cpm_rcv_HSTDM_4_FB1_B2_B_2.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ      hstdm_rxclk_1200_bank36_block6_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.994        2.608
cpm_rcv_HSTDM_4_FB1_B2_D_6.rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntQ      hstdm_rxclk_1200_bank36_block6_div4     FD       D       rx_core.ICE_BASE4\.PulseGenBitSlip.fdcr1.IntDceR_0     3.994        2.619
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.018
    + Clock delay at ending point:           0.625
    = Required time:                         3.976

    - Propagation time:                      0.665
    - Clock delay at starting point:         0.861
    = Slack (non-critical) :                 2.450

    Number of logic level(s):                0
    Starting point:                          hstdm_trainer_6.bitslip_reset[35] / Q
    Ending point:                            cpm_rcv_HSTDM_4_FB1_B2_A_6.bitslip_reset_local / D
    The start point is clocked by            hstdm_rxclk_1200_bank36_block6_div4 [rising] (rise=0.000 fall=3.333 period=6.667) on pin C
    The end   point is clocked by            hstdm_rxclk_1200_bank36_block6_div2 [rising] (rise=0.000 fall=1.667 period=3.333) on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of         Location       
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------
hstdm_trainer_6.bitslip_reset[35]                  FDC      Q        Out     0.050     0.910 r     -              (TILE_x29y1084)
bitslip_reset_out[35]                              Net      -        -       0.615     -           1              -              
cpm_rcv_HSTDM_4_FB1_B2_A_6.bitslip_reset_local     FDS      D        In      -         1.525 r     -              (TILE_x8y1092) 
=================================================================================================================================
Total path delay (propagation time + setup) of 0.647 is 0.032(4.9%) logic and 0.615(95.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank36_block6                                                                                          
------------                                                                                                                                                                         
pin_M48                                                      Port                                    pin_M48            In      -          0.000 r     -              -              
pin_M48                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_M48                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block6.hstdm_rxclk_in            Net                                     -                  -       0.607      -           1              -              
hstdm_clkgen_1200_rx_bank36_block6.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.115 r     -              (TILE_x17y1071)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block6_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block6.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.115     0.000 r     -              (TILE_x17y1071)
hstdm_clkgen_1200_rx_bank36_block6.fifo_wrclk_out            Net                                     -                  -       0.620      -           2              -              
hstdm_clkgen_1200_rx_bank36_block6.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              I                  In      -          0.620 r     -              (TILE_x1y1067) 
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block6_div4                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block6.BASE4\.rxclkdiv4_bufg     BUFGCE_DIV                              O                  Out     -0.620     0.000 r     -              (TILE_x1y1067) 
hstdm_clkgen_1200_rx_bank36_block6.rxclkdiv4                 Net                                     -                  -       0.861      -           959            -              
hstdm_trainer_6.bitslip_reset[35]                            FDC                                     C                  In      -          0.861 r     -              (TILE_x29y1084)
=====================================================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin                Pin                Arrival     No. of         Location       
Name                                                         Type                                    Name               Dir     Delay      Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                hstdm_rxclk_1200_bank36_block6                                                                                          
------------                                                                                                                                                                         
pin_M48                                                      Port                                    pin_M48            In      -          0.000 r     -              -              
pin_M48                                                      Net                                     -                  -       0.000      -           1              -              
ibufds_pin_M48                                               IBUFDS                                  I                  In      -          0.000 r     -              (TILE_x0y1068) 
ibufds_pin_M48                                               IBUFDS                                  O                  Out     0.509      0.509 r     -              (TILE_x0y1068) 
hstdm_clkgen_1200_rx_bank36_block6.hstdm_rxclk_in            Net                                     -                  -       0.607      -           1              -              
hstdm_clkgen_1200_rx_bank36_block6.bitslice_rx_clock         RX_BITSLICE                             DATAIN             In      -          1.115 r     -              (TILE_x17y1071)
---------------                                                                                                                                                                      
Derived Clock :                                              hstdm_rxclk_1200_bank36_block6_div2                                                                                     
---------------                                                                                                                                                                      
hstdm_clkgen_1200_rx_bank36_block6.bitslice_rx_clock         RX_BITSLICE                             FIFO_WRCLK_OUT     Out     -1.115     0.000 r     -              (TILE_x17y1071)
hstdm_clkgen_1200_rx_bank36_block6.fifo_wrclk_out            Net                                     -                  -       0.523      -           2              -              
hstdm_clkgen_1200_rx_bank36_block6.BASE4\.rxclkdiv2_bufg     BUFGCE                                  I                  In      -          0.523 r     -              (TILE_x6y1069) 
hstdm_clkgen_1200_rx_bank36_block6.BASE4\.rxclkdiv2_bufg     BUFGCE                                  O                  Out     0.101      0.625 r     -              (TILE_x6y1069) 
hstdm_clkgen_1200_rx_bank36_block6.fifo_rd_clk               Net                                     -                  -       0.000      -           2688           -              
cpm_rcv_HSTDM_4_FB1_B2_A_6.bitslip_reset_local               FDS                                     C                  In      -          0.625 r     -              (TILE_x8y1092) 
=====================================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank36_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                                  Arrival          
Instance                                                                           Reference                        Type     Pin     Net                                                     Time        Slack
                                                                                   Clock                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank36_div2     FDC      Q       txctrl_sync[1]                                          1.003       1.519
cpm_snd_HSTDM_4_FB1_B2_A_0.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank36_div2     FDC      Q       txctrl_sync[1]                                          1.003       2.275
cpm_snd_HSTDM_4_FB1_B2_A_0.ar_tx_ctrl0.R1                                          hstdm_txclk_1200_bank36_div2     FDC      Q       txctrl_sync[0]                                          1.003       2.655
cpm_snd_HSTDM_4_FB1_B2_A_1.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14]     hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.scrambler_out[3]                  1.003       2.655
cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl0.R0                                          hstdm_txclk_1200_bank36_div2     FDC      Q       ar_tx_ctrl0.R0                                          1.003       2.687
cpm_snd_HSTDM_4_FB1_B2_A_0.ar_tx_ctrl1.R0                                          hstdm_txclk_1200_bank36_div2     FDC      Q       ar_tx_ctrl1.R0                                          1.003       2.699
cpm_snd_HSTDM_4_FB1_B2_A_0.ar_tx_ctrl0.R0                                          hstdm_txclk_1200_bank36_div2     FDC      Q       ar_tx_ctrl0.R0                                          1.003       2.713
cpm_snd_HSTDM_4_FB1_B2_A_0.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[3]      hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.BIT\[3\]\.scrambler.shift[3]      1.003       2.737
cpm_snd_HSTDM_4_FB1_B2_A_0.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[10]     hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[10]     1.003       2.756
cpm_snd_HSTDM_4_FB1_B2_A_0.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[11]     hstdm_txclk_1200_bank36_div2     FD       Q       training_bit_gen_inst.BIT\[0\]\.scrambler.shift[11]     1.003       2.789
==============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                        Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[2]     4.322        1.519
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[1]     4.322        1.627
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[0]     4.322        1.682
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[3]     4.322        1.728
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[0]     4.322        2.275
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[3]     4.322        2.283
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[2]     4.322        2.311
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank36_div2     FD       D       data_to_serdes[1]     4.322        2.337
cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl0.R1             hstdm_txclk_1200_bank36_div2     FDC      D       ar_tx_ctrl0.R0        4.304        2.687
cpm_snd_HSTDM_4_FB1_B2_A_0.ar_tx_ctrl1.R1             hstdm_txclk_1200_bank36_div2     FDC      D       ar_tx_ctrl1.R0        4.304        2.699
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.953
    = Required time:                         4.322

    - Propagation time:                      1.850
    - Clock delay at starting point:         0.953
    = Slack (non-critical) :                 1.519

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[2] / D
    The start point is clocked by            hstdm_txclk_1200_bank36_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank36_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location       
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     1.003 r     -              (TILE_x42y1067)
txctrl_sync[1]                                                         Net      -        -       0.611     -           4              -              
cpm_snd_HSTDM_4_FB1_B2_A_1.un3_data_in_mux[2]                          LUT2     I1       In      -         1.614 r     -              (TILE_x61y1083)
cpm_snd_HSTDM_4_FB1_B2_A_1.un3_data_in_mux[2]                          LUT2     O        Out     0.047     1.661 f     -              (TILE_x61y1083)
un3_data_in_mux[2]                                                     Net      -        -       1.095     -           1              -              
cpm_snd_HSTDM_4_FB1_B2_A_1.training_bit_gen_inst.data_to_serdes[2]     LUT4     I3       In      -         2.756 f     -              (TILE_x17y1068)
cpm_snd_HSTDM_4_FB1_B2_A_1.training_bit_gen_inst.data_to_serdes[2]     LUT4     O        Out     0.047     2.803 f     -              (TILE_x17y1068)
data_to_serdes[2]                                                      Net      -        -       0.000     -           1              -              
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[2]                      FD       D        In      -         2.803 f     -              (TILE_x22y1068)
=====================================================================================================================================================
Total path delay (propagation time + setup) of 1.814 is 0.108(5.9%) logic and 1.707(94.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       4.105      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           87             -              
hstdm_clkgen_1200_bank36.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          4.206 r     -              (TILE_x50y1058)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank36_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank36.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -4.206     0.000 r     -              (TILE_x50y1058)
hstdm_clkgen_1200_bank36.hstdm_txclkdiv2_local         Net                              -                    -       0.852      -           1              -              
hstdm_clkgen_1200_bank36.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.852 r     -              (TILE_x25y1073)
hstdm_clkgen_1200_bank36.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.953 r     -              (TILE_x25y1073)
hstdm_clkgen_1200_bank36.txclkdiv2                     Net                              -                    -       0.000      -           136            -              
cpm_snd_HSTDM_4_FB1_B2_A_1.ar_tx_ctrl1.R1              FDC                              C                    In      -          0.953 r     -              (TILE_x42y1067)
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       4.105      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           87             -              
hstdm_clkgen_1200_bank36.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          4.206 r     -              (TILE_x50y1058)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank36_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank36.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -4.206     0.000 r     -              (TILE_x50y1058)
hstdm_clkgen_1200_bank36.hstdm_txclkdiv2_local         Net                              -                    -       0.852      -           1              -              
hstdm_clkgen_1200_bank36.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.852 r     -              (TILE_x25y1073)
hstdm_clkgen_1200_bank36.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.953 r     -              (TILE_x25y1073)
hstdm_clkgen_1200_bank36.txclkdiv2                     Net                              -                    -       0.000      -           136            -              
cpm_snd_HSTDM_4_FB1_B2_A_1.tx_core.FF\.data_in[2]      FD                               C                    In      -          0.953 r     -              (TILE_x22y1068)
==========================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank60_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                                                                 Arrival          
Instance                                                                           Reference                        Type     Pin     Net                                                    Time        Slack
                                                                                   Clock                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_C2_C_6.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                                         0.866       1.338
cpm_snd_HSTDM_4_FB1_C2_D_3.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                                         0.866       1.373
cpm_snd_HSTDM_4_FB1_C2_C_0.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                                         0.866       1.528
cpm_snd_HSTDM_4_FB1_C2_C_1.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                                         0.866       1.712
cpm_snd_HSTDM_4_FB1_C2_D_2.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank60_div2     FDC      Q       txctrl_sync[1]                                         0.866       2.198
cpm_snd_HSTDM_4_FB1_C2_D_3.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.scrambler_out[1]                 0.866       2.667
cpm_snd_HSTDM_4_FB1_C2_C_6.ar_tx_ctrl1.R0                                          hstdm_txclk_1200_bank60_div2     FDC      Q       ar_tx_ctrl1.R0                                         0.866       2.683
cpm_snd_HSTDM_4_FB1_C2_C_0.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.scrambler_out[3]                 0.866       2.683
cpm_snd_HSTDM_4_FB1_C2_D_2.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14]     hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.scrambler_out[3]                 0.866       2.722
cpm_snd_HSTDM_4_FB1_C2_D_3.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[8]      hstdm_txclk_1200_bank60_div2     FD       Q       training_bit_gen_inst.BIT\[1\]\.scrambler.shift[8]     0.866       2.832
=============================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                        Type     Pin     Net                   Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_C2_C_6.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[3]     4.186        1.338
cpm_snd_HSTDM_4_FB1_C2_D_3.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[3]     4.186        1.373
cpm_snd_HSTDM_4_FB1_C2_C_0.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     4.186        1.528
cpm_snd_HSTDM_4_FB1_C2_C_6.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[0]     4.186        1.544
cpm_snd_HSTDM_4_FB1_C2_C_6.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     4.186        1.622
cpm_snd_HSTDM_4_FB1_C2_C_0.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[3]     4.186        1.657
cpm_snd_HSTDM_4_FB1_C2_C_6.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     4.186        1.680
cpm_snd_HSTDM_4_FB1_C2_C_1.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     4.186        1.712
cpm_snd_HSTDM_4_FB1_C2_C_1.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[2]     4.186        1.714
cpm_snd_HSTDM_4_FB1_C2_D_3.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank60_div2     FD       D       data_to_serdes[1]     4.186        1.744
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.817
    = Required time:                         4.186

    - Propagation time:                      2.032
    - Clock delay at starting point:         0.817
    = Slack (non-critical) :                 1.338

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_C2_C_6.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_C2_C_6.tx_core.FF\.data_in[3] / D
    The start point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank60_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location      
Name                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)                   
----------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_C2_C_6.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.866 r     -              (TILE_x587y97)
txctrl_sync[1]                                                         Net      -        -       0.805     -           4              -             
cpm_snd_HSTDM_4_FB1_C2_C_6.un3_data_in_mux[3]                          LUT2     I1       In      -         1.672 r     -              (TILE_x564y74)
cpm_snd_HSTDM_4_FB1_C2_C_6.un3_data_in_mux[3]                          LUT2     O        Out     0.047     1.719 f     -              (TILE_x564y74)
un3_data_in_mux[3]                                                     Net      -        -       1.100     -           1              -             
cpm_snd_HSTDM_4_FB1_C2_C_6.training_bit_gen_inst.data_to_serdes[3]     LUT4     I3       In      -         2.819 f     -              (TILE_x610y90)
cpm_snd_HSTDM_4_FB1_C2_C_6.training_bit_gen_inst.data_to_serdes[3]     LUT4     O        Out     0.029     2.848 f     -              (TILE_x610y90)
data_to_serdes[3]                                                      Net      -        -       0.000     -           1              -             
cpm_snd_HSTDM_4_FB1_C2_C_6.tx_core.FF\.data_in[3]                      FD       D        In      -         2.848 f     -              (TILE_x601y93)
====================================================================================================================================================
Total path delay (propagation time + setup) of 1.996 is 0.090(4.5%) logic and 1.906(95.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       4.105      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           87             -              
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          4.206 r     -              (TILE_x611y117)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank60_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -4.206     0.000 r     -              (TILE_x611y117)
hstdm_clkgen_1200_bank60.hstdm_txclkdiv2_local         Net                              -                    -       0.716      -           1              -              
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.716 r     -              (TILE_x614y81) 
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.817 r     -              (TILE_x614y81) 
hstdm_clkgen_1200_bank60.txclkdiv2                     Net                              -                    -       0.000      -           340            -              
cpm_snd_HSTDM_4_FB1_C2_C_6.ar_tx_ctrl1.R1              FDC                              C                    In      -          0.817 r     -              (TILE_x587y97) 
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       4.105      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           87             -              
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          4.206 r     -              (TILE_x611y117)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank60_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank60.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -4.206     0.000 r     -              (TILE_x611y117)
hstdm_clkgen_1200_bank60.hstdm_txclkdiv2_local         Net                              -                    -       0.716      -           1              -              
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.716 r     -              (TILE_x614y81) 
hstdm_clkgen_1200_bank60.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.817 r     -              (TILE_x614y81) 
hstdm_clkgen_1200_bank60.txclkdiv2                     Net                              -                    -       0.000      -           340            -              
cpm_snd_HSTDM_4_FB1_C2_C_6.tx_core.FF\.data_in[3]      FD                               C                    In      -          0.817 r     -              (TILE_x601y93) 
==========================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank69_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                                     Arrival          
Instance                                                                             Reference                        Type     Pin     Net                                        Time        Slack
                                                                                     Clock                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_CI1_P_18.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             1.069       1.475
cpm_snd_HSTDM_4_FB1_CI1_N_18.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             1.069       1.538
cpm_snd_HSTDM_4_FB1_CI1_N_17.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             1.069       1.953
cpm_snd_HSTDM_4_FB1_CI1_P_17.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank69_div2     FDC      Q       txctrl_sync[1]                             1.069       2.353
cpm_snd_HSTDM_4_FB1_CI1_P_17.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[3]     1.069       2.931
cpm_snd_HSTDM_4_FB1_CI1_N_17.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[2]     1.069       2.962
cpm_snd_HSTDM_4_FB1_CI1_P_17.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     1.069       2.964
cpm_snd_HSTDM_4_FB1_CI1_P_18.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     1.069       2.964
cpm_snd_HSTDM_4_FB1_CI1_N_17.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     1.069       2.964
cpm_snd_HSTDM_4_FB1_CI1_N_17.training_bit_gen_inst.BIT\[3\]\.scrambler.shift[14]     hstdm_txclk_1200_bank69_div2     FD       Q       training_bit_gen_inst.scrambler_out[3]     1.069       2.964
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                Required          
Instance                                                Reference                        Type     Pin     Net                   Time         Slack
                                                        Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_CI1_P_18.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]     4.389        1.475
cpm_snd_HSTDM_4_FB1_CI1_P_18.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]     4.389        1.533
cpm_snd_HSTDM_4_FB1_CI1_N_18.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]     4.389        1.538
cpm_snd_HSTDM_4_FB1_CI1_N_18.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[2]     4.389        1.538
cpm_snd_HSTDM_4_FB1_CI1_P_18.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[2]     4.389        1.933
cpm_snd_HSTDM_4_FB1_CI1_N_17.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[1]     4.389        1.953
cpm_snd_HSTDM_4_FB1_CI1_P_17.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]     4.389        2.353
cpm_snd_HSTDM_4_FB1_CI1_N_17.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[3]     4.389        2.378
cpm_snd_HSTDM_4_FB1_CI1_N_17.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[0]     4.389        2.379
cpm_snd_HSTDM_4_FB1_CI1_N_17.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank69_div2     FD       D       data_to_serdes[2]     4.389        2.389
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           1.019
    = Required time:                         4.389

    - Propagation time:                      1.894
    - Clock delay at starting point:         1.019
    = Slack (non-critical) :                 1.475

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_CI1_P_18.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_CI1_P_18.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank69_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank69_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of         Location       
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_CI1_P_18.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     1.069 r     -              (TILE_x594y626)
txctrl_sync[1]                                                           Net      -        -       0.761     -           4              -              
cpm_snd_HSTDM_4_FB1_CI1_P_18.un3_data_in_mux[0]                          LUT2     I1       In      -         1.830 r     -              (TILE_x568y643)
cpm_snd_HSTDM_4_FB1_CI1_P_18.un3_data_in_mux[0]                          LUT2     O        Out     0.047     1.877 r     -              (TILE_x568y643)
un3_data_in_mux[0]                                                       Net      -        -       1.008     -           1              -              
cpm_snd_HSTDM_4_FB1_CI1_P_18.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         2.885 r     -              (TILE_x610y622)
cpm_snd_HSTDM_4_FB1_CI1_P_18.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.029     2.914 r     -              (TILE_x610y622)
data_to_serdes[0]                                                        Net      -        -       0.000     -           1              -              
cpm_snd_HSTDM_4_FB1_CI1_P_18.tx_core.FF\.data_in[0]                      FD       D        In      -         2.914 r     -              (TILE_x597y643)
=======================================================================================================================================================
Total path delay (propagation time + setup) of 1.858 is 0.090(4.8%) logic and 1.769(95.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       4.105      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           87             -              
hstdm_clkgen_1200_bank69.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          4.206 r     -              (TILE_x584y637)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank69_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank69.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -4.206     0.000 r     -              (TILE_x584y637)
hstdm_clkgen_1200_bank69.hstdm_txclkdiv2_local         Net                              -                    -       0.918      -           1              -              
hstdm_clkgen_1200_bank69.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.918 r     -              (TILE_x613y617)
hstdm_clkgen_1200_bank69.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      1.019 r     -              (TILE_x613y617)
hstdm_clkgen_1200_bank69.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_CI1_P_18.ar_tx_ctrl1.R1            FDC                              C                    In      -          1.019 r     -              (TILE_x594y626)
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                           Pin                  Pin                Arrival     No. of         Location       
Name                                                    Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                            bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                           Net                              -                    -       4.105      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                       BUFG                             I                    In      -          4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                       BUFG                             O                    Out     0.101      4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                             Net                              -                    -       0.000      -           87             -              
hstdm_clkgen_1200_bank69.hstdm_plle3                    PLLE3_ADV                        CLKIN                In      -          4.206 r     -              (TILE_x584y637)
---------------                                                                                                                                                            
Derived Clock :                                         hstdm_txclk_1200_bank69_div2                                                                                       
---------------                                                                                                                                                            
hstdm_clkgen_1200_bank69.hstdm_plle3                    PLLE3_ADV                        CLKOUT1              Out     -4.206     0.000 r     -              (TILE_x584y637)
hstdm_clkgen_1200_bank69.hstdm_txclkdiv2_local          Net                              -                    -       0.918      -           1              -              
hstdm_clkgen_1200_bank69.TXCLKDIV2\.txclkdiv2_bufg      BUFGCE                           I                    In      -          0.918 r     -              (TILE_x613y617)
hstdm_clkgen_1200_bank69.TXCLKDIV2\.txclkdiv2_bufg      BUFGCE                           O                    Out     0.101      1.019 r     -              (TILE_x613y617)
hstdm_clkgen_1200_bank69.txclkdiv2                      Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_CI1_P_18.tx_core.FF\.data_in[0]     FD                               C                    In      -          1.019 r     -              (TILE_x597y643)
===========================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: hstdm_txclk_1200_bank71_div2
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                                                     Arrival          
Instance                                                                            Reference                        Type     Pin     Net                                        Time        Slack
                                                                                    Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_DI3_N_7.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.985       1.411
cpm_snd_HSTDM_4_FB1_DI3_P_8.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.985       1.605
cpm_snd_HSTDM_4_FB1_DI3_N_8.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.985       1.653
cpm_snd_HSTDM_4_FB1_DI3_P_7.ar_tx_ctrl1.R1                                          hstdm_txclk_1200_bank71_div2     FDC      Q       txctrl_sync[1]                             0.985       1.952
cpm_snd_HSTDM_4_FB1_DI3_N_7.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.scrambler_out[1]     0.985       2.769
cpm_snd_HSTDM_4_FB1_DI3_N_7.training_bit_gen_inst.BIT\[0\]\.scrambler.shift[14]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.scrambler_out[0]     0.985       2.928
cpm_snd_HSTDM_4_FB1_DI3_N_8.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.scrambler_out[1]     0.985       2.934
cpm_snd_HSTDM_4_FB1_DI3_P_7.training_bit_gen_inst.BIT\[1\]\.scrambler.shift[14]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.scrambler_out[1]     0.985       2.934
cpm_snd_HSTDM_4_FB1_DI3_P_7.training_bit_gen_inst.BIT\[2\]\.scrambler.shift[14]     hstdm_txclk_1200_bank71_div2     FD       Q       training_bit_gen_inst.scrambler_out[2]     0.985       2.934
cpm_snd_HSTDM_4_FB1_DI3_N_7.ar_tx_ctrl1.R0                                          hstdm_txclk_1200_bank71_div2     FDC      Q       ar_tx_ctrl1.R0                             0.985       2.945
==================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                Required          
Instance                                               Reference                        Type     Pin     Net                   Time         Slack
                                                       Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_DI3_N_7.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     4.304        1.411
cpm_snd_HSTDM_4_FB1_DI3_P_8.tx_core.FF\.data_in[0]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[0]     4.304        1.605
cpm_snd_HSTDM_4_FB1_DI3_N_8.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[3]     4.304        1.653
cpm_snd_HSTDM_4_FB1_DI3_N_8.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     4.304        1.654
cpm_snd_HSTDM_4_FB1_DI3_N_8.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     4.304        1.676
cpm_snd_HSTDM_4_FB1_DI3_N_7.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     4.304        1.746
cpm_snd_HSTDM_4_FB1_DI3_N_7.tx_core.FF\.data_in[3]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[3]     4.304        1.746
cpm_snd_HSTDM_4_FB1_DI3_P_8.tx_core.FF\.data_in[2]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[2]     4.304        1.814
cpm_snd_HSTDM_4_FB1_DI3_N_7.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     4.304        1.832
cpm_snd_HSTDM_4_FB1_DI3_P_7.tx_core.FF\.data_in[1]     hstdm_txclk_1200_bank71_div2     FD       D       data_to_serdes[1]     4.304        1.952
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            -0.036
    + Clock delay at ending point:           0.935
    = Required time:                         4.304

    - Propagation time:                      1.958
    - Clock delay at starting point:         0.935
    = Slack (non-critical) :                 1.411

    Number of logic level(s):                2
    Starting point:                          cpm_snd_HSTDM_4_FB1_DI3_N_7.ar_tx_ctrl1.R1 / Q
    Ending point:                            cpm_snd_HSTDM_4_FB1_DI3_N_7.tx_core.FF\.data_in[0] / D
    The start point is clocked by            hstdm_txclk_1200_bank71_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C
    The end   point is clocked by            hstdm_txclk_1200_bank71_div2 [rising] (rise=2.500 fall=4.167 period=3.333) on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of         Location       
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------------
cpm_snd_HSTDM_4_FB1_DI3_N_7.ar_tx_ctrl1.R1                              FDC      Q        Out     0.050     0.985 r     -              (TILE_x593y784)
txctrl_sync[1]                                                          Net      -        -       0.741     -           4              -              
cpm_snd_HSTDM_4_FB1_DI3_N_7.un3_data_in_mux[0]                          LUT2     I1       In      -         1.726 r     -              (TILE_x562y788)
cpm_snd_HSTDM_4_FB1_DI3_N_7.un3_data_in_mux[0]                          LUT2     O        Out     0.047     1.773 r     -              (TILE_x562y788)
un3_data_in_mux[0]                                                      Net      -        -       1.091     -           1              -              
cpm_snd_HSTDM_4_FB1_DI3_N_7.training_bit_gen_inst.data_to_serdes[0]     LUT4     I3       In      -         2.864 r     -              (TILE_x608y777)
cpm_snd_HSTDM_4_FB1_DI3_N_7.training_bit_gen_inst.data_to_serdes[0]     LUT4     O        Out     0.029     2.893 r     -              (TILE_x608y777)
data_to_serdes[0]                                                       Net      -        -       0.000     -           1              -              
cpm_snd_HSTDM_4_FB1_DI3_N_7.tx_core.FF\.data_in[0]                      FD       D        In      -         2.893 r     -              (TILE_x598y757)
======================================================================================================================================================
Total path delay (propagation time + setup) of 1.922 is 0.090(4.7%) logic and 1.832(95.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       4.105      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           87             -              
hstdm_clkgen_1200_bank71.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          4.206 r     -              (TILE_x588y774)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank71_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank71.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -4.206     0.000 r     -              (TILE_x588y774)
hstdm_clkgen_1200_bank71.hstdm_txclkdiv2_local         Net                              -                    -       0.834      -           1              -              
hstdm_clkgen_1200_bank71.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.834 r     -              (TILE_x614y785)
hstdm_clkgen_1200_bank71.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.935 r     -              (TILE_x614y785)
hstdm_clkgen_1200_bank71.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_DI3_N_7.ar_tx_ctrl1.R1             FDC                              C                    In      -          0.935 r     -              (TILE_x593y784)
==========================================================================================================================================================================


End clock path:

Instance / Net                                                                          Pin                  Pin                Arrival     No. of         Location       
Name                                                   Type                             Name                 Dir     Delay      Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip                  hstdm_refclk_100     Out     0.000      0.000 r     -              (TILE_x704y488)
sysip_inst.hstdm_refclk_100_c                          Net                              -                    -       4.105      -           1              -              
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             I                    In      -          4.105 r     -              (TILE_x626y175)
sysip_inst.bsa19_system_ip_u_cb_0                      BUFG                             O                    Out     0.101      4.206 r     -              (TILE_x626y175)
sysip_inst.hstdm_refclk_100                            Net                              -                    -       0.000      -           87             -              
hstdm_clkgen_1200_bank71.hstdm_plle3                   PLLE3_ADV                        CLKIN                In      -          4.206 r     -              (TILE_x588y774)
---------------                                                                                                                                                           
Derived Clock :                                        hstdm_txclk_1200_bank71_div2                                                                                       
---------------                                                                                                                                                           
hstdm_clkgen_1200_bank71.hstdm_plle3                   PLLE3_ADV                        CLKOUT1              Out     -4.206     0.000 r     -              (TILE_x588y774)
hstdm_clkgen_1200_bank71.hstdm_txclkdiv2_local         Net                              -                    -       0.834      -           1              -              
hstdm_clkgen_1200_bank71.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           I                    In      -          0.834 r     -              (TILE_x614y785)
hstdm_clkgen_1200_bank71.TXCLKDIV2\.txclkdiv2_bufg     BUFGCE                           O                    Out     0.101      0.935 r     -              (TILE_x614y785)
hstdm_clkgen_1200_bank71.txclkdiv2                     Net                              -                    -       0.000      -           272            -              
cpm_snd_HSTDM_4_FB1_DI3_N_7.tx_core.FF\.data_in[0]     FD                               C                    In      -          0.935 r     -              (TILE_x598y757)
==========================================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: umr2_clk
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                                Arrival           
Instance                                                            Reference     Type     Pin     Net                                                      Time        Slack 
                                                                    Clock                                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]             umr2_clk      FDR      Q       hstdm_cmd_script_ack                                     8.179       -4.785
pipelineReg_hstdm_controller_infopipe_data_out_1[3]                 umr2_clk      FD       Q       pipe_hstdm_controller_infopipe_data_out_1[3]             8.179       2.198 
pipelineReg_hstdm_training_monitor_6_infopipe_data_out_1[2]         umr2_clk      FD       Q       pipe_hstdm_training_monitor_6_infopipe_data_out_1[2]     8.179       2.928 
pipelineReg_hstdm_training_monitor_6_infopipe_empty_out_1           umr2_clk      FD       Q       pipe_hstdm_training_monitor_6_infopipe_empty_out_1       8.179       3.182 
hstdm_training_monitor_6.infopipe_snd_inst.infopipe_data_out[0]     umr2_clk      FDR      Q       infopipe_data_out[0]                                     8.179       3.380 
hstdm_training_monitor_6.infopipe_snd_inst.infopipe_data_out[1]     umr2_clk      FDR      Q       infopipe_data_out[1]                                     8.179       3.385 
pipelineReg_hstdm_memory_infopipe_empty_out_1                       umr2_clk      FD       Q       pipe_hstdm_memory_infopipe_empty_out_1                   8.179       3.461 
hstdm_training_monitor_6.infopipe_rcv_inst.infopipe_empty_out       umr2_clk      FDR      Q       infopipe_empty_out                                       8.179       3.489 
pipelineReg_hstdm_controller_infopipe_data_out_1[1]                 umr2_clk      FD       Q       pipe_hstdm_controller_infopipe_data_out_1[1]             8.179       3.546 
pipelineReg_hstdm_controller_infopipe_data_out_1[2]                 umr2_clk      FD       Q       pipe_hstdm_controller_infopipe_data_out_1[2]             8.179       3.546 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                 Starting                                                                         Required           
Instance                                                                         Reference     Type     Pin     Net                                               Time         Slack 
                                                                                 Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_cmd_script_ack_ff1                                        umr2_clk      FD       D       hstdm_cmd_script_ack                              3.567        -4.785
hstdm_training_monitor_6.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[3]                               18.147       2.198 
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local                 umr2_clk      FDR      D       infopipe_data_in[2]                               18.147       2.928 
hstdm_controller.infopipe_snd_inst.infopipe_empty_local                          umr2_clk      FDR      D       infopipe_empty_in                                 18.147       3.182 
pipelineReg_hstdm_training_monitor_6_infopipe_data_out[0]                        umr2_clk      FD       D       hstdm_training_monitor_6_infopipe_data_out[0]     18.147       3.380 
pipelineReg_hstdm_training_monitor_6_infopipe_data_out[1]                        umr2_clk      FD       D       hstdm_training_monitor_6_infopipe_data_out[1]     18.147       3.385 
hstdm_training_monitor_6.infopipe_snd_inst.infopipe_empty_local                  umr2_clk      FDR      D       infopipe_empty_in                                 18.147       3.461 
pipelineReg_hstdm_training_monitor_6_infopipe_empty_out                          umr2_clk      FD       D       hstdm_training_monitor_6_infopipe_empty_out       18.147       3.489 
hstdm_training_monitor_6.infopipe_rcv_inst.BIT\[1\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[1]                               18.147       3.546 
hstdm_training_monitor_6.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local     umr2_clk      FDR      D       infopipe_data_in[2]                               18.147       3.546 
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           1.549
    = Required time:                         3.567

    - Propagation time:                      0.223
    - Clock delay at starting point:         8.129
    = Slack (critical) :                     -4.785

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.infopipe_arbiter_inst.data_sent_out[0] / Q
    Ending point:                            hstdm_controller.hstdm_cmd_script_ack_ff1 / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of         Location       
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FDR      Q        Out     0.050     8.179 r     -              (TILE_x619y377)
hstdm_cmd_script_ack                                        Net      -        -       0.173     -           3              -              
hstdm_controller.hstdm_cmd_script_ack_ff1                   FD       D        In      -         8.352 r     -              (TILE_x618y378)
==========================================================================================================================================
Total path delay (propagation time + setup) of 0.205 is 0.032(15.5%) logic and 0.173(84.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                  Pin          Pin               Arrival     No. of         Location       
Name                                                        Type                Name         Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                       Net                 -            -       8.028     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                           BUFG                I            In      -         8.028 r     -              (TILE_x410y708)
sysip_inst.bsa19_system_ip_u_cb_1                           BUFG                O            Out     0.101     8.129 r     -              (TILE_x410y708)
sysip_inst.umr2_clk                                         Net                 -            -       0.000     -           485            -              
hstdm_controller.infopipe_arbiter_inst.data_sent_out[0]     FDR                 C            In      -         8.129 r     -              (TILE_x619y377)
=========================================================================================================================================================


End clock path:

Instance / Net                                                    Pin          Pin               Arrival     No. of         Location       
Name                                          Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                  bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                         Net                 -            -       1.448     -           1              -              
sysip_inst.bsa19_system_ip_u_cb               BUFG                I            In      -         1.448 r     -              (TILE_x656y445)
sysip_inst.bsa19_system_ip_u_cb               BUFG                O            Out     0.101     1.549 r     -              (TILE_x656y445)
sysip_inst.umr3_clk                           Net                 -            -       0.000     -           436            -              
hstdm_controller.hstdm_cmd_script_ack_ff1     FD                  C            In      -         1.549 r     -              (TILE_x618y378)
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           8.129
    = Required time:                         18.147

    - Propagation time:                      7.820
    - Clock delay at starting point:         8.129
    = Slack (non-critical) :                 2.198

    Number of logic level(s):                0
    Starting point:                          pipelineReg_hstdm_controller_infopipe_data_out_1[3] / Q
    Ending point:                            hstdm_training_monitor_6.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                                            Pin      Pin               Arrival      No. of         Location       
Name                                                                             Type     Name     Dir     Delay     Time         Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------
pipelineReg_hstdm_controller_infopipe_data_out_1[3]                              FD       Q        Out     0.050     8.179 r      -              (TILE_x289y808)
pipe_hstdm_controller_infopipe_data_out_1[3]                                     Net      -        -       7.771     -            1              -              
hstdm_training_monitor_6.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local     FDR      D        In      -         15.949 r     -              (TILE_x9y1050) 
================================================================================================================================================================
Total path delay (propagation time + setup) of 7.802 is 0.032(0.4%) logic and 7.771(99.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                              Pin          Pin               Arrival     No. of         Location       
Name                                                    Type                Name         Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                            bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                   Net                 -            -       8.028     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                       BUFG                I            In      -         8.028 r     -              (TILE_x410y708)
sysip_inst.bsa19_system_ip_u_cb_1                       BUFG                O            Out     0.101     8.129 r     -              (TILE_x410y708)
sysip_inst.umr2_clk                                     Net                 -            -       0.000     -           485            -              
pipelineReg_hstdm_controller_infopipe_data_out_1[3]     FD                  C            In      -         8.129 r     -              (TILE_x289y808)
=====================================================================================================================================================


End clock path:

Instance / Net                                                                                       Pin          Pin               Arrival     No. of         Location       
Name                                                                             Type                Name         Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                                     bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                                            Net                 -            -       8.028     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                                                BUFG                I            In      -         8.028 r     -              (TILE_x410y708)
sysip_inst.bsa19_system_ip_u_cb_1                                                BUFG                O            Out     0.101     8.129 r     -              (TILE_x410y708)
sysip_inst.umr2_clk                                                              Net                 -            -       0.000     -           485            -              
hstdm_training_monitor_6.infopipe_rcv_inst.BIT\[3\]\.RCV.infopipe_data_local     FDR                 C            In      -         8.129 r     -              (TILE_x9y1050) 
==============================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           8.129
    = Required time:                         18.147

    - Propagation time:                      7.090
    - Clock delay at starting point:         8.129
    = Slack (non-critical) :                 2.928

    Number of logic level(s):                0
    Starting point:                          pipelineReg_hstdm_training_monitor_6_infopipe_data_out_1[2] / Q
    Ending point:                            hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                                Pin      Pin               Arrival      No. of         Location       
Name                                                                 Type     Name     Dir     Delay     Time         Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------------------------
pipelineReg_hstdm_training_monitor_6_infopipe_data_out_1[2]          FD       Q        Out     0.050     8.179 r      -              (TILE_x384y709)
pipe_hstdm_training_monitor_6_infopipe_data_out_1[2]                 Net      -        -       7.041     -            1              -              
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local     FDR      D        In      -         15.219 r     -              (TILE_x622y377)
====================================================================================================================================================
Total path delay (propagation time + setup) of 7.072 is 0.032(0.4%) logic and 7.041(99.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                      Pin          Pin               Arrival     No. of         Location       
Name                                                            Type                Name         Dir     Delay     Time        Fan Out(s)                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                    bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                           Net                 -            -       8.028     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                               BUFG                I            In      -         8.028 r     -              (TILE_x410y708)
sysip_inst.bsa19_system_ip_u_cb_1                               BUFG                O            Out     0.101     8.129 r     -              (TILE_x410y708)
sysip_inst.umr2_clk                                             Net                 -            -       0.000     -           485            -              
pipelineReg_hstdm_training_monitor_6_infopipe_data_out_1[2]     FD                  C            In      -         8.129 r     -              (TILE_x384y709)
=============================================================================================================================================================


End clock path:

Instance / Net                                                                           Pin          Pin               Arrival     No. of         Location       
Name                                                                 Type                Name         Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                         bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                                Net                 -            -       8.028     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                                    BUFG                I            In      -         8.028 r     -              (TILE_x410y708)
sysip_inst.bsa19_system_ip_u_cb_1                                    BUFG                O            Out     0.101     8.129 r     -              (TILE_x410y708)
sysip_inst.umr2_clk                                                  Net                 -            -       0.000     -           485            -              
hstdm_memory.infopipe_rcv_inst.BIT\[2\]\.RCV.infopipe_data_local     FDR                 C            In      -         8.129 r     -              (TILE_x622y377)
==================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           8.129
    = Required time:                         18.147

    - Propagation time:                      6.836
    - Clock delay at starting point:         8.129
    = Slack (non-critical) :                 3.182

    Number of logic level(s):                0
    Starting point:                          pipelineReg_hstdm_training_monitor_6_infopipe_empty_out_1 / Q
    Ending point:                            hstdm_controller.infopipe_snd_inst.infopipe_empty_local / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                         Pin      Pin               Arrival      No. of         Location       
Name                                                          Type     Name     Dir     Delay     Time         Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------
pipelineReg_hstdm_training_monitor_6_infopipe_empty_out_1     FD       Q        Out     0.050     8.179 r      -              (TILE_x370y709)
pipe_hstdm_training_monitor_6_infopipe_empty_out_1            Net      -        -       6.786     -            1              -              
hstdm_controller.infopipe_snd_inst.infopipe_empty_local       FDR      D        In      -         14.965 r     -              (TILE_x597y376)
=============================================================================================================================================
Total path delay (propagation time + setup) of 6.818 is 0.032(0.5%) logic and 6.786(99.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                    Pin          Pin               Arrival     No. of         Location       
Name                                                          Type                Name         Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                  bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                         Net                 -            -       8.028     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                             BUFG                I            In      -         8.028 r     -              (TILE_x410y708)
sysip_inst.bsa19_system_ip_u_cb_1                             BUFG                O            Out     0.101     8.129 r     -              (TILE_x410y708)
sysip_inst.umr2_clk                                           Net                 -            -       0.000     -           485            -              
pipelineReg_hstdm_training_monitor_6_infopipe_empty_out_1     FD                  C            In      -         8.129 r     -              (TILE_x370y709)
===========================================================================================================================================================


End clock path:

Instance / Net                                                                  Pin          Pin               Arrival     No. of         Location       
Name                                                        Type                Name         Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                       Net                 -            -       8.028     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                           BUFG                I            In      -         8.028 r     -              (TILE_x410y708)
sysip_inst.bsa19_system_ip_u_cb_1                           BUFG                O            Out     0.101     8.129 r     -              (TILE_x410y708)
sysip_inst.umr2_clk                                         Net                 -            -       0.000     -           485            -              
hstdm_controller.infopipe_snd_inst.infopipe_empty_local     FDR                 C            In      -         8.129 r     -              (TILE_x597y376)
=========================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            -0.018
    + Clock delay at ending point:           8.129
    = Required time:                         18.147

    - Propagation time:                      6.638
    - Clock delay at starting point:         8.129
    = Slack (non-critical) :                 3.380

    Number of logic level(s):                0
    Starting point:                          hstdm_training_monitor_6.infopipe_snd_inst.infopipe_data_out[0] / Q
    Ending point:                            pipelineReg_hstdm_training_monitor_6_infopipe_data_out[0] / D
    The start point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C
    The end   point is clocked by            umr2_clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin C

Instance / Net                                                               Pin      Pin               Arrival      No. of         Location       
Name                                                                Type     Name     Dir     Delay     Time         Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_training_monitor_6.infopipe_snd_inst.infopipe_data_out[0]     FDR      Q        Out     0.050     8.179 r      -              (TILE_x68y1085)
infopipe_data_out[0]                                                Net      -        -       6.588     -            1              -              
pipelineReg_hstdm_training_monitor_6_infopipe_data_out[0]           FD       D        In      -         14.767 r     -              (TILE_x292y808)
===================================================================================================================================================
Total path delay (propagation time + setup) of 6.620 is 0.032(0.5%) logic and 6.588(99.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                          Pin          Pin               Arrival     No. of         Location       
Name                                                                Type                Name         Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                        bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                               Net                 -            -       8.028     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                                   BUFG                I            In      -         8.028 r     -              (TILE_x410y708)
sysip_inst.bsa19_system_ip_u_cb_1                                   BUFG                O            Out     0.101     8.129 r     -              (TILE_x410y708)
sysip_inst.umr2_clk                                                 Net                 -            -       0.000     -           485            -              
hstdm_training_monitor_6.infopipe_snd_inst.infopipe_data_out[0]     FDR                 C            In      -         8.129 r     -              (TILE_x68y1085)
=================================================================================================================================================================


End clock path:

Instance / Net                                                                    Pin          Pin               Arrival     No. of         Location       
Name                                                          Type                Name         Dir     Delay     Time        Fan Out(s)                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                                  bsa19_system_ip     umr2_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr2_clk_c                                         Net                 -            -       8.028     -           1              -              
sysip_inst.bsa19_system_ip_u_cb_1                             BUFG                I            In      -         8.028 r     -              (TILE_x410y708)
sysip_inst.bsa19_system_ip_u_cb_1                             BUFG                O            Out     0.101     8.129 r     -              (TILE_x410y708)
sysip_inst.umr2_clk                                           Net                 -            -       0.000     -           485            -              
pipelineReg_hstdm_training_monitor_6_infopipe_data_out[0]     FD                  C            In      -         8.129 r     -              (TILE_x292y808)
===========================================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: umr3_clk
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                     Arrival          
Instance                                          Reference     Type     Pin     Net                           Time        Slack
                                                  Clock                                                                         
--------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.data_out[1]      umr3_clk      FDE      Q       system_capim_data_out[1]      1.598       3.627
hstdm_controller.hstdm_ctrl_inst.data_out[23]     umr3_clk      FDE      Q       system_capim_data_out[23]     1.598       3.627
hstdm_controller.hstdm_ctrl_inst.data_out[25]     umr3_clk      FDE      Q       system_capim_data_out[25]     1.598       3.740
hstdm_controller.hstdm_ctrl_inst.data_out[2]      umr3_clk      FDE      Q       system_capim_data_out[2]      1.598       3.768
hstdm_controller.hstdm_ctrl_inst.data_out[20]     umr3_clk      FDE      Q       system_capim_data_out[20]     1.598       3.788
hstdm_memory.memory_core.data_out[30]             umr3_clk      FDE      Q       system_capim_data_out[30]     1.598       3.801
hstdm_controller.hstdm_ctrl_inst.data_out[12]     umr3_clk      FDE      Q       system_capim_data_out[12]     1.598       3.841
hstdm_controller.hstdm_ctrl_inst.data_out[18]     umr3_clk      FDE      Q       system_capim_data_out[18]     1.598       3.844
hstdm_memory.memory_core.data_out[2]              umr3_clk      FDE      Q       system_capim_data_out[2]      1.598       3.844
hstdm_memory.memory_core.data_out[7]              umr3_clk      FDE      Q       system_capim_data_out[7]      1.598       3.844
================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                                  Required          
Instance                         Reference     Type                Pin                      Net                                            Time         Slack
                                 Clock                                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_3[1]      hstdm_controller_system_capim_data_out[1]      8.000        3.627
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_3[23]     hstdm_controller_system_capim_data_out[23]     8.000        3.627
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_3[25]     hstdm_controller_system_capim_data_out[25]     8.000        3.740
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_3[2]      hstdm_controller_system_capim_data_out[2]      8.000        3.768
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_3[20]     hstdm_controller_system_capim_data_out[20]     8.000        3.788
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_2[30]     hstdm_memory_system_capim_data_out[30]         8.000        3.801
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_3[12]     hstdm_controller_system_capim_data_out[12]     8.000        3.841
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_2[2]      hstdm_memory_system_capim_data_out[2]          8.000        3.844
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_2[7]      hstdm_memory_system_capim_data_out[7]          8.000        3.844
sysip_inst.bsa19_system_ip_u     umr3_clk      bsa19_system_ip     capim2_data_in_2[12]     hstdm_memory_system_capim_data_out[12]         8.000        3.844
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    = Required time:                         8.000

    - Propagation time:                      2.824
    - Clock delay at starting point:         1.549
    = Slack (non-critical) :                 3.627

    Number of logic level(s):                0
    Starting point:                          hstdm_controller.hstdm_ctrl_inst.data_out[1] / Q
    Ending point:                            sysip_inst.bsa19_system_ip_u / capim2_data_in_3[1]
    The start point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                       Pin                     Pin               Arrival     No. of         Location       
Name                                             Type                Name                    Dir     Delay     Time        Fan Out(s)                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_controller.hstdm_ctrl_inst.data_out[1]     FDE                 Q                       Out     0.050     1.598 r     -              (TILE_x605y399)
system_capim_data_out[1]                         Net                 -                       -       2.774     -           1              -              
sysip_inst.bsa19_system_ip_u                     bsa19_system_ip     capim2_data_in_3[1]     In      -         4.373 r     -              (TILE_x704y488)
=========================================================================================================================================================
Total path delay (propagation time + setup) of 2.824 is 0.050(1.8%) logic and 2.774(98.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                       Pin          Pin               Arrival     No. of         Location       
Name                                             Type                Name         Dir     Delay     Time        Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                     bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                            Net                 -            -       1.448     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                  BUFG                I            In      -         1.448 r     -              (TILE_x656y445)
sysip_inst.bsa19_system_ip_u_cb                  BUFG                O            Out     0.101     1.549 r     -              (TILE_x656y445)
sysip_inst.umr3_clk                              Net                 -            -       0.000     -           436            -              
hstdm_controller.hstdm_ctrl_inst.data_out[1]     FDE                 C            In      -         1.549 r     -              (TILE_x605y399)
==============================================================================================================================================




====================================
@S0.0 |Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                       Arrival          
Instance                         Reference     Type                Pin                       Net                                                Time        Slack
                                 Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     umr3_reset                umr3_reset                                         0.000       6.101
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_enable_out_2       hstdm_system_capim_interface_enable_memory_out     0.000       6.106
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_wr_out_2           hstdm_system_capim_interface_mem_wr_out            0.000       6.106
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[26]     hstdm_system_capim_interface_mem_data_out[26]      0.000       6.110
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[25]     hstdm_system_capim_interface_mem_data_out[25]      0.000       6.165
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[27]     hstdm_system_capim_interface_mem_data_out[27]      0.000       6.534
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_rd_out_2           hstdm_system_capim_interface_mem_rd_out            0.000       6.673
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[8]      hstdm_system_capim_interface_mem_data_out[8]       0.000       6.689
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[12]     hstdm_system_capim_interface_mem_data_out[12]      0.000       6.703
sysip_inst.bsa19_system_ip_u     System        bsa19_system_ip     capim2_data_out_2[7]      hstdm_system_capim_interface_mem_data_out[7]       0.000       6.713
=================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                       Required          
Instance                                                 Reference     Type         Pin         Net                                     Time         Slack
                                                         Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------
hstdm_memory.memory_core.rd_addr_to_memory[27]           System        FDE          D           memory_core.rd_addr_to_memory_s[27]     9.585        6.101
hstdm_memory.memory_core.rd_addr_to_memory[26]           System        FDE          D           memory_core.rd_addr_to_memory_s[26]     9.567        6.161
hstdm_memory.memory_core.rd_addr_to_memory[25]           System        FDE          D           memory_core.rd_addr_to_memory_s[25]     9.567        6.202
hstdm_memory.memory_core.memory_inst_memory_inst_0_0     System        RAMB18E2     ENARDEN     memory_core.mem_rd_en                   9.014        6.673
hstdm_memory.memory_core.rd_addr_to_memory[20]           System        FDE          D           memory_core.rd_addr_to_memory_s[20]     9.567        6.704
hstdm_memory.memory_core.rd_addr_to_memory[22]           System        FDE          D           memory_core.rd_addr_to_memory_s[22]     9.567        6.707
hstdm_memory.memory_core.rd_addr_to_memory[23]           System        FDE          D           memory_core.rd_addr_to_memory_s[23]     9.567        6.710
hstdm_memory.memory_core.rd_addr_to_memory[21]           System        FDE          D           memory_core.rd_addr_to_memory_s[21]     9.567        6.711
hstdm_memory.memory_core.rd_addr_to_memory[19]           System        FDE          D           memory_core.rd_addr_to_memory_s[19]     9.567        6.724
hstdm_memory.memory_core.rd_addr_to_memory[16]           System        FDE          D           memory_core.rd_addr_to_memory_s[16]     9.567        6.732
==========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            -0.036
    + Clock delay at ending point:           1.549
    = Required time:                         9.585

    - Propagation time:                      3.484
    = Slack (non-critical) :                 6.101

    Number of logic level(s):                3
    Starting point:                          sysip_inst.bsa19_system_ip_u / umr3_reset
    Ending point:                            hstdm_memory.memory_core.rd_addr_to_memory[27] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            umr3_clk [rising] (rise=0.000 fall=4.000 period=8.000) on pin C

Instance / Net                                                             Pin            Pin               Arrival     No. of         Location       
Name                                                   Type                Name           Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                           bsa19_system_ip     umr3_reset     Out     0.000     0.000 r     -              (TILE_x704y488)
umr3_reset                                             Net                 -              -       2.443     -           95             -              
hstdm_memory.memory_core.rd_addr_to_memory_193_b0      LUT5                I4             In      -         2.443 r     -              (TILE_x614y392)
hstdm_memory.memory_core.rd_addr_to_memory_193_b0      LUT5                O              Out     0.067     2.510 f     -              (TILE_x614y392)
memory_core.rd_addr_to_memory_qxu[26]                  Net                 -              -       0.601     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_cry[26]     CARRY8              S[3]           In      -         3.110 f     -              (TILE_x629y377)
hstdm_memory.memory_core.rd_addr_to_memory_cry[26]     CARRY8              CO[3]          Out     0.094     3.204 r     -              (TILE_x629y377)
memory_core.rd_addr_to_memory_cry[26]                  Net                 -              -       0.251     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory_s[27]       LUT2                I1             In      -         3.455 r     -              (TILE_x628y380)
hstdm_memory.memory_core.rd_addr_to_memory_s[27]       LUT2                O              Out     0.029     3.484 r     -              (TILE_x628y380)
memory_core.rd_addr_to_memory_s[27]                    Net                 -              -       0.000     -           1              -              
hstdm_memory.memory_core.rd_addr_to_memory[27]         FDE                 D              In      -         3.484 r     -              (TILE_x627y381)
======================================================================================================================================================
Total path delay (propagation time + setup) of 3.448 is 0.154(4.5%) logic and 3.294(95.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


End clock path:

Instance / Net                                                         Pin          Pin               Arrival     No. of         Location       
Name                                               Type                Name         Dir     Delay     Time        Fan Out(s)                    
------------------------------------------------------------------------------------------------------------------------------------------------
sysip_inst.bsa19_system_ip_u                       bsa19_system_ip     umr3_clk     Out     0.000     0.000 r     -              (TILE_x704y488)
sysip_inst.umr3_clk_c                              Net                 -            -       1.448     -           1              -              
sysip_inst.bsa19_system_ip_u_cb                    BUFG                I            In      -         1.448 r     -              (TILE_x656y445)
sysip_inst.bsa19_system_ip_u_cb                    BUFG                O            Out     0.101     1.549 r     -              (TILE_x656y445)
sysip_inst.umr3_clk                                Net                 -            -       0.000     -           436            -              
hstdm_memory.memory_core.rd_addr_to_memory[27]     FDE                 C            In      -         1.549 r     -              (TILE_x627y381)
================================================================================================================================================




====================================
@S0.0 |Detailed Report for Paths without Starting Clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                 Arrival            
Instance         Reference     Type     Pin              Net              Time        Slack  
                 Clock                                                                       
---------------------------------------------------------------------------------------------
WREX[0:3]        NA            Port     WREX[2]          WREX[2]          0.000       66.649 
WREX[0:3]        NA            Port     WREX[3]          WREX[3]          0.000       66.971 
WREX[0:3]        NA            Port     WREX[0]          WREX[0]          0.000       68.187 
WREX[0:3]        NA            Port     WREX[1]          WREX[1]          0.000       68.265 
MEMREADEX        NA            Port     MEMREADEX        MEMREADEX        0.000       76.944 
REGWRITEWB_0     NA            Port     REGWRITEWB_0     REGWRITEWB_0     0.000       177.070
WRWB[4:0]        NA            Port     WRWB[0]          WRWB[0]          0.000       183.850
WRWB[4:0]        NA            Port     WRWB[1]          WRWB[1]          0.000       183.850
WRWB[4:0]        NA            Port     WRWB[2]          WRWB[2]          0.000       183.850
WRWB[4:0]        NA            Port     WRWB[3]          WRWB[3]          0.000       183.850
=============================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                      Required            
Instance                                              Reference     Type     Pin              Net                   Time         Slack  
                                                      Clock                                                                             
----------------------------------------------------------------------------------------------------------------------------------------
dut_inst.exmem1.writeregister_out[2]                  NA            FDC      D                WREX[2]               77.918       66.649 
dut_inst.exmem1.writeregister_out[3]                  NA            FDC      D                WREX[3]               77.918       66.971 
dut_inst.exmem1.writeregister_out[0]                  NA            FDC      D                WREX[0]               77.918       68.187 
dut_inst.exmem1.writeregister_out[1]                  NA            FDC      D                WREX[1]               77.918       68.265 
dut_inst.exmem1.memread_out                           NA            FDC      D                MEMREADEX             78.518       76.944 
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[3]     NA            FD       D                data_to_serdes[3]     195.436      177.070
cpm_snd_HSTDM_4_FB1_B2_A_0.tx_core.FF\.data_in[1]     NA            FD       D                data_to_serdes[1]     195.436      177.274
ALUOUTEX[63:0]                                        NA            Port     ALUOUTEX[63]     ALUOUTEX[63]          357.700      334.475
ALUOUTEX[63:0]                                        NA            Port     ALUOUTEX[62]     ALUOUTEX[62]          366.800      344.232
dut_inst.exmem1.aluout_out[63]                        NA            FDC      D                ALUOUTEX[63]          358.418      345.688
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      77.900
    - Setup time:                            -0.018
    = Required time:                         77.918

    - Propagation time:                      11.269
    = Slack (non-critical) :                 66.649

    Number of logic level(s):                1
    Starting point:                          WREX[0:3] / WREX[2]
    Ending point:                            dut_inst.exmem1.writeregister_out[2] / D
    The start point is clocked by            NA
    The end   point is clocked by            clk [rising] (rise=0.000 fall=250.000 period=500.000) on pin C
    -Timing constraint applied as path with max delay (datapathonly) 77.900002 (from p:WREX[2] rise_to [get_clocks -include_generated_clocks clk])

Instance / Net                                    Pin         Pin                Arrival      No. of         Location       
Name                                     Type     Name        Dir     Delay      Time         Fan Out(s)                    
----------------------------------------------------------------------------------------------------------------------------
WREX[0:3]                                Port     WREX[2]     In      0.000      0.000 r      -              -              
WREX[2]                                  Net      -           -       0.000      -            1              -              
WREX_ibuf[2]                             IBUF     I           In      -          0.000 r      -              (TILE_x680y244)
WREX_ibuf[2]                             IBUF     O           Out     0.790      0.790 r      -              (TILE_x680y244)
WREX_c[2]                                Net      -           -       10.479     -            1              -              
dut_inst.exmem1.writeregister_out[2]     FDC      D           In      -          11.269 r     -              (TILE_x336y744)
============================================================================================================================
Total path delay (propagation time + setup) of 11.251 is 0.772(6.9%) logic and 10.479(93.1%) route.


End clock path:

Instance / Net                                       Pin      Pin               Arrival     No. of         Location       
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)                    
--------------------------------------------------------------------------------------------------------------------------
Start Clock :                            clk                                                                              
------------                                                                                                              
clk                                      Port        clk      In      -         0.000 r     -              -              
clk                                      Net         -        -       0.000     -           1              -              
clk_ibufgds                              IBUFGDS     I        In      -         0.000 r     -              (TILE_x562y641)
clk_ibufgds                              IBUFGDS     O        Out     0.509     0.509 r     -              (TILE_x562y641)
clk_bufg                                 Net         -        -       0.288     -           1              -              
clk_bufg                                 BUFG        I        In      -         0.797 r     -              (TILE_x403y719)
clk_bufg                                 BUFG        O        Out     0.101     0.898 r     -              (TILE_x403y719)
clkz                                     Net         -        -       0.000     -           140            -              
dut_inst.exmem1.writeregister_out[2]     FDC         C        In      -         0.898 r     -              (TILE_x336y744)
==========================================================================================================================



##### END OF TIMING REPORT #####]

@S0.0 |Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:05m:30s; CPU Time elapsed 0h:05m:11s; Memory used current: 1782MB peak: 1782MB)


Finished timing report (Real Time elapsed 0h:05m:30s; CPU Time elapsed 0h:05m:11s; Memory used current: 1782MB peak: 1782MB)

---------------------------------------
Resource Usage Report for FB1_uC 

Mapping to part: xcvu19p-fsva3824-1-e
Cell usage:
BITSLICE_CONTROL  15 uses
BUFGCE_DIV      1 use
CARRY8          79 uses
FD              2995 uses
FDC             494 uses
FDCE            274 uses
FDE             842 uses
FDP             33 uses
FDR             345 uses
FDRE            477 uses
FDS             87 uses
GND             85 uses
PLLE3_ADV       4 uses
RAMB18E2        2 uses
RXTX_BITSLICE   19 uses
RX_BITSLICE     43 uses
USR_ACCESSE2    1 use
VCC             69 uses
bsa19_system_ip  1 use
LUT1            99 uses
LUT2            964 uses
LUT3            783 uses
LUT4            451 uses
LUT5            738 uses
LUT6            1078 uses
LUT6_2          2 uses
CFGLUT5         33 uses

I/O ports: 426
I/O primitives: 360
IBUF           127 uses
IBUFDS         1 use
IBUFGDS        1 use
OBUF           227 uses
OBUFDS         4 uses

BUFG           4 uses
BUFGCE         5 uses
SRL primitives:
SRL16E         168 uses
SRLC32E        25 uses

I/O Register bits:                  0
Register bits not including I/Os:   5547 of 8171520 (0%)

RAM/ROM usage summary
Occupied Block RAM sites (RAMB36) : 1 of 2160 (0%)


Global Clock Buffers: 9 of 320 (2%)

Total load per clock:
   clk: 1
   ufpga_lock_clk_o: 33
   umr2_clk: 485
   umr3_clk: 436
   hstdm_refclk_100: 87
   hstdm_rxclk_1200_bank36_block6: 1
   hstdm_txclk_1200_bank71_clkoutphy: 1
   hstdm_txclk_1200_bank71_div2: 1
   hstdm_txclk_1200_bank36_clkoutphy: 1
   hstdm_txclk_1200_bank36_div2: 1
   hstdm_txclk_1200_bank60_clkoutphy: 1
   hstdm_txclk_1200_bank60_div2: 1
   hstdm_txclk_1200_bank69_clkoutphy: 1
   hstdm_txclk_1200_bank69_div2: 1
   hstdm_rxclk_1200_bank36_block6_div2: 1
   hstdm_rxclk_1200_bank36_block6_div4: 1

@S |Mapping Summary:
Total  LUTs: 4259 (0%)

Distribution of All Consumed LUTs = SRL + LUT1 + LUT2 + LUT3 + LUT4 + LUT5 + LUT6 + LUT6_2 + CFGLUT5- SOFT_HLUTNM/2 
Distribution of All Consumed Luts 4259 = 193 + 99 + 964 + 783 + 451 + 738 + 1078 + 2 + 33- 164/2 


 Number of unique control sets:              87


Start HSTDM placement (Real Time elapsed 0h:05m:56s; CPU Time elapsed 0h:05m:36s; Memory used current: 1782MB peak: 1782MB)


Finished HSTDM placement (Real Time elapsed 0h:26m:51s; CPU Time elapsed 0h:40m:32s; Memory used current: 1782MB peak: 1782MB)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:26m:53s; CPU Time elapsed 0h:40m:33s; Memory used current: 1782MB peak: 1782MB)

Process took 0h:26m:53s realtime, 0h:40m:33s cputime
# Sun Apr  9 23:11:36 2023

###########################################################]
