(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h56):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire [(3'h7):(1'h0)] wire0;
  wire [(4'h8):(1'h0)] wire16;
  wire [(3'h4):(1'h0)] wire15;
  wire [(2'h2):(1'h0)] wire14;
  wire [(3'h4):(1'h0)] wire13;
  wire [(4'hb):(1'h0)] wire12;
  wire signed [(3'h7):(1'h0)] wire4;
  reg [(4'hb):(1'h0)] reg11 = (1'h0);
  reg [(3'h6):(1'h0)] reg10 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg9 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg7 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg6 = (1'h0);
  reg [(3'h7):(1'h0)] reg5 = (1'h0);
  assign y = {wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire4,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = ((({wire3} ^ $unsigned(wire3)) ?
                     (wire0[(2'h3):(2'h3)] ?
                         wire1[(1'h1):(1'h0)] : $signed((8'haa))) : wire2[(1'h1):(1'h1)]) & wire0[(3'h4):(1'h0)]);
  always
    @(posedge clk) begin
      if ({({(wire3 ? wire0 : wire3)} || wire1)})
        begin
          reg5 <= $unsigned(wire0);
        end
      else
        begin
          reg5 <= (+($signed(reg5[(3'h6):(1'h0)]) ?
              wire0[(2'h3):(2'h2)] : wire0));
          reg6 <= wire4;
          if (((^~reg6) ?
              (wire3[(2'h2):(1'h0)] ^~ ({wire3} >> (~(8'ha2)))) : (({(8'ha3)} ?
                  $unsigned(wire1) : (wire4 <<< wire2)) > (((8'h9f) ?
                  wire4 : wire3) && $signed(wire0)))))
            begin
              reg7 <= (|($signed({reg6}) & reg6));
            end
          else
            begin
              reg7 <= $signed(wire3[(3'h4):(1'h1)]);
              reg8 <= $unsigned($signed({{wire1}}));
              reg9 <= (wire4[(3'h6):(2'h2)] ?
                  (~|wire2) : $signed($signed($signed(wire2))));
            end
        end
      reg10 <= (wire2[(2'h3):(1'h1)] || ($signed({(8'ha6)}) >> (+$unsigned(reg6))));
      reg11 <= {{$unsigned(reg10[(3'h6):(3'h4)])}};
    end
  assign wire12 = (reg6 ? reg5 : (^((~&reg5) <<< $signed(reg10))));
  assign wire13 = (~&wire1);
  assign wire14 = $signed($unsigned((((8'h9d) ? wire12 : (8'ha3)) ?
                      (8'ha0) : {(8'h9d)})));
  assign wire15 = wire4[(3'h6):(3'h6)];
  assign wire16 = $signed(((wire12 >= {reg9}) ?
                      ({wire4} ^ $signed(reg11)) : reg7[(1'h0):(1'h0)]));
endmodule