#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Mon Dec  2 08:53:44 2024
# Process ID: 13688
# Current directory: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19256 C:\Users\axelo\OneDrive\Skrivebord\NyFPGA\NyFPGA.xpr
# Log file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/vivado.log
# Journal file: C:/Users/axelo/OneDrive/Skrivebord/NyFPGA\vivado.jou
# Running On        :AxelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16874 MB
# Swap memory       :9663 MB
# Total Virtual     :26537 MB
# Available Virtual :16537 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/bd/design_1/design_1.bd}
open_run synth_1 -name synth_1
open_bd_design {C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {2 247 55} [get_bd_cells xlconstant_0]
set_property location {1 259 63} [get_bd_cells xlconstant_0]
set_property location {310 171} [get_bd_intf_ports Vaux1]
set_property location {275 205} [get_bd_intf_ports Vaux1]
undo
undo
startgroup
set_property location {4.5 1262 383} [get_bd_cells SPI_subnode_0]
set_property location {5 1262 383} [get_bd_cells PosUpdateLatch_0]
set_property location {5 1262 383} [get_bd_cells AlgM_0]
endgroup
startgroup
set_property location {4 747 135} [get_bd_cells SPI_subnode_0]
set_property location {4 747 355} [get_bd_cells PosUpdateLatch_0]
set_property location {4 747 495} [get_bd_cells AlgM_0]
endgroup
startgroup
set_property location {3 216 320} [get_bd_cells PosUpdateLatch_0]
set_property location {3 216 460} [get_bd_cells AlgM_0]
set_property location {3 216 100} [get_bd_cells SPI_subnode_0]
endgroup
startgroup
set_property location {3 115 66} [get_bd_cells SPI_subnode_0]
set_property location {3 115 286} [get_bd_cells PosUpdateLatch_0]
set_property location {3 115 426} [get_bd_cells AlgM_0]
endgroup
startgroup
set_property location {3 123 26} [get_bd_cells SPI_subnode_0]
set_property location {3 123 246} [get_bd_cells PosUpdateLatch_0]
set_property location {3 123 386} [get_bd_cells AlgM_0]
endgroup
startgroup
set_property location {3 129 17} [get_bd_cells SPI_subnode_0]
set_property location {3 129 237} [get_bd_cells PosUpdateLatch_0]
set_property location {3 129 377} [get_bd_cells AlgM_0]
endgroup
write_bd_layout -format pdf -orientation landscape C:/Users/axelo/OneDrive/Skrivebord/NyFPGA/NyFPGA.runs/impl_1/design_1.pdf
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {6 1788 228} [get_bd_cells PosUpdateLatch_0]
set_property location {6.5 2143 258} [get_bd_cells SPI_subnode_0]
set_property location {7 2118 256} [get_bd_cells SPI_subnode_0]
set_property location {7 2132 266} [get_bd_cells SPI_subnode_0]
set_property location {7 2132 242} [get_bd_cells SPI_subnode_0]
set_property location {7 2123 255} [get_bd_cells SPI_subnode_0]
set_property location {7 2131 247} [get_bd_cells SPI_subnode_0]
set_property location {6.5 2048 297} [get_bd_cells SPI_subnode_0]
set_property location {2 316 227} [get_bd_cells xlconstant_1]
set_property location {2 292 369} [get_bd_cells xlconstant_1]
set_property location {3 661 294} [get_bd_cells Correlator_TOF_0]
startgroup
set_property location {3.5 1054 377} [get_bd_cells Sample2TOF_0]
set_property location {4 1054 377} [get_bd_cells sat_sel_0]
endgroup
startgroup
set_property location {4 1042 412} [get_bd_cells Sample2TOF_0]
set_property location {4 1042 92} [get_bd_cells sat_sel_0]
endgroup
startgroup
set_property location {4 1047 445} [get_bd_cells Sample2TOF_0]
set_property location {4 1047 125} [get_bd_cells sat_sel_0]
endgroup
startgroup
set_property location {4.5 1528 222} [get_bd_cells SPI_subnode_0]
set_property location {5 1528 222} [get_bd_cells AlgM_0]
set_property location {5 1528 222} [get_bd_cells PosUpdateLatch_0]
endgroup
startgroup
set_property location {4.5 1378 219} [get_bd_cells SPI_subnode_0]
set_property location {5 1378 219} [get_bd_cells PosUpdateLatch_0]
set_property location {5 1378 219} [get_bd_cells AlgM_0]
endgroup
set_property location {5.5 1720 417} [get_bd_cells SPI_subnode_0]
startgroup
set_property location {5 1262 486} [get_bd_cells PosUpdateLatch_0]
set_property location {5 1262 306} [get_bd_cells AlgM_0]
endgroup
startgroup
set_property location {5 1325 523} [get_bd_cells PosUpdateLatch_0]
set_property location {5 1325 173} [get_bd_cells AlgM_0]
endgroup
startgroup
set_property location {5 1321 577} [get_bd_cells PosUpdateLatch_0]
set_property location {5 1321 227} [get_bd_cells AlgM_0]
endgroup
startgroup
set_property location {5 1323 579} [get_bd_cells PosUpdateLatch_0]
set_property location {5 1323 229} [get_bd_cells AlgM_0]
endgroup
startgroup
set_property location {5 1326 564} [get_bd_cells PosUpdateLatch_0]
set_property location {5 1326 214} [get_bd_cells AlgM_0]
endgroup
set_property location {6 1709 265} [get_bd_cells SPI_subnode_0]
startgroup
set_property location {2501 98} [get_bd_ports dataValidOut]
set_property location {2501 -22} [get_bd_ports currentStateDebug]
set_property location {2501 238} [get_bd_ports MISO]
set_property location {2501 8} [get_bd_ports PosUpdateFlag]
set_property location {2501 -262} [get_bd_ports dest_pulse]
set_property location {2501 128} [get_bd_ports TOF_ready]
endgroup
