`timescale 1ns / 1ps


module MCU (
    input logic clk,
    input logic reset
);
    logic [31:0] instrCode;
    logic [31:0] instrMemAddr;
 
    RV32I_core U_rv (
        .clk(clk),
        .reset(reset),
        .instrCode(instrCode),
        .instrMemAddr(instrMemAddr)
    );
    rom U_rom (
        .addr(instrMemAddr),
        .data(instrCode)
    );
endmodule

