/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [23:0] _03_;
  wire [23:0] _04_;
  wire [6:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [31:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [23:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [22:0] celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_2z[2] ? celloutsig_1_1z : celloutsig_1_7z;
  assign celloutsig_1_19z = celloutsig_1_3z ? celloutsig_1_11z[6] : celloutsig_1_2z[2];
  assign celloutsig_0_17z = celloutsig_0_7z ? _00_ : celloutsig_0_8z[1];
  assign celloutsig_0_3z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_2z);
  assign celloutsig_0_43z = !(celloutsig_0_40z[1] ? celloutsig_0_29z : celloutsig_0_4z);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? in_data[128] : celloutsig_1_1z);
  assign celloutsig_1_16z = !(celloutsig_1_3z ? celloutsig_1_11z[10] : celloutsig_1_10z);
  assign celloutsig_0_7z = !(in_data[81] ? in_data[16] : celloutsig_0_2z);
  assign celloutsig_0_14z = !(celloutsig_0_8z[9] ? celloutsig_0_6z : in_data[18]);
  assign celloutsig_0_26z = !(celloutsig_0_18z ? celloutsig_0_21z[0] : celloutsig_0_14z);
  assign celloutsig_0_45z = ~((celloutsig_0_30z[0] | celloutsig_0_18z) & celloutsig_0_8z[0]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[8] | in_data[110]) & in_data[166]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z[9] | celloutsig_1_4z) & celloutsig_1_1z);
  assign celloutsig_0_12z = ~((celloutsig_0_9z | in_data[5]) & celloutsig_0_11z[12]);
  assign celloutsig_0_20z = ~((in_data[86] | celloutsig_0_19z[4]) & celloutsig_0_8z[4]);
  assign celloutsig_0_38z = celloutsig_0_32z[5] | ~(in_data[91]);
  assign celloutsig_1_7z = celloutsig_1_2z[2] | ~(celloutsig_1_5z);
  assign celloutsig_1_10z = celloutsig_1_4z | ~(celloutsig_1_3z);
  assign celloutsig_0_28z = celloutsig_0_24z[0] ^ celloutsig_0_26z;
  assign celloutsig_0_4z = ~(celloutsig_0_0z[0] ^ celloutsig_0_1z);
  assign celloutsig_1_2z = { in_data[142:139], celloutsig_1_1z } + in_data[108:104];
  assign celloutsig_1_6z = { celloutsig_1_2z[3:2], celloutsig_1_5z } + { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[125:112], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z } + { in_data[175], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_11z = { in_data[74:66], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z } + { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_27z = { in_data[81:67], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_1z } + { _03_[23:22], _02_, _03_[20:9], _01_, _03_[7:3], celloutsig_0_21z };
  reg [23:0] _31_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _31_ <= 24'h000000;
    else _31_ <= { celloutsig_0_0z[2:0], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z };
  assign { _03_[23:22], _02_, _03_[20:9], _01_, _03_[7:3], _04_[2:0] } = _31_;
  reg [6:0] _32_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _32_ <= 7'h00;
    else _32_ <= { celloutsig_0_0z[3:0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z };
  assign { _00_, _05_[5:0] } = _32_;
  assign celloutsig_0_30z = { celloutsig_0_19z, celloutsig_0_3z } / { 1'h1, celloutsig_0_19z[4:0], celloutsig_0_15z };
  assign celloutsig_0_24z = { _03_[12:9], _01_, _03_[7:3], _04_[2:1], celloutsig_0_18z, celloutsig_0_20z, _00_, _05_[5:0], celloutsig_0_6z, celloutsig_0_8z } / { 1'h1, celloutsig_0_11z[16:3], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_15z = { in_data[28:26], celloutsig_0_4z } <= { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z } && { in_data[88:83], celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[39:31], celloutsig_0_0z } && in_data[81:68];
  assign celloutsig_0_6z = { in_data[87:85], celloutsig_0_1z, celloutsig_0_3z } || { in_data[13], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_0z[2:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z } || { celloutsig_0_8z[5:2], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_11z[15:13] % { 1'h1, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[57:50], celloutsig_0_6z, celloutsig_0_1z } % { 1'h1, in_data[86:81], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_8z[8:4], celloutsig_0_15z } % { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_27z[23:2], celloutsig_0_28z } * { in_data[46:26], celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_17z } * { _05_[2:0], celloutsig_0_9z };
  assign celloutsig_0_9z = { celloutsig_0_0z[3:2], celloutsig_0_4z } !== celloutsig_0_8z[3:1];
  assign celloutsig_0_29z = { celloutsig_0_15z, celloutsig_0_7z, _00_, _05_[5:0], celloutsig_0_8z } !== { celloutsig_0_24z[20:16], celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_0z, _00_, _05_[5:0] };
  assign celloutsig_0_46z = | { celloutsig_0_43z, celloutsig_0_38z, celloutsig_0_28z, celloutsig_0_24z[28:14], celloutsig_0_21z };
  assign celloutsig_1_1z = | in_data[168:165];
  assign celloutsig_0_18z = | { _03_[17:14], celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[67:63] <<< in_data[91:87];
  assign celloutsig_0_40z = { _03_[15:13], celloutsig_0_26z } <<< { _05_[2:0], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[170:161] ~^ in_data[191:182];
  assign celloutsig_1_13z = in_data[141:139] ~^ { celloutsig_1_2z[2:1], celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[121:112], celloutsig_1_16z, celloutsig_1_14z } ^ { celloutsig_1_11z[5:1], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_16z };
  assign celloutsig_1_14z = ~((celloutsig_1_10z & celloutsig_1_13z[2]) | celloutsig_1_3z);
  assign celloutsig_0_2z = ~((in_data[72] & celloutsig_0_0z[2]) | in_data[94]);
  assign { _03_[21], _03_[8], _03_[2:0] } = { _02_, _01_, celloutsig_0_21z };
  assign _04_[23:3] = { _03_[23:22], _02_, _03_[20:9], _01_, _03_[7:3] };
  assign _05_[6] = _00_;
  assign { out_data[139:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
