
Avaliacao1-menu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006fcc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406fcc  00406fcc  00016fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b4  20400000  00406fd4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001a0  204009b4  00407988  000209b4  2**2
                  ALLOC
  4 .stack        00002004  20400b54  00407b28  000209b4  2**0
                  ALLOC
  5 .heap         00000200  20402b58  00409b2c  000209b4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00013245  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000239f  00000000  00000000  00033c80  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000075c8  00000000  00000000  0003601f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c50  00000000  00000000  0003d5e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000be8  00000000  00000000  0003e237  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e214  00000000  00000000  0003ee1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000aa0d  00000000  00000000  0005d033  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008b1ac  00000000  00000000  00067a40  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004154  00000000  00000000  000f2bec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 2b 40 20 3d 17 40 00 ed 17 40 00 ed 17 40 00     X+@ =.@...@...@.
  400010:	ed 17 40 00 ed 17 40 00 ed 17 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	ed 17 40 00 ed 17 40 00 00 00 00 00 ed 17 40 00     ..@...@.......@.
  40003c:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  40004c:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  40005c:	ed 17 40 00 ed 17 40 00 00 00 00 00 75 0d 40 00     ..@...@.....u.@.
  40006c:	8d 0d 40 00 a5 0d 40 00 ed 17 40 00 31 20 40 00     ..@...@...@.1 @.
  40007c:	ed 17 40 00 bd 0d 40 00 d5 0d 40 00 ed 17 40 00     ..@...@...@...@.
  40008c:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  40009c:	ed 17 40 00 ed 1f 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000ac:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000bc:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000cc:	ed 17 40 00 00 00 00 00 ed 17 40 00 00 00 00 00     ..@.......@.....
  4000dc:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000ec:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  4000fc:	ed 17 40 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ..@...@...@...@.
  40010c:	ed 17 40 00 ed 17 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 ed 17 40 00 ed 17 40 00 ed 17 40 00     ......@...@...@.
  40012c:	ed 17 40 00 ed 17 40 00 00 00 00 00 ed 17 40 00     ..@...@.......@.
  40013c:	ed 17 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b4 	.word	0x204009b4
  40015c:	00000000 	.word	0x00000000
  400160:	00406fd4 	.word	0x00406fd4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406fd4 	.word	0x00406fd4
  4001a0:	204009b8 	.word	0x204009b8
  4001a4:	00406fd4 	.word	0x00406fd4
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400eed 	.word	0x00400eed
  40022c:	00400f59 	.word	0x00400f59
  400230:	00400fc9 	.word	0x00400fc9

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400f25 	.word	0x00400f25
  4002a0:	00401041 	.word	0x00401041

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	0040105d 	.word	0x0040105d
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00401079 	.word	0x00401079
  400418:	00401095 	.word	0x00401095

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	0040195d 	.word	0x0040195d
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400ded 	.word	0x00400ded
  40051c:	00400e69 	.word	0x00400e69
  400520:	004017f5 	.word	0x004017f5
  400524:	00400499 	.word	0x00400499

00400528 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400528:	b480      	push	{r7}
  40052a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40052c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400530:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400534:	4b09      	ldr	r3, [pc, #36]	; (40055c <SCB_EnableICache+0x34>)
  400536:	2200      	movs	r2, #0
  400538:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40053c:	4a07      	ldr	r2, [pc, #28]	; (40055c <SCB_EnableICache+0x34>)
  40053e:	4b07      	ldr	r3, [pc, #28]	; (40055c <SCB_EnableICache+0x34>)
  400540:	695b      	ldr	r3, [r3, #20]
  400542:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400546:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400548:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40054c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400550:	bf00      	nop
  400552:	46bd      	mov	sp, r7
  400554:	f85d 7b04 	ldr.w	r7, [sp], #4
  400558:	4770      	bx	lr
  40055a:	bf00      	nop
  40055c:	e000ed00 	.word	0xe000ed00

00400560 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400560:	b480      	push	{r7}
  400562:	b08b      	sub	sp, #44	; 0x2c
  400564:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400566:	4b26      	ldr	r3, [pc, #152]	; (400600 <SCB_EnableDCache+0xa0>)
  400568:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40056c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40056e:	69fb      	ldr	r3, [r7, #28]
  400570:	0b5b      	lsrs	r3, r3, #13
  400572:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400576:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400578:	69fb      	ldr	r3, [r7, #28]
  40057a:	f003 0307 	and.w	r3, r3, #7
  40057e:	3304      	adds	r3, #4
  400580:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400582:	69fb      	ldr	r3, [r7, #28]
  400584:	08db      	lsrs	r3, r3, #3
  400586:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40058a:	617b      	str	r3, [r7, #20]
  40058c:	697b      	ldr	r3, [r7, #20]
  40058e:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400590:	68bb      	ldr	r3, [r7, #8]
  400592:	fab3 f383 	clz	r3, r3
  400596:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400598:	687b      	ldr	r3, [r7, #4]
  40059a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40059c:	f003 031f 	and.w	r3, r3, #31
  4005a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  4005a2:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4005a6:	697b      	ldr	r3, [r7, #20]
  4005a8:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4005aa:	6a3a      	ldr	r2, [r7, #32]
  4005ac:	693b      	ldr	r3, [r7, #16]
  4005ae:	fa02 f303 	lsl.w	r3, r2, r3
  4005b2:	4619      	mov	r1, r3
  4005b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4005b6:	69bb      	ldr	r3, [r7, #24]
  4005b8:	fa02 f303 	lsl.w	r3, r2, r3
  4005bc:	430b      	orrs	r3, r1
  4005be:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  4005c0:	4a0f      	ldr	r2, [pc, #60]	; (400600 <SCB_EnableDCache+0xa0>)
  4005c2:	68fb      	ldr	r3, [r7, #12]
  4005c4:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  4005c8:	6a3b      	ldr	r3, [r7, #32]
  4005ca:	1e5a      	subs	r2, r3, #1
  4005cc:	623a      	str	r2, [r7, #32]
  4005ce:	2b00      	cmp	r3, #0
  4005d0:	d1eb      	bne.n	4005aa <SCB_EnableDCache+0x4a>
        } while(sets--);
  4005d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4005d4:	1e5a      	subs	r2, r3, #1
  4005d6:	627a      	str	r2, [r7, #36]	; 0x24
  4005d8:	2b00      	cmp	r3, #0
  4005da:	d1e4      	bne.n	4005a6 <SCB_EnableDCache+0x46>
  4005dc:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4005e0:	4a07      	ldr	r2, [pc, #28]	; (400600 <SCB_EnableDCache+0xa0>)
  4005e2:	4b07      	ldr	r3, [pc, #28]	; (400600 <SCB_EnableDCache+0xa0>)
  4005e4:	695b      	ldr	r3, [r3, #20]
  4005e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4005ea:	6153      	str	r3, [r2, #20]
  4005ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4005f0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  4005f4:	bf00      	nop
  4005f6:	372c      	adds	r7, #44	; 0x2c
  4005f8:	46bd      	mov	sp, r7
  4005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005fe:	4770      	bx	lr
  400600:	e000ed00 	.word	0xe000ed00

00400604 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400604:	b580      	push	{r7, lr}
  400606:	b082      	sub	sp, #8
  400608:	af00      	add	r7, sp, #0
  40060a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40060c:	6878      	ldr	r0, [r7, #4]
  40060e:	4b03      	ldr	r3, [pc, #12]	; (40061c <sysclk_enable_peripheral_clock+0x18>)
  400610:	4798      	blx	r3
}
  400612:	bf00      	nop
  400614:	3708      	adds	r7, #8
  400616:	46bd      	mov	sp, r7
  400618:	bd80      	pop	{r7, pc}
  40061a:	bf00      	nop
  40061c:	004010b1 	.word	0x004010b1

00400620 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400620:	b580      	push	{r7, lr}
  400622:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400624:	200a      	movs	r0, #10
  400626:	4b08      	ldr	r3, [pc, #32]	; (400648 <ioport_init+0x28>)
  400628:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40062a:	200b      	movs	r0, #11
  40062c:	4b06      	ldr	r3, [pc, #24]	; (400648 <ioport_init+0x28>)
  40062e:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400630:	200c      	movs	r0, #12
  400632:	4b05      	ldr	r3, [pc, #20]	; (400648 <ioport_init+0x28>)
  400634:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400636:	2010      	movs	r0, #16
  400638:	4b03      	ldr	r3, [pc, #12]	; (400648 <ioport_init+0x28>)
  40063a:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  40063c:	2011      	movs	r0, #17
  40063e:	4b02      	ldr	r3, [pc, #8]	; (400648 <ioport_init+0x28>)
  400640:	4798      	blx	r3
	arch_ioport_init();
}
  400642:	bf00      	nop
  400644:	bd80      	pop	{r7, pc}
  400646:	bf00      	nop
  400648:	00400605 	.word	0x00400605

0040064c <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  40064c:	b480      	push	{r7}
  40064e:	b089      	sub	sp, #36	; 0x24
  400650:	af00      	add	r7, sp, #0
  400652:	6078      	str	r0, [r7, #4]
  400654:	687b      	ldr	r3, [r7, #4]
  400656:	61fb      	str	r3, [r7, #28]
  400658:	69fb      	ldr	r3, [r7, #28]
  40065a:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40065c:	69bb      	ldr	r3, [r7, #24]
  40065e:	095a      	lsrs	r2, r3, #5
  400660:	69fb      	ldr	r3, [r7, #28]
  400662:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400664:	697b      	ldr	r3, [r7, #20]
  400666:	f003 031f 	and.w	r3, r3, #31
  40066a:	2101      	movs	r1, #1
  40066c:	fa01 f303 	lsl.w	r3, r1, r3
  400670:	613a      	str	r2, [r7, #16]
  400672:	60fb      	str	r3, [r7, #12]
  400674:	693b      	ldr	r3, [r7, #16]
  400676:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400678:	68ba      	ldr	r2, [r7, #8]
  40067a:	4b06      	ldr	r3, [pc, #24]	; (400694 <ioport_disable_pin+0x48>)
  40067c:	4413      	add	r3, r2
  40067e:	025b      	lsls	r3, r3, #9
  400680:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400686:	bf00      	nop
  400688:	3724      	adds	r7, #36	; 0x24
  40068a:	46bd      	mov	sp, r7
  40068c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400690:	4770      	bx	lr
  400692:	bf00      	nop
  400694:	00200707 	.word	0x00200707

00400698 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400698:	b480      	push	{r7}
  40069a:	b08d      	sub	sp, #52	; 0x34
  40069c:	af00      	add	r7, sp, #0
  40069e:	6078      	str	r0, [r7, #4]
  4006a0:	6039      	str	r1, [r7, #0]
  4006a2:	687b      	ldr	r3, [r7, #4]
  4006a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  4006a6:	683b      	ldr	r3, [r7, #0]
  4006a8:	62bb      	str	r3, [r7, #40]	; 0x28
  4006aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4006ac:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4006ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4006b0:	095a      	lsrs	r2, r3, #5
  4006b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4006b4:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4006b6:	6a3b      	ldr	r3, [r7, #32]
  4006b8:	f003 031f 	and.w	r3, r3, #31
  4006bc:	2101      	movs	r1, #1
  4006be:	fa01 f303 	lsl.w	r3, r1, r3
  4006c2:	61fa      	str	r2, [r7, #28]
  4006c4:	61bb      	str	r3, [r7, #24]
  4006c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4006c8:	617b      	str	r3, [r7, #20]
  4006ca:	69fb      	ldr	r3, [r7, #28]
  4006cc:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4006ce:	693a      	ldr	r2, [r7, #16]
  4006d0:	4b37      	ldr	r3, [pc, #220]	; (4007b0 <ioport_set_pin_mode+0x118>)
  4006d2:	4413      	add	r3, r2
  4006d4:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4006d6:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4006d8:	697b      	ldr	r3, [r7, #20]
  4006da:	f003 0308 	and.w	r3, r3, #8
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d003      	beq.n	4006ea <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	69ba      	ldr	r2, [r7, #24]
  4006e6:	665a      	str	r2, [r3, #100]	; 0x64
  4006e8:	e002      	b.n	4006f0 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4006ea:	68fb      	ldr	r3, [r7, #12]
  4006ec:	69ba      	ldr	r2, [r7, #24]
  4006ee:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4006f0:	697b      	ldr	r3, [r7, #20]
  4006f2:	f003 0310 	and.w	r3, r3, #16
  4006f6:	2b00      	cmp	r3, #0
  4006f8:	d004      	beq.n	400704 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4006fa:	68fb      	ldr	r3, [r7, #12]
  4006fc:	69ba      	ldr	r2, [r7, #24]
  4006fe:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400702:	e003      	b.n	40070c <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	69ba      	ldr	r2, [r7, #24]
  400708:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	f003 0320 	and.w	r3, r3, #32
  400712:	2b00      	cmp	r3, #0
  400714:	d003      	beq.n	40071e <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	69ba      	ldr	r2, [r7, #24]
  40071a:	651a      	str	r2, [r3, #80]	; 0x50
  40071c:	e002      	b.n	400724 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  40071e:	68fb      	ldr	r3, [r7, #12]
  400720:	69ba      	ldr	r2, [r7, #24]
  400722:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400724:	697b      	ldr	r3, [r7, #20]
  400726:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  40072a:	2b00      	cmp	r3, #0
  40072c:	d003      	beq.n	400736 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  40072e:	68fb      	ldr	r3, [r7, #12]
  400730:	69ba      	ldr	r2, [r7, #24]
  400732:	621a      	str	r2, [r3, #32]
  400734:	e002      	b.n	40073c <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400736:	68fb      	ldr	r3, [r7, #12]
  400738:	69ba      	ldr	r2, [r7, #24]
  40073a:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  40073c:	697b      	ldr	r3, [r7, #20]
  40073e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400742:	2b00      	cmp	r3, #0
  400744:	d004      	beq.n	400750 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400746:	68fb      	ldr	r3, [r7, #12]
  400748:	69ba      	ldr	r2, [r7, #24]
  40074a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40074e:	e003      	b.n	400758 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400750:	68fb      	ldr	r3, [r7, #12]
  400752:	69ba      	ldr	r2, [r7, #24]
  400754:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400758:	697b      	ldr	r3, [r7, #20]
  40075a:	f003 0301 	and.w	r3, r3, #1
  40075e:	2b00      	cmp	r3, #0
  400760:	d006      	beq.n	400770 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400762:	68fb      	ldr	r3, [r7, #12]
  400764:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400766:	69bb      	ldr	r3, [r7, #24]
  400768:	431a      	orrs	r2, r3
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	671a      	str	r2, [r3, #112]	; 0x70
  40076e:	e006      	b.n	40077e <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400770:	68fb      	ldr	r3, [r7, #12]
  400772:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400774:	69bb      	ldr	r3, [r7, #24]
  400776:	43db      	mvns	r3, r3
  400778:	401a      	ands	r2, r3
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40077e:	697b      	ldr	r3, [r7, #20]
  400780:	f003 0302 	and.w	r3, r3, #2
  400784:	2b00      	cmp	r3, #0
  400786:	d006      	beq.n	400796 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400788:	68fb      	ldr	r3, [r7, #12]
  40078a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40078c:	69bb      	ldr	r3, [r7, #24]
  40078e:	431a      	orrs	r2, r3
  400790:	68fb      	ldr	r3, [r7, #12]
  400792:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400794:	e006      	b.n	4007a4 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400796:	68fb      	ldr	r3, [r7, #12]
  400798:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40079a:	69bb      	ldr	r3, [r7, #24]
  40079c:	43db      	mvns	r3, r3
  40079e:	401a      	ands	r2, r3
  4007a0:	68fb      	ldr	r3, [r7, #12]
  4007a2:	675a      	str	r2, [r3, #116]	; 0x74
  4007a4:	bf00      	nop
  4007a6:	3734      	adds	r7, #52	; 0x34
  4007a8:	46bd      	mov	sp, r7
  4007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ae:	4770      	bx	lr
  4007b0:	00200707 	.word	0x00200707

004007b4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4007b4:	b480      	push	{r7}
  4007b6:	b08d      	sub	sp, #52	; 0x34
  4007b8:	af00      	add	r7, sp, #0
  4007ba:	6078      	str	r0, [r7, #4]
  4007bc:	460b      	mov	r3, r1
  4007be:	70fb      	strb	r3, [r7, #3]
  4007c0:	687b      	ldr	r3, [r7, #4]
  4007c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  4007c4:	78fb      	ldrb	r3, [r7, #3]
  4007c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4007ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007cc:	627b      	str	r3, [r7, #36]	; 0x24
  4007ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007d0:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4007d2:	6a3b      	ldr	r3, [r7, #32]
  4007d4:	095b      	lsrs	r3, r3, #5
  4007d6:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007d8:	69fa      	ldr	r2, [r7, #28]
  4007da:	4b17      	ldr	r3, [pc, #92]	; (400838 <ioport_set_pin_dir+0x84>)
  4007dc:	4413      	add	r3, r2
  4007de:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4007e0:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4007e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4007e6:	2b01      	cmp	r3, #1
  4007e8:	d109      	bne.n	4007fe <ioport_set_pin_dir+0x4a>
  4007ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007ec:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4007ee:	697b      	ldr	r3, [r7, #20]
  4007f0:	f003 031f 	and.w	r3, r3, #31
  4007f4:	2201      	movs	r2, #1
  4007f6:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007f8:	69bb      	ldr	r3, [r7, #24]
  4007fa:	611a      	str	r2, [r3, #16]
  4007fc:	e00c      	b.n	400818 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4007fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400802:	2b00      	cmp	r3, #0
  400804:	d108      	bne.n	400818 <ioport_set_pin_dir+0x64>
  400806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400808:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  40080a:	693b      	ldr	r3, [r7, #16]
  40080c:	f003 031f 	and.w	r3, r3, #31
  400810:	2201      	movs	r2, #1
  400812:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400814:	69bb      	ldr	r3, [r7, #24]
  400816:	615a      	str	r2, [r3, #20]
  400818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40081a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40081c:	68fb      	ldr	r3, [r7, #12]
  40081e:	f003 031f 	and.w	r3, r3, #31
  400822:	2201      	movs	r2, #1
  400824:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400826:	69bb      	ldr	r3, [r7, #24]
  400828:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  40082c:	bf00      	nop
  40082e:	3734      	adds	r7, #52	; 0x34
  400830:	46bd      	mov	sp, r7
  400832:	f85d 7b04 	ldr.w	r7, [sp], #4
  400836:	4770      	bx	lr
  400838:	00200707 	.word	0x00200707

0040083c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  40083c:	b480      	push	{r7}
  40083e:	b08b      	sub	sp, #44	; 0x2c
  400840:	af00      	add	r7, sp, #0
  400842:	6078      	str	r0, [r7, #4]
  400844:	460b      	mov	r3, r1
  400846:	70fb      	strb	r3, [r7, #3]
  400848:	687b      	ldr	r3, [r7, #4]
  40084a:	627b      	str	r3, [r7, #36]	; 0x24
  40084c:	78fb      	ldrb	r3, [r7, #3]
  40084e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400854:	61fb      	str	r3, [r7, #28]
  400856:	69fb      	ldr	r3, [r7, #28]
  400858:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40085a:	69bb      	ldr	r3, [r7, #24]
  40085c:	095b      	lsrs	r3, r3, #5
  40085e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400860:	697a      	ldr	r2, [r7, #20]
  400862:	4b10      	ldr	r3, [pc, #64]	; (4008a4 <ioport_set_pin_level+0x68>)
  400864:	4413      	add	r3, r2
  400866:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400868:	613b      	str	r3, [r7, #16]

	if (level) {
  40086a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40086e:	2b00      	cmp	r3, #0
  400870:	d009      	beq.n	400886 <ioport_set_pin_level+0x4a>
  400872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400874:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400876:	68fb      	ldr	r3, [r7, #12]
  400878:	f003 031f 	and.w	r3, r3, #31
  40087c:	2201      	movs	r2, #1
  40087e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400880:	693b      	ldr	r3, [r7, #16]
  400882:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400884:	e008      	b.n	400898 <ioport_set_pin_level+0x5c>
  400886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400888:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40088a:	68bb      	ldr	r3, [r7, #8]
  40088c:	f003 031f 	and.w	r3, r3, #31
  400890:	2201      	movs	r2, #1
  400892:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400894:	693b      	ldr	r3, [r7, #16]
  400896:	635a      	str	r2, [r3, #52]	; 0x34
  400898:	bf00      	nop
  40089a:	372c      	adds	r7, #44	; 0x2c
  40089c:	46bd      	mov	sp, r7
  40089e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a2:	4770      	bx	lr
  4008a4:	00200707 	.word	0x00200707

004008a8 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  4008a8:	b480      	push	{r7}
  4008aa:	b08d      	sub	sp, #52	; 0x34
  4008ac:	af00      	add	r7, sp, #0
  4008ae:	6078      	str	r0, [r7, #4]
  4008b0:	460b      	mov	r3, r1
  4008b2:	70fb      	strb	r3, [r7, #3]
  4008b4:	687b      	ldr	r3, [r7, #4]
  4008b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4008b8:	78fb      	ldrb	r3, [r7, #3]
  4008ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4008be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c0:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4008c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4008c4:	095a      	lsrs	r2, r3, #5
  4008c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4008c8:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4008ca:	6a3b      	ldr	r3, [r7, #32]
  4008cc:	f003 031f 	and.w	r3, r3, #31
  4008d0:	2101      	movs	r1, #1
  4008d2:	fa01 f303 	lsl.w	r3, r1, r3
  4008d6:	61fa      	str	r2, [r7, #28]
  4008d8:	61bb      	str	r3, [r7, #24]
  4008da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4008de:	75fb      	strb	r3, [r7, #23]
  4008e0:	69fb      	ldr	r3, [r7, #28]
  4008e2:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4008e4:	693a      	ldr	r2, [r7, #16]
  4008e6:	4b23      	ldr	r3, [pc, #140]	; (400974 <ioport_set_pin_sense_mode+0xcc>)
  4008e8:	4413      	add	r3, r2
  4008ea:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4008ec:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4008ee:	7dfb      	ldrb	r3, [r7, #23]
  4008f0:	3b01      	subs	r3, #1
  4008f2:	2b03      	cmp	r3, #3
  4008f4:	d82e      	bhi.n	400954 <ioport_set_pin_sense_mode+0xac>
  4008f6:	a201      	add	r2, pc, #4	; (adr r2, 4008fc <ioport_set_pin_sense_mode+0x54>)
  4008f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4008fc:	00400931 	.word	0x00400931
  400900:	00400943 	.word	0x00400943
  400904:	0040090d 	.word	0x0040090d
  400908:	0040091f 	.word	0x0040091f
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  40090c:	68fb      	ldr	r3, [r7, #12]
  40090e:	69ba      	ldr	r2, [r7, #24]
  400910:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	69ba      	ldr	r2, [r7, #24]
  400918:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  40091c:	e01f      	b.n	40095e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  40091e:	68fb      	ldr	r3, [r7, #12]
  400920:	69ba      	ldr	r2, [r7, #24]
  400922:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400926:	68fb      	ldr	r3, [r7, #12]
  400928:	69ba      	ldr	r2, [r7, #24]
  40092a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40092e:	e016      	b.n	40095e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400930:	68fb      	ldr	r3, [r7, #12]
  400932:	69ba      	ldr	r2, [r7, #24]
  400934:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400938:	68fb      	ldr	r3, [r7, #12]
  40093a:	69ba      	ldr	r2, [r7, #24]
  40093c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400940:	e00d      	b.n	40095e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400942:	68fb      	ldr	r3, [r7, #12]
  400944:	69ba      	ldr	r2, [r7, #24]
  400946:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40094a:	68fb      	ldr	r3, [r7, #12]
  40094c:	69ba      	ldr	r2, [r7, #24]
  40094e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400952:	e004      	b.n	40095e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400954:	68fb      	ldr	r3, [r7, #12]
  400956:	69ba      	ldr	r2, [r7, #24]
  400958:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  40095c:	e003      	b.n	400966 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  40095e:	68fb      	ldr	r3, [r7, #12]
  400960:	69ba      	ldr	r2, [r7, #24]
  400962:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400966:	bf00      	nop
  400968:	3734      	adds	r7, #52	; 0x34
  40096a:	46bd      	mov	sp, r7
  40096c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400970:	4770      	bx	lr
  400972:	bf00      	nop
  400974:	00200707 	.word	0x00200707

00400978 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400978:	b480      	push	{r7}
  40097a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  40097c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400980:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400984:	4a0c      	ldr	r2, [pc, #48]	; (4009b8 <tcm_disable+0x40>)
  400986:	4b0c      	ldr	r3, [pc, #48]	; (4009b8 <tcm_disable+0x40>)
  400988:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  40098c:	f023 0301 	bic.w	r3, r3, #1
  400990:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400994:	4a08      	ldr	r2, [pc, #32]	; (4009b8 <tcm_disable+0x40>)
  400996:	4b08      	ldr	r3, [pc, #32]	; (4009b8 <tcm_disable+0x40>)
  400998:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  40099c:	f023 0301 	bic.w	r3, r3, #1
  4009a0:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  4009a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009a8:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  4009ac:	bf00      	nop
  4009ae:	46bd      	mov	sp, r7
  4009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009b4:	4770      	bx	lr
  4009b6:	bf00      	nop
  4009b8:	e000ed00 	.word	0xe000ed00

004009bc <board_init>:
#endif

void board_init(void)
{
  4009bc:	b580      	push	{r7, lr}
  4009be:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009c0:	4b1e      	ldr	r3, [pc, #120]	; (400a3c <board_init+0x80>)
  4009c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009c6:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  4009c8:	4b1d      	ldr	r3, [pc, #116]	; (400a40 <board_init+0x84>)
  4009ca:	4798      	blx	r3
	SCB_EnableDCache();
  4009cc:	4b1d      	ldr	r3, [pc, #116]	; (400a44 <board_init+0x88>)
  4009ce:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009d0:	4b1d      	ldr	r3, [pc, #116]	; (400a48 <board_init+0x8c>)
  4009d2:	4a1e      	ldr	r2, [pc, #120]	; (400a4c <board_init+0x90>)
  4009d4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009d6:	4b1c      	ldr	r3, [pc, #112]	; (400a48 <board_init+0x8c>)
  4009d8:	4a1d      	ldr	r2, [pc, #116]	; (400a50 <board_init+0x94>)
  4009da:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  4009dc:	4b1d      	ldr	r3, [pc, #116]	; (400a54 <board_init+0x98>)
  4009de:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  4009e0:	4b1d      	ldr	r3, [pc, #116]	; (400a58 <board_init+0x9c>)
  4009e2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4009e4:	2101      	movs	r1, #1
  4009e6:	2048      	movs	r0, #72	; 0x48
  4009e8:	4b1c      	ldr	r3, [pc, #112]	; (400a5c <board_init+0xa0>)
  4009ea:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4009ec:	2101      	movs	r1, #1
  4009ee:	2048      	movs	r0, #72	; 0x48
  4009f0:	4b1b      	ldr	r3, [pc, #108]	; (400a60 <board_init+0xa4>)
  4009f2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4009f4:	2100      	movs	r1, #0
  4009f6:	200b      	movs	r0, #11
  4009f8:	4b18      	ldr	r3, [pc, #96]	; (400a5c <board_init+0xa0>)
  4009fa:	4798      	blx	r3
  4009fc:	2188      	movs	r1, #136	; 0x88
  4009fe:	200b      	movs	r0, #11
  400a00:	4b18      	ldr	r3, [pc, #96]	; (400a64 <board_init+0xa8>)
  400a02:	4798      	blx	r3
  400a04:	2102      	movs	r1, #2
  400a06:	200b      	movs	r0, #11
  400a08:	4b17      	ldr	r3, [pc, #92]	; (400a68 <board_init+0xac>)
  400a0a:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400a0c:	2100      	movs	r1, #0
  400a0e:	2015      	movs	r0, #21
  400a10:	4b14      	ldr	r3, [pc, #80]	; (400a64 <board_init+0xa8>)
  400a12:	4798      	blx	r3
  400a14:	2015      	movs	r0, #21
  400a16:	4b15      	ldr	r3, [pc, #84]	; (400a6c <board_init+0xb0>)
  400a18:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400a1a:	4a15      	ldr	r2, [pc, #84]	; (400a70 <board_init+0xb4>)
  400a1c:	4b14      	ldr	r3, [pc, #80]	; (400a70 <board_init+0xb4>)
  400a1e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  400a22:	f043 0310 	orr.w	r3, r3, #16
  400a26:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400a2a:	2103      	movs	r1, #3
  400a2c:	2024      	movs	r0, #36	; 0x24
  400a2e:	4b0d      	ldr	r3, [pc, #52]	; (400a64 <board_init+0xa8>)
  400a30:	4798      	blx	r3
  400a32:	2024      	movs	r0, #36	; 0x24
  400a34:	4b0d      	ldr	r3, [pc, #52]	; (400a6c <board_init+0xb0>)
  400a36:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  400a38:	bf00      	nop
  400a3a:	bd80      	pop	{r7, pc}
  400a3c:	400e1850 	.word	0x400e1850
  400a40:	00400529 	.word	0x00400529
  400a44:	00400561 	.word	0x00400561
  400a48:	400e0c00 	.word	0x400e0c00
  400a4c:	5a00080c 	.word	0x5a00080c
  400a50:	5a00070c 	.word	0x5a00070c
  400a54:	00400979 	.word	0x00400979
  400a58:	00400621 	.word	0x00400621
  400a5c:	004007b5 	.word	0x004007b5
  400a60:	0040083d 	.word	0x0040083d
  400a64:	00400699 	.word	0x00400699
  400a68:	004008a9 	.word	0x004008a9
  400a6c:	0040064d 	.word	0x0040064d
  400a70:	40088000 	.word	0x40088000

00400a74 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400a74:	b480      	push	{r7}
  400a76:	b085      	sub	sp, #20
  400a78:	af00      	add	r7, sp, #0
  400a7a:	60f8      	str	r0, [r7, #12]
  400a7c:	60b9      	str	r1, [r7, #8]
  400a7e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400a80:	687b      	ldr	r3, [r7, #4]
  400a82:	2b00      	cmp	r3, #0
  400a84:	d003      	beq.n	400a8e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400a86:	68fb      	ldr	r3, [r7, #12]
  400a88:	68ba      	ldr	r2, [r7, #8]
  400a8a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400a8c:	e002      	b.n	400a94 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400a8e:	68fb      	ldr	r3, [r7, #12]
  400a90:	68ba      	ldr	r2, [r7, #8]
  400a92:	661a      	str	r2, [r3, #96]	; 0x60
}
  400a94:	bf00      	nop
  400a96:	3714      	adds	r7, #20
  400a98:	46bd      	mov	sp, r7
  400a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a9e:	4770      	bx	lr

00400aa0 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400aa0:	b480      	push	{r7}
  400aa2:	b083      	sub	sp, #12
  400aa4:	af00      	add	r7, sp, #0
  400aa6:	6078      	str	r0, [r7, #4]
  400aa8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400aaa:	687b      	ldr	r3, [r7, #4]
  400aac:	683a      	ldr	r2, [r7, #0]
  400aae:	631a      	str	r2, [r3, #48]	; 0x30
}
  400ab0:	bf00      	nop
  400ab2:	370c      	adds	r7, #12
  400ab4:	46bd      	mov	sp, r7
  400ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aba:	4770      	bx	lr

00400abc <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400abc:	b480      	push	{r7}
  400abe:	b083      	sub	sp, #12
  400ac0:	af00      	add	r7, sp, #0
  400ac2:	6078      	str	r0, [r7, #4]
  400ac4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400ac6:	687b      	ldr	r3, [r7, #4]
  400ac8:	683a      	ldr	r2, [r7, #0]
  400aca:	635a      	str	r2, [r3, #52]	; 0x34
}
  400acc:	bf00      	nop
  400ace:	370c      	adds	r7, #12
  400ad0:	46bd      	mov	sp, r7
  400ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ad6:	4770      	bx	lr

00400ad8 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400ad8:	b480      	push	{r7}
  400ada:	b087      	sub	sp, #28
  400adc:	af00      	add	r7, sp, #0
  400ade:	60f8      	str	r0, [r7, #12]
  400ae0:	60b9      	str	r1, [r7, #8]
  400ae2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400ae4:	68fb      	ldr	r3, [r7, #12]
  400ae6:	687a      	ldr	r2, [r7, #4]
  400ae8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400aea:	68bb      	ldr	r3, [r7, #8]
  400aec:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400af0:	d04a      	beq.n	400b88 <pio_set_peripheral+0xb0>
  400af2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400af6:	d808      	bhi.n	400b0a <pio_set_peripheral+0x32>
  400af8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400afc:	d016      	beq.n	400b2c <pio_set_peripheral+0x54>
  400afe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400b02:	d02c      	beq.n	400b5e <pio_set_peripheral+0x86>
  400b04:	2b00      	cmp	r3, #0
  400b06:	d069      	beq.n	400bdc <pio_set_peripheral+0x104>
  400b08:	e064      	b.n	400bd4 <pio_set_peripheral+0xfc>
  400b0a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400b0e:	d065      	beq.n	400bdc <pio_set_peripheral+0x104>
  400b10:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400b14:	d803      	bhi.n	400b1e <pio_set_peripheral+0x46>
  400b16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400b1a:	d04a      	beq.n	400bb2 <pio_set_peripheral+0xda>
  400b1c:	e05a      	b.n	400bd4 <pio_set_peripheral+0xfc>
  400b1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400b22:	d05b      	beq.n	400bdc <pio_set_peripheral+0x104>
  400b24:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400b28:	d058      	beq.n	400bdc <pio_set_peripheral+0x104>
  400b2a:	e053      	b.n	400bd4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b2c:	68fb      	ldr	r3, [r7, #12]
  400b2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b30:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b32:	68fb      	ldr	r3, [r7, #12]
  400b34:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b36:	687b      	ldr	r3, [r7, #4]
  400b38:	43d9      	mvns	r1, r3
  400b3a:	697b      	ldr	r3, [r7, #20]
  400b3c:	400b      	ands	r3, r1
  400b3e:	401a      	ands	r2, r3
  400b40:	68fb      	ldr	r3, [r7, #12]
  400b42:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b44:	68fb      	ldr	r3, [r7, #12]
  400b46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b48:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b4a:	68fb      	ldr	r3, [r7, #12]
  400b4c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b4e:	687b      	ldr	r3, [r7, #4]
  400b50:	43d9      	mvns	r1, r3
  400b52:	697b      	ldr	r3, [r7, #20]
  400b54:	400b      	ands	r3, r1
  400b56:	401a      	ands	r2, r3
  400b58:	68fb      	ldr	r3, [r7, #12]
  400b5a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400b5c:	e03a      	b.n	400bd4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b5e:	68fb      	ldr	r3, [r7, #12]
  400b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b62:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b64:	687a      	ldr	r2, [r7, #4]
  400b66:	697b      	ldr	r3, [r7, #20]
  400b68:	431a      	orrs	r2, r3
  400b6a:	68fb      	ldr	r3, [r7, #12]
  400b6c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400b6e:	68fb      	ldr	r3, [r7, #12]
  400b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400b72:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b74:	68fb      	ldr	r3, [r7, #12]
  400b76:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b78:	687b      	ldr	r3, [r7, #4]
  400b7a:	43d9      	mvns	r1, r3
  400b7c:	697b      	ldr	r3, [r7, #20]
  400b7e:	400b      	ands	r3, r1
  400b80:	401a      	ands	r2, r3
  400b82:	68fb      	ldr	r3, [r7, #12]
  400b84:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400b86:	e025      	b.n	400bd4 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b88:	68fb      	ldr	r3, [r7, #12]
  400b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b8c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b8e:	68fb      	ldr	r3, [r7, #12]
  400b90:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b92:	687b      	ldr	r3, [r7, #4]
  400b94:	43d9      	mvns	r1, r3
  400b96:	697b      	ldr	r3, [r7, #20]
  400b98:	400b      	ands	r3, r1
  400b9a:	401a      	ands	r2, r3
  400b9c:	68fb      	ldr	r3, [r7, #12]
  400b9e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ba0:	68fb      	ldr	r3, [r7, #12]
  400ba2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400ba4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ba6:	687a      	ldr	r2, [r7, #4]
  400ba8:	697b      	ldr	r3, [r7, #20]
  400baa:	431a      	orrs	r2, r3
  400bac:	68fb      	ldr	r3, [r7, #12]
  400bae:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400bb0:	e010      	b.n	400bd4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bb2:	68fb      	ldr	r3, [r7, #12]
  400bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400bb6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bb8:	687a      	ldr	r2, [r7, #4]
  400bba:	697b      	ldr	r3, [r7, #20]
  400bbc:	431a      	orrs	r2, r3
  400bbe:	68fb      	ldr	r3, [r7, #12]
  400bc0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bc2:	68fb      	ldr	r3, [r7, #12]
  400bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400bc6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bc8:	687a      	ldr	r2, [r7, #4]
  400bca:	697b      	ldr	r3, [r7, #20]
  400bcc:	431a      	orrs	r2, r3
  400bce:	68fb      	ldr	r3, [r7, #12]
  400bd0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400bd2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bd4:	68fb      	ldr	r3, [r7, #12]
  400bd6:	687a      	ldr	r2, [r7, #4]
  400bd8:	605a      	str	r2, [r3, #4]
  400bda:	e000      	b.n	400bde <pio_set_peripheral+0x106>
		return;
  400bdc:	bf00      	nop
}
  400bde:	371c      	adds	r7, #28
  400be0:	46bd      	mov	sp, r7
  400be2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be6:	4770      	bx	lr

00400be8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400be8:	b580      	push	{r7, lr}
  400bea:	b084      	sub	sp, #16
  400bec:	af00      	add	r7, sp, #0
  400bee:	60f8      	str	r0, [r7, #12]
  400bf0:	60b9      	str	r1, [r7, #8]
  400bf2:	607a      	str	r2, [r7, #4]
  400bf4:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400bf6:	68b9      	ldr	r1, [r7, #8]
  400bf8:	68f8      	ldr	r0, [r7, #12]
  400bfa:	4b12      	ldr	r3, [pc, #72]	; (400c44 <pio_set_output+0x5c>)
  400bfc:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400bfe:	69ba      	ldr	r2, [r7, #24]
  400c00:	68b9      	ldr	r1, [r7, #8]
  400c02:	68f8      	ldr	r0, [r7, #12]
  400c04:	4b10      	ldr	r3, [pc, #64]	; (400c48 <pio_set_output+0x60>)
  400c06:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400c08:	683b      	ldr	r3, [r7, #0]
  400c0a:	2b00      	cmp	r3, #0
  400c0c:	d003      	beq.n	400c16 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400c0e:	68fb      	ldr	r3, [r7, #12]
  400c10:	68ba      	ldr	r2, [r7, #8]
  400c12:	651a      	str	r2, [r3, #80]	; 0x50
  400c14:	e002      	b.n	400c1c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400c16:	68fb      	ldr	r3, [r7, #12]
  400c18:	68ba      	ldr	r2, [r7, #8]
  400c1a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400c1c:	687b      	ldr	r3, [r7, #4]
  400c1e:	2b00      	cmp	r3, #0
  400c20:	d003      	beq.n	400c2a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400c22:	68fb      	ldr	r3, [r7, #12]
  400c24:	68ba      	ldr	r2, [r7, #8]
  400c26:	631a      	str	r2, [r3, #48]	; 0x30
  400c28:	e002      	b.n	400c30 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400c2a:	68fb      	ldr	r3, [r7, #12]
  400c2c:	68ba      	ldr	r2, [r7, #8]
  400c2e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400c30:	68fb      	ldr	r3, [r7, #12]
  400c32:	68ba      	ldr	r2, [r7, #8]
  400c34:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400c36:	68fb      	ldr	r3, [r7, #12]
  400c38:	68ba      	ldr	r2, [r7, #8]
  400c3a:	601a      	str	r2, [r3, #0]
}
  400c3c:	bf00      	nop
  400c3e:	3710      	adds	r7, #16
  400c40:	46bd      	mov	sp, r7
  400c42:	bd80      	pop	{r7, pc}
  400c44:	00400c75 	.word	0x00400c75
  400c48:	00400a75 	.word	0x00400a75

00400c4c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400c4c:	b480      	push	{r7}
  400c4e:	b083      	sub	sp, #12
  400c50:	af00      	add	r7, sp, #0
  400c52:	6078      	str	r0, [r7, #4]
  400c54:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400c56:	687b      	ldr	r3, [r7, #4]
  400c58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  400c5a:	683b      	ldr	r3, [r7, #0]
  400c5c:	4013      	ands	r3, r2
  400c5e:	2b00      	cmp	r3, #0
  400c60:	d101      	bne.n	400c66 <pio_get_output_data_status+0x1a>
		return 0;
  400c62:	2300      	movs	r3, #0
  400c64:	e000      	b.n	400c68 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  400c66:	2301      	movs	r3, #1
	}
}
  400c68:	4618      	mov	r0, r3
  400c6a:	370c      	adds	r7, #12
  400c6c:	46bd      	mov	sp, r7
  400c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c72:	4770      	bx	lr

00400c74 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400c74:	b480      	push	{r7}
  400c76:	b083      	sub	sp, #12
  400c78:	af00      	add	r7, sp, #0
  400c7a:	6078      	str	r0, [r7, #4]
  400c7c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400c7e:	687b      	ldr	r3, [r7, #4]
  400c80:	683a      	ldr	r2, [r7, #0]
  400c82:	645a      	str	r2, [r3, #68]	; 0x44
}
  400c84:	bf00      	nop
  400c86:	370c      	adds	r7, #12
  400c88:	46bd      	mov	sp, r7
  400c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c8e:	4770      	bx	lr

00400c90 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400c90:	b480      	push	{r7}
  400c92:	b083      	sub	sp, #12
  400c94:	af00      	add	r7, sp, #0
  400c96:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400c98:	687b      	ldr	r3, [r7, #4]
  400c9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400c9c:	4618      	mov	r0, r3
  400c9e:	370c      	adds	r7, #12
  400ca0:	46bd      	mov	sp, r7
  400ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ca6:	4770      	bx	lr

00400ca8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400ca8:	b480      	push	{r7}
  400caa:	b083      	sub	sp, #12
  400cac:	af00      	add	r7, sp, #0
  400cae:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400cb0:	687b      	ldr	r3, [r7, #4]
  400cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400cb4:	4618      	mov	r0, r3
  400cb6:	370c      	adds	r7, #12
  400cb8:	46bd      	mov	sp, r7
  400cba:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cbe:	4770      	bx	lr

00400cc0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400cc0:	b580      	push	{r7, lr}
  400cc2:	b084      	sub	sp, #16
  400cc4:	af00      	add	r7, sp, #0
  400cc6:	6078      	str	r0, [r7, #4]
  400cc8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400cca:	6878      	ldr	r0, [r7, #4]
  400ccc:	4b26      	ldr	r3, [pc, #152]	; (400d68 <pio_handler_process+0xa8>)
  400cce:	4798      	blx	r3
  400cd0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400cd2:	6878      	ldr	r0, [r7, #4]
  400cd4:	4b25      	ldr	r3, [pc, #148]	; (400d6c <pio_handler_process+0xac>)
  400cd6:	4798      	blx	r3
  400cd8:	4602      	mov	r2, r0
  400cda:	68fb      	ldr	r3, [r7, #12]
  400cdc:	4013      	ands	r3, r2
  400cde:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400ce0:	68fb      	ldr	r3, [r7, #12]
  400ce2:	2b00      	cmp	r3, #0
  400ce4:	d03c      	beq.n	400d60 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400ce6:	2300      	movs	r3, #0
  400ce8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400cea:	e034      	b.n	400d56 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400cec:	4a20      	ldr	r2, [pc, #128]	; (400d70 <pio_handler_process+0xb0>)
  400cee:	68bb      	ldr	r3, [r7, #8]
  400cf0:	011b      	lsls	r3, r3, #4
  400cf2:	4413      	add	r3, r2
  400cf4:	681a      	ldr	r2, [r3, #0]
  400cf6:	683b      	ldr	r3, [r7, #0]
  400cf8:	429a      	cmp	r2, r3
  400cfa:	d126      	bne.n	400d4a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400cfc:	4a1c      	ldr	r2, [pc, #112]	; (400d70 <pio_handler_process+0xb0>)
  400cfe:	68bb      	ldr	r3, [r7, #8]
  400d00:	011b      	lsls	r3, r3, #4
  400d02:	4413      	add	r3, r2
  400d04:	3304      	adds	r3, #4
  400d06:	681a      	ldr	r2, [r3, #0]
  400d08:	68fb      	ldr	r3, [r7, #12]
  400d0a:	4013      	ands	r3, r2
  400d0c:	2b00      	cmp	r3, #0
  400d0e:	d01c      	beq.n	400d4a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d10:	4a17      	ldr	r2, [pc, #92]	; (400d70 <pio_handler_process+0xb0>)
  400d12:	68bb      	ldr	r3, [r7, #8]
  400d14:	011b      	lsls	r3, r3, #4
  400d16:	4413      	add	r3, r2
  400d18:	330c      	adds	r3, #12
  400d1a:	681b      	ldr	r3, [r3, #0]
  400d1c:	4914      	ldr	r1, [pc, #80]	; (400d70 <pio_handler_process+0xb0>)
  400d1e:	68ba      	ldr	r2, [r7, #8]
  400d20:	0112      	lsls	r2, r2, #4
  400d22:	440a      	add	r2, r1
  400d24:	6810      	ldr	r0, [r2, #0]
  400d26:	4912      	ldr	r1, [pc, #72]	; (400d70 <pio_handler_process+0xb0>)
  400d28:	68ba      	ldr	r2, [r7, #8]
  400d2a:	0112      	lsls	r2, r2, #4
  400d2c:	440a      	add	r2, r1
  400d2e:	3204      	adds	r2, #4
  400d30:	6812      	ldr	r2, [r2, #0]
  400d32:	4611      	mov	r1, r2
  400d34:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400d36:	4a0e      	ldr	r2, [pc, #56]	; (400d70 <pio_handler_process+0xb0>)
  400d38:	68bb      	ldr	r3, [r7, #8]
  400d3a:	011b      	lsls	r3, r3, #4
  400d3c:	4413      	add	r3, r2
  400d3e:	3304      	adds	r3, #4
  400d40:	681b      	ldr	r3, [r3, #0]
  400d42:	43db      	mvns	r3, r3
  400d44:	68fa      	ldr	r2, [r7, #12]
  400d46:	4013      	ands	r3, r2
  400d48:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400d4a:	68bb      	ldr	r3, [r7, #8]
  400d4c:	3301      	adds	r3, #1
  400d4e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400d50:	68bb      	ldr	r3, [r7, #8]
  400d52:	2b06      	cmp	r3, #6
  400d54:	d803      	bhi.n	400d5e <pio_handler_process+0x9e>
		while (status != 0) {
  400d56:	68fb      	ldr	r3, [r7, #12]
  400d58:	2b00      	cmp	r3, #0
  400d5a:	d1c7      	bne.n	400cec <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400d5c:	e000      	b.n	400d60 <pio_handler_process+0xa0>
				break;
  400d5e:	bf00      	nop
}
  400d60:	bf00      	nop
  400d62:	3710      	adds	r7, #16
  400d64:	46bd      	mov	sp, r7
  400d66:	bd80      	pop	{r7, pc}
  400d68:	00400c91 	.word	0x00400c91
  400d6c:	00400ca9 	.word	0x00400ca9
  400d70:	204009d0 	.word	0x204009d0

00400d74 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d74:	b580      	push	{r7, lr}
  400d76:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400d78:	210a      	movs	r1, #10
  400d7a:	4802      	ldr	r0, [pc, #8]	; (400d84 <PIOA_Handler+0x10>)
  400d7c:	4b02      	ldr	r3, [pc, #8]	; (400d88 <PIOA_Handler+0x14>)
  400d7e:	4798      	blx	r3
}
  400d80:	bf00      	nop
  400d82:	bd80      	pop	{r7, pc}
  400d84:	400e0e00 	.word	0x400e0e00
  400d88:	00400cc1 	.word	0x00400cc1

00400d8c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d8c:	b580      	push	{r7, lr}
  400d8e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400d90:	210b      	movs	r1, #11
  400d92:	4802      	ldr	r0, [pc, #8]	; (400d9c <PIOB_Handler+0x10>)
  400d94:	4b02      	ldr	r3, [pc, #8]	; (400da0 <PIOB_Handler+0x14>)
  400d96:	4798      	blx	r3
}
  400d98:	bf00      	nop
  400d9a:	bd80      	pop	{r7, pc}
  400d9c:	400e1000 	.word	0x400e1000
  400da0:	00400cc1 	.word	0x00400cc1

00400da4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400da4:	b580      	push	{r7, lr}
  400da6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400da8:	210c      	movs	r1, #12
  400daa:	4802      	ldr	r0, [pc, #8]	; (400db4 <PIOC_Handler+0x10>)
  400dac:	4b02      	ldr	r3, [pc, #8]	; (400db8 <PIOC_Handler+0x14>)
  400dae:	4798      	blx	r3
}
  400db0:	bf00      	nop
  400db2:	bd80      	pop	{r7, pc}
  400db4:	400e1200 	.word	0x400e1200
  400db8:	00400cc1 	.word	0x00400cc1

00400dbc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400dbc:	b580      	push	{r7, lr}
  400dbe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400dc0:	2110      	movs	r1, #16
  400dc2:	4802      	ldr	r0, [pc, #8]	; (400dcc <PIOD_Handler+0x10>)
  400dc4:	4b02      	ldr	r3, [pc, #8]	; (400dd0 <PIOD_Handler+0x14>)
  400dc6:	4798      	blx	r3
}
  400dc8:	bf00      	nop
  400dca:	bd80      	pop	{r7, pc}
  400dcc:	400e1400 	.word	0x400e1400
  400dd0:	00400cc1 	.word	0x00400cc1

00400dd4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400dd4:	b580      	push	{r7, lr}
  400dd6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400dd8:	2111      	movs	r1, #17
  400dda:	4802      	ldr	r0, [pc, #8]	; (400de4 <PIOE_Handler+0x10>)
  400ddc:	4b02      	ldr	r3, [pc, #8]	; (400de8 <PIOE_Handler+0x14>)
  400dde:	4798      	blx	r3
}
  400de0:	bf00      	nop
  400de2:	bd80      	pop	{r7, pc}
  400de4:	400e1600 	.word	0x400e1600
  400de8:	00400cc1 	.word	0x00400cc1

00400dec <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400dec:	b480      	push	{r7}
  400dee:	b083      	sub	sp, #12
  400df0:	af00      	add	r7, sp, #0
  400df2:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400df4:	687b      	ldr	r3, [r7, #4]
  400df6:	3b01      	subs	r3, #1
  400df8:	2b03      	cmp	r3, #3
  400dfa:	d81a      	bhi.n	400e32 <pmc_mck_set_division+0x46>
  400dfc:	a201      	add	r2, pc, #4	; (adr r2, 400e04 <pmc_mck_set_division+0x18>)
  400dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e02:	bf00      	nop
  400e04:	00400e15 	.word	0x00400e15
  400e08:	00400e1b 	.word	0x00400e1b
  400e0c:	00400e23 	.word	0x00400e23
  400e10:	00400e2b 	.word	0x00400e2b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e14:	2300      	movs	r3, #0
  400e16:	607b      	str	r3, [r7, #4]
			break;
  400e18:	e00e      	b.n	400e38 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400e1a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400e1e:	607b      	str	r3, [r7, #4]
			break;
  400e20:	e00a      	b.n	400e38 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400e22:	f44f 7340 	mov.w	r3, #768	; 0x300
  400e26:	607b      	str	r3, [r7, #4]
			break;
  400e28:	e006      	b.n	400e38 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400e2a:	f44f 7300 	mov.w	r3, #512	; 0x200
  400e2e:	607b      	str	r3, [r7, #4]
			break;
  400e30:	e002      	b.n	400e38 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400e32:	2300      	movs	r3, #0
  400e34:	607b      	str	r3, [r7, #4]
			break;
  400e36:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400e38:	490a      	ldr	r1, [pc, #40]	; (400e64 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400e3a:	4b0a      	ldr	r3, [pc, #40]	; (400e64 <pmc_mck_set_division+0x78>)
  400e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e3e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400e42:	687b      	ldr	r3, [r7, #4]
  400e44:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400e46:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400e48:	bf00      	nop
  400e4a:	4b06      	ldr	r3, [pc, #24]	; (400e64 <pmc_mck_set_division+0x78>)
  400e4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e4e:	f003 0308 	and.w	r3, r3, #8
  400e52:	2b00      	cmp	r3, #0
  400e54:	d0f9      	beq.n	400e4a <pmc_mck_set_division+0x5e>
}
  400e56:	bf00      	nop
  400e58:	370c      	adds	r7, #12
  400e5a:	46bd      	mov	sp, r7
  400e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e60:	4770      	bx	lr
  400e62:	bf00      	nop
  400e64:	400e0600 	.word	0x400e0600

00400e68 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400e68:	b480      	push	{r7}
  400e6a:	b085      	sub	sp, #20
  400e6c:	af00      	add	r7, sp, #0
  400e6e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400e70:	491d      	ldr	r1, [pc, #116]	; (400ee8 <pmc_switch_mck_to_pllack+0x80>)
  400e72:	4b1d      	ldr	r3, [pc, #116]	; (400ee8 <pmc_switch_mck_to_pllack+0x80>)
  400e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e76:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400e7a:	687b      	ldr	r3, [r7, #4]
  400e7c:	4313      	orrs	r3, r2
  400e7e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e84:	60fb      	str	r3, [r7, #12]
  400e86:	e007      	b.n	400e98 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e88:	68fb      	ldr	r3, [r7, #12]
  400e8a:	2b00      	cmp	r3, #0
  400e8c:	d101      	bne.n	400e92 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400e8e:	2301      	movs	r3, #1
  400e90:	e023      	b.n	400eda <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400e92:	68fb      	ldr	r3, [r7, #12]
  400e94:	3b01      	subs	r3, #1
  400e96:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400e98:	4b13      	ldr	r3, [pc, #76]	; (400ee8 <pmc_switch_mck_to_pllack+0x80>)
  400e9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e9c:	f003 0308 	and.w	r3, r3, #8
  400ea0:	2b00      	cmp	r3, #0
  400ea2:	d0f1      	beq.n	400e88 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ea4:	4a10      	ldr	r2, [pc, #64]	; (400ee8 <pmc_switch_mck_to_pllack+0x80>)
  400ea6:	4b10      	ldr	r3, [pc, #64]	; (400ee8 <pmc_switch_mck_to_pllack+0x80>)
  400ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400eaa:	f023 0303 	bic.w	r3, r3, #3
  400eae:	f043 0302 	orr.w	r3, r3, #2
  400eb2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400eb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400eb8:	60fb      	str	r3, [r7, #12]
  400eba:	e007      	b.n	400ecc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ebc:	68fb      	ldr	r3, [r7, #12]
  400ebe:	2b00      	cmp	r3, #0
  400ec0:	d101      	bne.n	400ec6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400ec2:	2301      	movs	r3, #1
  400ec4:	e009      	b.n	400eda <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400ec6:	68fb      	ldr	r3, [r7, #12]
  400ec8:	3b01      	subs	r3, #1
  400eca:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ecc:	4b06      	ldr	r3, [pc, #24]	; (400ee8 <pmc_switch_mck_to_pllack+0x80>)
  400ece:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ed0:	f003 0308 	and.w	r3, r3, #8
  400ed4:	2b00      	cmp	r3, #0
  400ed6:	d0f1      	beq.n	400ebc <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400ed8:	2300      	movs	r3, #0
}
  400eda:	4618      	mov	r0, r3
  400edc:	3714      	adds	r7, #20
  400ede:	46bd      	mov	sp, r7
  400ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ee4:	4770      	bx	lr
  400ee6:	bf00      	nop
  400ee8:	400e0600 	.word	0x400e0600

00400eec <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400eec:	b480      	push	{r7}
  400eee:	b083      	sub	sp, #12
  400ef0:	af00      	add	r7, sp, #0
  400ef2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400ef4:	687b      	ldr	r3, [r7, #4]
  400ef6:	2b01      	cmp	r3, #1
  400ef8:	d105      	bne.n	400f06 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400efa:	4907      	ldr	r1, [pc, #28]	; (400f18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400efc:	4b06      	ldr	r3, [pc, #24]	; (400f18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400efe:	689a      	ldr	r2, [r3, #8]
  400f00:	4b06      	ldr	r3, [pc, #24]	; (400f1c <pmc_switch_sclk_to_32kxtal+0x30>)
  400f02:	4313      	orrs	r3, r2
  400f04:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400f06:	4b04      	ldr	r3, [pc, #16]	; (400f18 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400f08:	4a05      	ldr	r2, [pc, #20]	; (400f20 <pmc_switch_sclk_to_32kxtal+0x34>)
  400f0a:	601a      	str	r2, [r3, #0]
}
  400f0c:	bf00      	nop
  400f0e:	370c      	adds	r7, #12
  400f10:	46bd      	mov	sp, r7
  400f12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f16:	4770      	bx	lr
  400f18:	400e1810 	.word	0x400e1810
  400f1c:	a5100000 	.word	0xa5100000
  400f20:	a5000008 	.word	0xa5000008

00400f24 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400f24:	b480      	push	{r7}
  400f26:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400f28:	4b09      	ldr	r3, [pc, #36]	; (400f50 <pmc_osc_is_ready_32kxtal+0x2c>)
  400f2a:	695b      	ldr	r3, [r3, #20]
  400f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400f30:	2b00      	cmp	r3, #0
  400f32:	d007      	beq.n	400f44 <pmc_osc_is_ready_32kxtal+0x20>
  400f34:	4b07      	ldr	r3, [pc, #28]	; (400f54 <pmc_osc_is_ready_32kxtal+0x30>)
  400f36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400f3c:	2b00      	cmp	r3, #0
  400f3e:	d001      	beq.n	400f44 <pmc_osc_is_ready_32kxtal+0x20>
  400f40:	2301      	movs	r3, #1
  400f42:	e000      	b.n	400f46 <pmc_osc_is_ready_32kxtal+0x22>
  400f44:	2300      	movs	r3, #0
}
  400f46:	4618      	mov	r0, r3
  400f48:	46bd      	mov	sp, r7
  400f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f4e:	4770      	bx	lr
  400f50:	400e1810 	.word	0x400e1810
  400f54:	400e0600 	.word	0x400e0600

00400f58 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400f58:	b480      	push	{r7}
  400f5a:	b083      	sub	sp, #12
  400f5c:	af00      	add	r7, sp, #0
  400f5e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400f60:	4915      	ldr	r1, [pc, #84]	; (400fb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400f62:	4b15      	ldr	r3, [pc, #84]	; (400fb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400f64:	6a1a      	ldr	r2, [r3, #32]
  400f66:	4b15      	ldr	r3, [pc, #84]	; (400fbc <pmc_switch_mainck_to_fastrc+0x64>)
  400f68:	4313      	orrs	r3, r2
  400f6a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400f6c:	bf00      	nop
  400f6e:	4b12      	ldr	r3, [pc, #72]	; (400fb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400f70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400f76:	2b00      	cmp	r3, #0
  400f78:	d0f9      	beq.n	400f6e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400f7a:	490f      	ldr	r1, [pc, #60]	; (400fb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400f7c:	4b0e      	ldr	r3, [pc, #56]	; (400fb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400f7e:	6a1a      	ldr	r2, [r3, #32]
  400f80:	4b0f      	ldr	r3, [pc, #60]	; (400fc0 <pmc_switch_mainck_to_fastrc+0x68>)
  400f82:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400f84:	687a      	ldr	r2, [r7, #4]
  400f86:	4313      	orrs	r3, r2
  400f88:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400f8c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400f8e:	bf00      	nop
  400f90:	4b09      	ldr	r3, [pc, #36]	; (400fb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400f92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400f98:	2b00      	cmp	r3, #0
  400f9a:	d0f9      	beq.n	400f90 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400f9c:	4906      	ldr	r1, [pc, #24]	; (400fb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400f9e:	4b06      	ldr	r3, [pc, #24]	; (400fb8 <pmc_switch_mainck_to_fastrc+0x60>)
  400fa0:	6a1a      	ldr	r2, [r3, #32]
  400fa2:	4b08      	ldr	r3, [pc, #32]	; (400fc4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400fa4:	4013      	ands	r3, r2
  400fa6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400faa:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400fac:	bf00      	nop
  400fae:	370c      	adds	r7, #12
  400fb0:	46bd      	mov	sp, r7
  400fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fb6:	4770      	bx	lr
  400fb8:	400e0600 	.word	0x400e0600
  400fbc:	00370008 	.word	0x00370008
  400fc0:	ffc8ff8f 	.word	0xffc8ff8f
  400fc4:	fec8ffff 	.word	0xfec8ffff

00400fc8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400fc8:	b480      	push	{r7}
  400fca:	b083      	sub	sp, #12
  400fcc:	af00      	add	r7, sp, #0
  400fce:	6078      	str	r0, [r7, #4]
  400fd0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400fd2:	687b      	ldr	r3, [r7, #4]
  400fd4:	2b00      	cmp	r3, #0
  400fd6:	d008      	beq.n	400fea <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400fd8:	4913      	ldr	r1, [pc, #76]	; (401028 <pmc_switch_mainck_to_xtal+0x60>)
  400fda:	4b13      	ldr	r3, [pc, #76]	; (401028 <pmc_switch_mainck_to_xtal+0x60>)
  400fdc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400fde:	4a13      	ldr	r2, [pc, #76]	; (40102c <pmc_switch_mainck_to_xtal+0x64>)
  400fe0:	401a      	ands	r2, r3
  400fe2:	4b13      	ldr	r3, [pc, #76]	; (401030 <pmc_switch_mainck_to_xtal+0x68>)
  400fe4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400fe6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400fe8:	e018      	b.n	40101c <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400fea:	490f      	ldr	r1, [pc, #60]	; (401028 <pmc_switch_mainck_to_xtal+0x60>)
  400fec:	4b0e      	ldr	r3, [pc, #56]	; (401028 <pmc_switch_mainck_to_xtal+0x60>)
  400fee:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400ff0:	4b10      	ldr	r3, [pc, #64]	; (401034 <pmc_switch_mainck_to_xtal+0x6c>)
  400ff2:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400ff4:	683a      	ldr	r2, [r7, #0]
  400ff6:	0212      	lsls	r2, r2, #8
  400ff8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400ffa:	431a      	orrs	r2, r3
  400ffc:	4b0e      	ldr	r3, [pc, #56]	; (401038 <pmc_switch_mainck_to_xtal+0x70>)
  400ffe:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401000:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401002:	bf00      	nop
  401004:	4b08      	ldr	r3, [pc, #32]	; (401028 <pmc_switch_mainck_to_xtal+0x60>)
  401006:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401008:	f003 0301 	and.w	r3, r3, #1
  40100c:	2b00      	cmp	r3, #0
  40100e:	d0f9      	beq.n	401004 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401010:	4905      	ldr	r1, [pc, #20]	; (401028 <pmc_switch_mainck_to_xtal+0x60>)
  401012:	4b05      	ldr	r3, [pc, #20]	; (401028 <pmc_switch_mainck_to_xtal+0x60>)
  401014:	6a1a      	ldr	r2, [r3, #32]
  401016:	4b09      	ldr	r3, [pc, #36]	; (40103c <pmc_switch_mainck_to_xtal+0x74>)
  401018:	4313      	orrs	r3, r2
  40101a:	620b      	str	r3, [r1, #32]
}
  40101c:	bf00      	nop
  40101e:	370c      	adds	r7, #12
  401020:	46bd      	mov	sp, r7
  401022:	f85d 7b04 	ldr.w	r7, [sp], #4
  401026:	4770      	bx	lr
  401028:	400e0600 	.word	0x400e0600
  40102c:	fec8fffc 	.word	0xfec8fffc
  401030:	01370002 	.word	0x01370002
  401034:	ffc8fffc 	.word	0xffc8fffc
  401038:	00370001 	.word	0x00370001
  40103c:	01370000 	.word	0x01370000

00401040 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401040:	b480      	push	{r7}
  401042:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401044:	4b04      	ldr	r3, [pc, #16]	; (401058 <pmc_osc_is_ready_mainck+0x18>)
  401046:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401048:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  40104c:	4618      	mov	r0, r3
  40104e:	46bd      	mov	sp, r7
  401050:	f85d 7b04 	ldr.w	r7, [sp], #4
  401054:	4770      	bx	lr
  401056:	bf00      	nop
  401058:	400e0600 	.word	0x400e0600

0040105c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  40105c:	b480      	push	{r7}
  40105e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401060:	4b04      	ldr	r3, [pc, #16]	; (401074 <pmc_disable_pllack+0x18>)
  401062:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401066:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401068:	bf00      	nop
  40106a:	46bd      	mov	sp, r7
  40106c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401070:	4770      	bx	lr
  401072:	bf00      	nop
  401074:	400e0600 	.word	0x400e0600

00401078 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401078:	b480      	push	{r7}
  40107a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40107c:	4b04      	ldr	r3, [pc, #16]	; (401090 <pmc_is_locked_pllack+0x18>)
  40107e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401080:	f003 0302 	and.w	r3, r3, #2
}
  401084:	4618      	mov	r0, r3
  401086:	46bd      	mov	sp, r7
  401088:	f85d 7b04 	ldr.w	r7, [sp], #4
  40108c:	4770      	bx	lr
  40108e:	bf00      	nop
  401090:	400e0600 	.word	0x400e0600

00401094 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  401094:	b480      	push	{r7}
  401096:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  401098:	4b04      	ldr	r3, [pc, #16]	; (4010ac <pmc_is_locked_upll+0x18>)
  40109a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40109c:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4010a0:	4618      	mov	r0, r3
  4010a2:	46bd      	mov	sp, r7
  4010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010a8:	4770      	bx	lr
  4010aa:	bf00      	nop
  4010ac:	400e0600 	.word	0x400e0600

004010b0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4010b0:	b480      	push	{r7}
  4010b2:	b083      	sub	sp, #12
  4010b4:	af00      	add	r7, sp, #0
  4010b6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4010b8:	687b      	ldr	r3, [r7, #4]
  4010ba:	2b3f      	cmp	r3, #63	; 0x3f
  4010bc:	d901      	bls.n	4010c2 <pmc_enable_periph_clk+0x12>
		return 1;
  4010be:	2301      	movs	r3, #1
  4010c0:	e02f      	b.n	401122 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4010c2:	687b      	ldr	r3, [r7, #4]
  4010c4:	2b1f      	cmp	r3, #31
  4010c6:	d813      	bhi.n	4010f0 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010c8:	4b19      	ldr	r3, [pc, #100]	; (401130 <pmc_enable_periph_clk+0x80>)
  4010ca:	699a      	ldr	r2, [r3, #24]
  4010cc:	2101      	movs	r1, #1
  4010ce:	687b      	ldr	r3, [r7, #4]
  4010d0:	fa01 f303 	lsl.w	r3, r1, r3
  4010d4:	401a      	ands	r2, r3
  4010d6:	2101      	movs	r1, #1
  4010d8:	687b      	ldr	r3, [r7, #4]
  4010da:	fa01 f303 	lsl.w	r3, r1, r3
  4010de:	429a      	cmp	r2, r3
  4010e0:	d01e      	beq.n	401120 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010e2:	4a13      	ldr	r2, [pc, #76]	; (401130 <pmc_enable_periph_clk+0x80>)
  4010e4:	2101      	movs	r1, #1
  4010e6:	687b      	ldr	r3, [r7, #4]
  4010e8:	fa01 f303 	lsl.w	r3, r1, r3
  4010ec:	6113      	str	r3, [r2, #16]
  4010ee:	e017      	b.n	401120 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4010f0:	687b      	ldr	r3, [r7, #4]
  4010f2:	3b20      	subs	r3, #32
  4010f4:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010f6:	4b0e      	ldr	r3, [pc, #56]	; (401130 <pmc_enable_periph_clk+0x80>)
  4010f8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4010fc:	2101      	movs	r1, #1
  4010fe:	687b      	ldr	r3, [r7, #4]
  401100:	fa01 f303 	lsl.w	r3, r1, r3
  401104:	401a      	ands	r2, r3
  401106:	2101      	movs	r1, #1
  401108:	687b      	ldr	r3, [r7, #4]
  40110a:	fa01 f303 	lsl.w	r3, r1, r3
  40110e:	429a      	cmp	r2, r3
  401110:	d006      	beq.n	401120 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401112:	4a07      	ldr	r2, [pc, #28]	; (401130 <pmc_enable_periph_clk+0x80>)
  401114:	2101      	movs	r1, #1
  401116:	687b      	ldr	r3, [r7, #4]
  401118:	fa01 f303 	lsl.w	r3, r1, r3
  40111c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401120:	2300      	movs	r3, #0
}
  401122:	4618      	mov	r0, r3
  401124:	370c      	adds	r7, #12
  401126:	46bd      	mov	sp, r7
  401128:	f85d 7b04 	ldr.w	r7, [sp], #4
  40112c:	4770      	bx	lr
  40112e:	bf00      	nop
  401130:	400e0600 	.word	0x400e0600

00401134 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  401134:	b480      	push	{r7}
  401136:	b087      	sub	sp, #28
  401138:	af00      	add	r7, sp, #0
  40113a:	60f8      	str	r0, [r7, #12]
  40113c:	60b9      	str	r1, [r7, #8]
  40113e:	607a      	str	r2, [r7, #4]
  401140:	603b      	str	r3, [r7, #0]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  401142:	68fb      	ldr	r3, [r7, #12]
  401144:	689b      	ldr	r3, [r3, #8]
  401146:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  401148:	e002      	b.n	401150 <rtc_get_time+0x1c>
		ul_time = p_rtc->RTC_TIMR;
  40114a:	68fb      	ldr	r3, [r7, #12]
  40114c:	689b      	ldr	r3, [r3, #8]
  40114e:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  401150:	68fb      	ldr	r3, [r7, #12]
  401152:	689a      	ldr	r2, [r3, #8]
  401154:	697b      	ldr	r3, [r7, #20]
  401156:	429a      	cmp	r2, r3
  401158:	d1f7      	bne.n	40114a <rtc_get_time+0x16>
	}

	/* Hour */
	if (pul_hour) {
  40115a:	68bb      	ldr	r3, [r7, #8]
  40115c:	2b00      	cmp	r3, #0
  40115e:	d01c      	beq.n	40119a <rtc_get_time+0x66>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
  401160:	697b      	ldr	r3, [r7, #20]
  401162:	0c1b      	lsrs	r3, r3, #16
  401164:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  401168:	613b      	str	r3, [r7, #16]
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40116a:	693b      	ldr	r3, [r7, #16]
  40116c:	091a      	lsrs	r2, r3, #4
  40116e:	4613      	mov	r3, r2
  401170:	009b      	lsls	r3, r3, #2
  401172:	4413      	add	r3, r2
  401174:	005b      	lsls	r3, r3, #1
  401176:	461a      	mov	r2, r3
  401178:	693b      	ldr	r3, [r7, #16]
  40117a:	f003 030f 	and.w	r3, r3, #15
  40117e:	441a      	add	r2, r3
  401180:	68bb      	ldr	r3, [r7, #8]
  401182:	601a      	str	r2, [r3, #0]

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  401184:	697b      	ldr	r3, [r7, #20]
  401186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  40118a:	2b00      	cmp	r3, #0
  40118c:	d005      	beq.n	40119a <rtc_get_time+0x66>
			*pul_hour += 12;
  40118e:	68bb      	ldr	r3, [r7, #8]
  401190:	681b      	ldr	r3, [r3, #0]
  401192:	f103 020c 	add.w	r2, r3, #12
  401196:	68bb      	ldr	r3, [r7, #8]
  401198:	601a      	str	r2, [r3, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  40119a:	687b      	ldr	r3, [r7, #4]
  40119c:	2b00      	cmp	r3, #0
  40119e:	d011      	beq.n	4011c4 <rtc_get_time+0x90>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
  4011a0:	697b      	ldr	r3, [r7, #20]
  4011a2:	0a1b      	lsrs	r3, r3, #8
  4011a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4011a8:	613b      	str	r3, [r7, #16]
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4011aa:	693b      	ldr	r3, [r7, #16]
  4011ac:	091a      	lsrs	r2, r3, #4
  4011ae:	4613      	mov	r3, r2
  4011b0:	009b      	lsls	r3, r3, #2
  4011b2:	4413      	add	r3, r2
  4011b4:	005b      	lsls	r3, r3, #1
  4011b6:	461a      	mov	r2, r3
  4011b8:	693b      	ldr	r3, [r7, #16]
  4011ba:	f003 030f 	and.w	r3, r3, #15
  4011be:	441a      	add	r2, r3
  4011c0:	687b      	ldr	r3, [r7, #4]
  4011c2:	601a      	str	r2, [r3, #0]
	}

	/* Second */
	if (pul_second) {
  4011c4:	683b      	ldr	r3, [r7, #0]
  4011c6:	2b00      	cmp	r3, #0
  4011c8:	d010      	beq.n	4011ec <rtc_get_time+0xb8>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
  4011ca:	697b      	ldr	r3, [r7, #20]
  4011cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4011d0:	613b      	str	r3, [r7, #16]
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4011d2:	693b      	ldr	r3, [r7, #16]
  4011d4:	091a      	lsrs	r2, r3, #4
  4011d6:	4613      	mov	r3, r2
  4011d8:	009b      	lsls	r3, r3, #2
  4011da:	4413      	add	r3, r2
  4011dc:	005b      	lsls	r3, r3, #1
  4011de:	461a      	mov	r2, r3
  4011e0:	693b      	ldr	r3, [r7, #16]
  4011e2:	f003 030f 	and.w	r3, r3, #15
  4011e6:	441a      	add	r2, r3
  4011e8:	683b      	ldr	r3, [r7, #0]
  4011ea:	601a      	str	r2, [r3, #0]
	}
}
  4011ec:	bf00      	nop
  4011ee:	371c      	adds	r7, #28
  4011f0:	46bd      	mov	sp, r7
  4011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011f6:	4770      	bx	lr

004011f8 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4011f8:	b480      	push	{r7}
  4011fa:	b087      	sub	sp, #28
  4011fc:	af00      	add	r7, sp, #0
  4011fe:	60f8      	str	r0, [r7, #12]
  401200:	60b9      	str	r1, [r7, #8]
  401202:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401204:	68fa      	ldr	r2, [r7, #12]
  401206:	68bb      	ldr	r3, [r7, #8]
  401208:	019b      	lsls	r3, r3, #6
  40120a:	4413      	add	r3, r2
  40120c:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40120e:	697b      	ldr	r3, [r7, #20]
  401210:	2202      	movs	r2, #2
  401212:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401214:	697b      	ldr	r3, [r7, #20]
  401216:	f04f 32ff 	mov.w	r2, #4294967295
  40121a:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40121c:	697b      	ldr	r3, [r7, #20]
  40121e:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  401220:	697b      	ldr	r3, [r7, #20]
  401222:	687a      	ldr	r2, [r7, #4]
  401224:	605a      	str	r2, [r3, #4]
}
  401226:	bf00      	nop
  401228:	371c      	adds	r7, #28
  40122a:	46bd      	mov	sp, r7
  40122c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401230:	4770      	bx	lr

00401232 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401232:	b480      	push	{r7}
  401234:	b083      	sub	sp, #12
  401236:	af00      	add	r7, sp, #0
  401238:	6078      	str	r0, [r7, #4]
  40123a:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40123c:	687a      	ldr	r2, [r7, #4]
  40123e:	683b      	ldr	r3, [r7, #0]
  401240:	019b      	lsls	r3, r3, #6
  401242:	4413      	add	r3, r2
  401244:	2205      	movs	r2, #5
  401246:	601a      	str	r2, [r3, #0]
}
  401248:	bf00      	nop
  40124a:	370c      	adds	r7, #12
  40124c:	46bd      	mov	sp, r7
  40124e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401252:	4770      	bx	lr

00401254 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  401254:	b480      	push	{r7}
  401256:	b085      	sub	sp, #20
  401258:	af00      	add	r7, sp, #0
  40125a:	60f8      	str	r0, [r7, #12]
  40125c:	60b9      	str	r1, [r7, #8]
  40125e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  401260:	68fa      	ldr	r2, [r7, #12]
  401262:	68bb      	ldr	r3, [r7, #8]
  401264:	019b      	lsls	r3, r3, #6
  401266:	4413      	add	r3, r2
  401268:	331c      	adds	r3, #28
  40126a:	687a      	ldr	r2, [r7, #4]
  40126c:	601a      	str	r2, [r3, #0]
}
  40126e:	bf00      	nop
  401270:	3714      	adds	r7, #20
  401272:	46bd      	mov	sp, r7
  401274:	f85d 7b04 	ldr.w	r7, [sp], #4
  401278:	4770      	bx	lr

0040127a <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  40127a:	b480      	push	{r7}
  40127c:	b087      	sub	sp, #28
  40127e:	af00      	add	r7, sp, #0
  401280:	60f8      	str	r0, [r7, #12]
  401282:	60b9      	str	r1, [r7, #8]
  401284:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401286:	68fa      	ldr	r2, [r7, #12]
  401288:	68bb      	ldr	r3, [r7, #8]
  40128a:	019b      	lsls	r3, r3, #6
  40128c:	4413      	add	r3, r2
  40128e:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  401290:	697b      	ldr	r3, [r7, #20]
  401292:	687a      	ldr	r2, [r7, #4]
  401294:	625a      	str	r2, [r3, #36]	; 0x24
}
  401296:	bf00      	nop
  401298:	371c      	adds	r7, #28
  40129a:	46bd      	mov	sp, r7
  40129c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012a0:	4770      	bx	lr

004012a2 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4012a2:	b480      	push	{r7}
  4012a4:	b085      	sub	sp, #20
  4012a6:	af00      	add	r7, sp, #0
  4012a8:	6078      	str	r0, [r7, #4]
  4012aa:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4012ac:	687a      	ldr	r2, [r7, #4]
  4012ae:	683b      	ldr	r3, [r7, #0]
  4012b0:	019b      	lsls	r3, r3, #6
  4012b2:	4413      	add	r3, r2
  4012b4:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4012b6:	68fb      	ldr	r3, [r7, #12]
  4012b8:	6a1b      	ldr	r3, [r3, #32]
}
  4012ba:	4618      	mov	r0, r3
  4012bc:	3714      	adds	r7, #20
  4012be:	46bd      	mov	sp, r7
  4012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012c4:	4770      	bx	lr

004012c6 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4012c6:	b480      	push	{r7}
  4012c8:	b08d      	sub	sp, #52	; 0x34
  4012ca:	af00      	add	r7, sp, #0
  4012cc:	60f8      	str	r0, [r7, #12]
  4012ce:	60b9      	str	r1, [r7, #8]
  4012d0:	607a      	str	r2, [r7, #4]
  4012d2:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4012d4:	2302      	movs	r3, #2
  4012d6:	613b      	str	r3, [r7, #16]
  4012d8:	2308      	movs	r3, #8
  4012da:	617b      	str	r3, [r7, #20]
  4012dc:	2320      	movs	r3, #32
  4012de:	61bb      	str	r3, [r7, #24]
  4012e0:	2380      	movs	r3, #128	; 0x80
  4012e2:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4012e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4012e6:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4012e8:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4012ea:	2300      	movs	r3, #0
  4012ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  4012ee:	e01a      	b.n	401326 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4012f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4012f2:	009b      	lsls	r3, r3, #2
  4012f4:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4012f8:	4413      	add	r3, r2
  4012fa:	f853 3c20 	ldr.w	r3, [r3, #-32]
  4012fe:	68ba      	ldr	r2, [r7, #8]
  401300:	fbb2 f3f3 	udiv	r3, r2, r3
  401304:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  401306:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401308:	0c1b      	lsrs	r3, r3, #16
  40130a:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  40130c:	68fa      	ldr	r2, [r7, #12]
  40130e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401310:	429a      	cmp	r2, r3
  401312:	d901      	bls.n	401318 <tc_find_mck_divisor+0x52>
			return 0;
  401314:	2300      	movs	r3, #0
  401316:	e023      	b.n	401360 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  401318:	68fa      	ldr	r2, [r7, #12]
  40131a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40131c:	429a      	cmp	r2, r3
  40131e:	d206      	bcs.n	40132e <tc_find_mck_divisor+0x68>
			ul_index++) {
  401320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401322:	3301      	adds	r3, #1
  401324:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  401326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401328:	2b04      	cmp	r3, #4
  40132a:	d9e1      	bls.n	4012f0 <tc_find_mck_divisor+0x2a>
  40132c:	e000      	b.n	401330 <tc_find_mck_divisor+0x6a>
			break;
  40132e:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  401330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401332:	2b04      	cmp	r3, #4
  401334:	d901      	bls.n	40133a <tc_find_mck_divisor+0x74>
		return 0;
  401336:	2300      	movs	r3, #0
  401338:	e012      	b.n	401360 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  40133a:	687b      	ldr	r3, [r7, #4]
  40133c:	2b00      	cmp	r3, #0
  40133e:	d008      	beq.n	401352 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  401340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401342:	009b      	lsls	r3, r3, #2
  401344:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401348:	4413      	add	r3, r2
  40134a:	f853 2c20 	ldr.w	r2, [r3, #-32]
  40134e:	687b      	ldr	r3, [r7, #4]
  401350:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  401352:	683b      	ldr	r3, [r7, #0]
  401354:	2b00      	cmp	r3, #0
  401356:	d002      	beq.n	40135e <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  401358:	683b      	ldr	r3, [r7, #0]
  40135a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  40135c:	601a      	str	r2, [r3, #0]
	}

	return 1;
  40135e:	2301      	movs	r3, #1
}
  401360:	4618      	mov	r0, r3
  401362:	3734      	adds	r7, #52	; 0x34
  401364:	46bd      	mov	sp, r7
  401366:	f85d 7b04 	ldr.w	r7, [sp], #4
  40136a:	4770      	bx	lr

0040136c <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  40136c:	b480      	push	{r7}
  40136e:	b083      	sub	sp, #12
  401370:	af00      	add	r7, sp, #0
  401372:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  401374:	687b      	ldr	r3, [r7, #4]
  401376:	695b      	ldr	r3, [r3, #20]
  401378:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40137c:	2b00      	cmp	r3, #0
  40137e:	bf14      	ite	ne
  401380:	2301      	movne	r3, #1
  401382:	2300      	moveq	r3, #0
  401384:	b2db      	uxtb	r3, r3
}
  401386:	4618      	mov	r0, r3
  401388:	370c      	adds	r7, #12
  40138a:	46bd      	mov	sp, r7
  40138c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401390:	4770      	bx	lr

00401392 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401392:	b480      	push	{r7}
  401394:	b083      	sub	sp, #12
  401396:	af00      	add	r7, sp, #0
  401398:	6078      	str	r0, [r7, #4]
  40139a:	460b      	mov	r3, r1
  40139c:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40139e:	687b      	ldr	r3, [r7, #4]
  4013a0:	695b      	ldr	r3, [r3, #20]
  4013a2:	f003 0302 	and.w	r3, r3, #2
  4013a6:	2b00      	cmp	r3, #0
  4013a8:	d101      	bne.n	4013ae <uart_write+0x1c>
		return 1;
  4013aa:	2301      	movs	r3, #1
  4013ac:	e003      	b.n	4013b6 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4013ae:	78fa      	ldrb	r2, [r7, #3]
  4013b0:	687b      	ldr	r3, [r7, #4]
  4013b2:	61da      	str	r2, [r3, #28]
	return 0;
  4013b4:	2300      	movs	r3, #0
}
  4013b6:	4618      	mov	r0, r3
  4013b8:	370c      	adds	r7, #12
  4013ba:	46bd      	mov	sp, r7
  4013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013c0:	4770      	bx	lr

004013c2 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4013c2:	b480      	push	{r7}
  4013c4:	b083      	sub	sp, #12
  4013c6:	af00      	add	r7, sp, #0
  4013c8:	6078      	str	r0, [r7, #4]
  4013ca:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4013cc:	687b      	ldr	r3, [r7, #4]
  4013ce:	695b      	ldr	r3, [r3, #20]
  4013d0:	f003 0301 	and.w	r3, r3, #1
  4013d4:	2b00      	cmp	r3, #0
  4013d6:	d101      	bne.n	4013dc <uart_read+0x1a>
		return 1;
  4013d8:	2301      	movs	r3, #1
  4013da:	e005      	b.n	4013e8 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4013dc:	687b      	ldr	r3, [r7, #4]
  4013de:	699b      	ldr	r3, [r3, #24]
  4013e0:	b2da      	uxtb	r2, r3
  4013e2:	683b      	ldr	r3, [r7, #0]
  4013e4:	701a      	strb	r2, [r3, #0]
	return 0;
  4013e6:	2300      	movs	r3, #0
}
  4013e8:	4618      	mov	r0, r3
  4013ea:	370c      	adds	r7, #12
  4013ec:	46bd      	mov	sp, r7
  4013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013f2:	4770      	bx	lr

004013f4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4013f4:	b480      	push	{r7}
  4013f6:	b089      	sub	sp, #36	; 0x24
  4013f8:	af00      	add	r7, sp, #0
  4013fa:	60f8      	str	r0, [r7, #12]
  4013fc:	60b9      	str	r1, [r7, #8]
  4013fe:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401400:	68bb      	ldr	r3, [r7, #8]
  401402:	011a      	lsls	r2, r3, #4
  401404:	687b      	ldr	r3, [r7, #4]
  401406:	429a      	cmp	r2, r3
  401408:	d802      	bhi.n	401410 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40140a:	2310      	movs	r3, #16
  40140c:	61fb      	str	r3, [r7, #28]
  40140e:	e001      	b.n	401414 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401410:	2308      	movs	r3, #8
  401412:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401414:	687b      	ldr	r3, [r7, #4]
  401416:	00da      	lsls	r2, r3, #3
  401418:	69fb      	ldr	r3, [r7, #28]
  40141a:	68b9      	ldr	r1, [r7, #8]
  40141c:	fb01 f303 	mul.w	r3, r1, r3
  401420:	085b      	lsrs	r3, r3, #1
  401422:	441a      	add	r2, r3
  401424:	69fb      	ldr	r3, [r7, #28]
  401426:	68b9      	ldr	r1, [r7, #8]
  401428:	fb01 f303 	mul.w	r3, r1, r3
  40142c:	fbb2 f3f3 	udiv	r3, r2, r3
  401430:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401432:	69bb      	ldr	r3, [r7, #24]
  401434:	08db      	lsrs	r3, r3, #3
  401436:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401438:	69bb      	ldr	r3, [r7, #24]
  40143a:	f003 0307 	and.w	r3, r3, #7
  40143e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401440:	697b      	ldr	r3, [r7, #20]
  401442:	2b00      	cmp	r3, #0
  401444:	d003      	beq.n	40144e <usart_set_async_baudrate+0x5a>
  401446:	697b      	ldr	r3, [r7, #20]
  401448:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  40144c:	d301      	bcc.n	401452 <usart_set_async_baudrate+0x5e>
		return 1;
  40144e:	2301      	movs	r3, #1
  401450:	e00f      	b.n	401472 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401452:	69fb      	ldr	r3, [r7, #28]
  401454:	2b08      	cmp	r3, #8
  401456:	d105      	bne.n	401464 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401458:	68fb      	ldr	r3, [r7, #12]
  40145a:	685b      	ldr	r3, [r3, #4]
  40145c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401460:	68fb      	ldr	r3, [r7, #12]
  401462:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401464:	693b      	ldr	r3, [r7, #16]
  401466:	041a      	lsls	r2, r3, #16
  401468:	697b      	ldr	r3, [r7, #20]
  40146a:	431a      	orrs	r2, r3
  40146c:	68fb      	ldr	r3, [r7, #12]
  40146e:	621a      	str	r2, [r3, #32]

	return 0;
  401470:	2300      	movs	r3, #0
}
  401472:	4618      	mov	r0, r3
  401474:	3724      	adds	r7, #36	; 0x24
  401476:	46bd      	mov	sp, r7
  401478:	f85d 7b04 	ldr.w	r7, [sp], #4
  40147c:	4770      	bx	lr
	...

00401480 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401480:	b580      	push	{r7, lr}
  401482:	b082      	sub	sp, #8
  401484:	af00      	add	r7, sp, #0
  401486:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401488:	6878      	ldr	r0, [r7, #4]
  40148a:	4b0d      	ldr	r3, [pc, #52]	; (4014c0 <usart_reset+0x40>)
  40148c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  40148e:	687b      	ldr	r3, [r7, #4]
  401490:	2200      	movs	r2, #0
  401492:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401494:	687b      	ldr	r3, [r7, #4]
  401496:	2200      	movs	r2, #0
  401498:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40149a:	687b      	ldr	r3, [r7, #4]
  40149c:	2200      	movs	r2, #0
  40149e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4014a0:	6878      	ldr	r0, [r7, #4]
  4014a2:	4b08      	ldr	r3, [pc, #32]	; (4014c4 <usart_reset+0x44>)
  4014a4:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4014a6:	6878      	ldr	r0, [r7, #4]
  4014a8:	4b07      	ldr	r3, [pc, #28]	; (4014c8 <usart_reset+0x48>)
  4014aa:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4014ac:	6878      	ldr	r0, [r7, #4]
  4014ae:	4b07      	ldr	r3, [pc, #28]	; (4014cc <usart_reset+0x4c>)
  4014b0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4014b2:	6878      	ldr	r0, [r7, #4]
  4014b4:	4b06      	ldr	r3, [pc, #24]	; (4014d0 <usart_reset+0x50>)
  4014b6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  4014b8:	bf00      	nop
  4014ba:	3708      	adds	r7, #8
  4014bc:	46bd      	mov	sp, r7
  4014be:	bd80      	pop	{r7, pc}
  4014c0:	00401695 	.word	0x00401695
  4014c4:	00401573 	.word	0x00401573
  4014c8:	004015a7 	.word	0x004015a7
  4014cc:	004015f5 	.word	0x004015f5
  4014d0:	00401611 	.word	0x00401611

004014d4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4014d4:	b580      	push	{r7, lr}
  4014d6:	b084      	sub	sp, #16
  4014d8:	af00      	add	r7, sp, #0
  4014da:	60f8      	str	r0, [r7, #12]
  4014dc:	60b9      	str	r1, [r7, #8]
  4014de:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4014e0:	68f8      	ldr	r0, [r7, #12]
  4014e2:	4b1a      	ldr	r3, [pc, #104]	; (40154c <usart_init_rs232+0x78>)
  4014e4:	4798      	blx	r3

	ul_reg_val = 0;
  4014e6:	4b1a      	ldr	r3, [pc, #104]	; (401550 <usart_init_rs232+0x7c>)
  4014e8:	2200      	movs	r2, #0
  4014ea:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4014ec:	68bb      	ldr	r3, [r7, #8]
  4014ee:	2b00      	cmp	r3, #0
  4014f0:	d009      	beq.n	401506 <usart_init_rs232+0x32>
  4014f2:	68bb      	ldr	r3, [r7, #8]
  4014f4:	681b      	ldr	r3, [r3, #0]
  4014f6:	687a      	ldr	r2, [r7, #4]
  4014f8:	4619      	mov	r1, r3
  4014fa:	68f8      	ldr	r0, [r7, #12]
  4014fc:	4b15      	ldr	r3, [pc, #84]	; (401554 <usart_init_rs232+0x80>)
  4014fe:	4798      	blx	r3
  401500:	4603      	mov	r3, r0
  401502:	2b00      	cmp	r3, #0
  401504:	d001      	beq.n	40150a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401506:	2301      	movs	r3, #1
  401508:	e01b      	b.n	401542 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40150a:	68bb      	ldr	r3, [r7, #8]
  40150c:	685a      	ldr	r2, [r3, #4]
  40150e:	68bb      	ldr	r3, [r7, #8]
  401510:	689b      	ldr	r3, [r3, #8]
  401512:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401514:	68bb      	ldr	r3, [r7, #8]
  401516:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401518:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40151a:	68bb      	ldr	r3, [r7, #8]
  40151c:	68db      	ldr	r3, [r3, #12]
  40151e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401520:	4b0b      	ldr	r3, [pc, #44]	; (401550 <usart_init_rs232+0x7c>)
  401522:	681b      	ldr	r3, [r3, #0]
  401524:	4313      	orrs	r3, r2
  401526:	4a0a      	ldr	r2, [pc, #40]	; (401550 <usart_init_rs232+0x7c>)
  401528:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40152a:	4b09      	ldr	r3, [pc, #36]	; (401550 <usart_init_rs232+0x7c>)
  40152c:	681b      	ldr	r3, [r3, #0]
  40152e:	4a08      	ldr	r2, [pc, #32]	; (401550 <usart_init_rs232+0x7c>)
  401530:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401532:	68fb      	ldr	r3, [r7, #12]
  401534:	685a      	ldr	r2, [r3, #4]
  401536:	4b06      	ldr	r3, [pc, #24]	; (401550 <usart_init_rs232+0x7c>)
  401538:	681b      	ldr	r3, [r3, #0]
  40153a:	431a      	orrs	r2, r3
  40153c:	68fb      	ldr	r3, [r7, #12]
  40153e:	605a      	str	r2, [r3, #4]

	return 0;
  401540:	2300      	movs	r3, #0
}
  401542:	4618      	mov	r0, r3
  401544:	3710      	adds	r7, #16
  401546:	46bd      	mov	sp, r7
  401548:	bd80      	pop	{r7, pc}
  40154a:	bf00      	nop
  40154c:	00401481 	.word	0x00401481
  401550:	20400a40 	.word	0x20400a40
  401554:	004013f5 	.word	0x004013f5

00401558 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401558:	b480      	push	{r7}
  40155a:	b083      	sub	sp, #12
  40155c:	af00      	add	r7, sp, #0
  40155e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401560:	687b      	ldr	r3, [r7, #4]
  401562:	2240      	movs	r2, #64	; 0x40
  401564:	601a      	str	r2, [r3, #0]
}
  401566:	bf00      	nop
  401568:	370c      	adds	r7, #12
  40156a:	46bd      	mov	sp, r7
  40156c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401570:	4770      	bx	lr

00401572 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401572:	b480      	push	{r7}
  401574:	b083      	sub	sp, #12
  401576:	af00      	add	r7, sp, #0
  401578:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40157a:	687b      	ldr	r3, [r7, #4]
  40157c:	2288      	movs	r2, #136	; 0x88
  40157e:	601a      	str	r2, [r3, #0]
}
  401580:	bf00      	nop
  401582:	370c      	adds	r7, #12
  401584:	46bd      	mov	sp, r7
  401586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40158a:	4770      	bx	lr

0040158c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40158c:	b480      	push	{r7}
  40158e:	b083      	sub	sp, #12
  401590:	af00      	add	r7, sp, #0
  401592:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401594:	687b      	ldr	r3, [r7, #4]
  401596:	2210      	movs	r2, #16
  401598:	601a      	str	r2, [r3, #0]
}
  40159a:	bf00      	nop
  40159c:	370c      	adds	r7, #12
  40159e:	46bd      	mov	sp, r7
  4015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015a4:	4770      	bx	lr

004015a6 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4015a6:	b480      	push	{r7}
  4015a8:	b083      	sub	sp, #12
  4015aa:	af00      	add	r7, sp, #0
  4015ac:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015ae:	687b      	ldr	r3, [r7, #4]
  4015b0:	2224      	movs	r2, #36	; 0x24
  4015b2:	601a      	str	r2, [r3, #0]
}
  4015b4:	bf00      	nop
  4015b6:	370c      	adds	r7, #12
  4015b8:	46bd      	mov	sp, r7
  4015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015be:	4770      	bx	lr

004015c0 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  4015c0:	b480      	push	{r7}
  4015c2:	b083      	sub	sp, #12
  4015c4:	af00      	add	r7, sp, #0
  4015c6:	6078      	str	r0, [r7, #4]
  4015c8:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  4015ca:	687b      	ldr	r3, [r7, #4]
  4015cc:	683a      	ldr	r2, [r7, #0]
  4015ce:	609a      	str	r2, [r3, #8]
}
  4015d0:	bf00      	nop
  4015d2:	370c      	adds	r7, #12
  4015d4:	46bd      	mov	sp, r7
  4015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015da:	4770      	bx	lr

004015dc <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  4015dc:	b480      	push	{r7}
  4015de:	b083      	sub	sp, #12
  4015e0:	af00      	add	r7, sp, #0
  4015e2:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  4015e4:	687b      	ldr	r3, [r7, #4]
  4015e6:	695b      	ldr	r3, [r3, #20]
}
  4015e8:	4618      	mov	r0, r3
  4015ea:	370c      	adds	r7, #12
  4015ec:	46bd      	mov	sp, r7
  4015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015f2:	4770      	bx	lr

004015f4 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4015f4:	b480      	push	{r7}
  4015f6:	b083      	sub	sp, #12
  4015f8:	af00      	add	r7, sp, #0
  4015fa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4015fc:	687b      	ldr	r3, [r7, #4]
  4015fe:	f44f 7280 	mov.w	r2, #256	; 0x100
  401602:	601a      	str	r2, [r3, #0]
}
  401604:	bf00      	nop
  401606:	370c      	adds	r7, #12
  401608:	46bd      	mov	sp, r7
  40160a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40160e:	4770      	bx	lr

00401610 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401610:	b480      	push	{r7}
  401612:	b083      	sub	sp, #12
  401614:	af00      	add	r7, sp, #0
  401616:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401618:	687b      	ldr	r3, [r7, #4]
  40161a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40161e:	601a      	str	r2, [r3, #0]
}
  401620:	bf00      	nop
  401622:	370c      	adds	r7, #12
  401624:	46bd      	mov	sp, r7
  401626:	f85d 7b04 	ldr.w	r7, [sp], #4
  40162a:	4770      	bx	lr

0040162c <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  40162c:	b480      	push	{r7}
  40162e:	b083      	sub	sp, #12
  401630:	af00      	add	r7, sp, #0
  401632:	6078      	str	r0, [r7, #4]
  401634:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401636:	687b      	ldr	r3, [r7, #4]
  401638:	695b      	ldr	r3, [r3, #20]
  40163a:	f003 0302 	and.w	r3, r3, #2
  40163e:	2b00      	cmp	r3, #0
  401640:	d101      	bne.n	401646 <usart_write+0x1a>
		return 1;
  401642:	2301      	movs	r3, #1
  401644:	e005      	b.n	401652 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401646:	683b      	ldr	r3, [r7, #0]
  401648:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40164c:	687b      	ldr	r3, [r7, #4]
  40164e:	61da      	str	r2, [r3, #28]
	return 0;
  401650:	2300      	movs	r3, #0
}
  401652:	4618      	mov	r0, r3
  401654:	370c      	adds	r7, #12
  401656:	46bd      	mov	sp, r7
  401658:	f85d 7b04 	ldr.w	r7, [sp], #4
  40165c:	4770      	bx	lr

0040165e <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40165e:	b480      	push	{r7}
  401660:	b083      	sub	sp, #12
  401662:	af00      	add	r7, sp, #0
  401664:	6078      	str	r0, [r7, #4]
  401666:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401668:	687b      	ldr	r3, [r7, #4]
  40166a:	695b      	ldr	r3, [r3, #20]
  40166c:	f003 0301 	and.w	r3, r3, #1
  401670:	2b00      	cmp	r3, #0
  401672:	d101      	bne.n	401678 <usart_read+0x1a>
		return 1;
  401674:	2301      	movs	r3, #1
  401676:	e006      	b.n	401686 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401678:	687b      	ldr	r3, [r7, #4]
  40167a:	699b      	ldr	r3, [r3, #24]
  40167c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401680:	683b      	ldr	r3, [r7, #0]
  401682:	601a      	str	r2, [r3, #0]

	return 0;
  401684:	2300      	movs	r3, #0
}
  401686:	4618      	mov	r0, r3
  401688:	370c      	adds	r7, #12
  40168a:	46bd      	mov	sp, r7
  40168c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401690:	4770      	bx	lr
	...

00401694 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401694:	b480      	push	{r7}
  401696:	b083      	sub	sp, #12
  401698:	af00      	add	r7, sp, #0
  40169a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40169c:	687b      	ldr	r3, [r7, #4]
  40169e:	4a04      	ldr	r2, [pc, #16]	; (4016b0 <usart_disable_writeprotect+0x1c>)
  4016a0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4016a4:	bf00      	nop
  4016a6:	370c      	adds	r7, #12
  4016a8:	46bd      	mov	sp, r7
  4016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ae:	4770      	bx	lr
  4016b0:	55534100 	.word	0x55534100

004016b4 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4016b4:	b480      	push	{r7}
  4016b6:	b083      	sub	sp, #12
  4016b8:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4016ba:	f3ef 8310 	mrs	r3, PRIMASK
  4016be:	607b      	str	r3, [r7, #4]
  return(result);
  4016c0:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4016c2:	2b00      	cmp	r3, #0
  4016c4:	bf0c      	ite	eq
  4016c6:	2301      	moveq	r3, #1
  4016c8:	2300      	movne	r3, #0
  4016ca:	b2db      	uxtb	r3, r3
  4016cc:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4016ce:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4016d0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4016d4:	4b04      	ldr	r3, [pc, #16]	; (4016e8 <cpu_irq_save+0x34>)
  4016d6:	2200      	movs	r2, #0
  4016d8:	701a      	strb	r2, [r3, #0]
	return flags;
  4016da:	683b      	ldr	r3, [r7, #0]
}
  4016dc:	4618      	mov	r0, r3
  4016de:	370c      	adds	r7, #12
  4016e0:	46bd      	mov	sp, r7
  4016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016e6:	4770      	bx	lr
  4016e8:	20400000 	.word	0x20400000

004016ec <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4016ec:	b480      	push	{r7}
  4016ee:	b083      	sub	sp, #12
  4016f0:	af00      	add	r7, sp, #0
  4016f2:	6078      	str	r0, [r7, #4]
	return (flags);
  4016f4:	687b      	ldr	r3, [r7, #4]
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	bf14      	ite	ne
  4016fa:	2301      	movne	r3, #1
  4016fc:	2300      	moveq	r3, #0
  4016fe:	b2db      	uxtb	r3, r3
}
  401700:	4618      	mov	r0, r3
  401702:	370c      	adds	r7, #12
  401704:	46bd      	mov	sp, r7
  401706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40170a:	4770      	bx	lr

0040170c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  40170c:	b580      	push	{r7, lr}
  40170e:	b082      	sub	sp, #8
  401710:	af00      	add	r7, sp, #0
  401712:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401714:	6878      	ldr	r0, [r7, #4]
  401716:	4b07      	ldr	r3, [pc, #28]	; (401734 <cpu_irq_restore+0x28>)
  401718:	4798      	blx	r3
  40171a:	4603      	mov	r3, r0
  40171c:	2b00      	cmp	r3, #0
  40171e:	d005      	beq.n	40172c <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401720:	4b05      	ldr	r3, [pc, #20]	; (401738 <cpu_irq_restore+0x2c>)
  401722:	2201      	movs	r2, #1
  401724:	701a      	strb	r2, [r3, #0]
  401726:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40172a:	b662      	cpsie	i
}
  40172c:	bf00      	nop
  40172e:	3708      	adds	r7, #8
  401730:	46bd      	mov	sp, r7
  401732:	bd80      	pop	{r7, pc}
  401734:	004016ed 	.word	0x004016ed
  401738:	20400000 	.word	0x20400000

0040173c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40173c:	b580      	push	{r7, lr}
  40173e:	b084      	sub	sp, #16
  401740:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401742:	4b1e      	ldr	r3, [pc, #120]	; (4017bc <Reset_Handler+0x80>)
  401744:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401746:	4b1e      	ldr	r3, [pc, #120]	; (4017c0 <Reset_Handler+0x84>)
  401748:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40174a:	68fa      	ldr	r2, [r7, #12]
  40174c:	68bb      	ldr	r3, [r7, #8]
  40174e:	429a      	cmp	r2, r3
  401750:	d00c      	beq.n	40176c <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401752:	e007      	b.n	401764 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401754:	68bb      	ldr	r3, [r7, #8]
  401756:	1d1a      	adds	r2, r3, #4
  401758:	60ba      	str	r2, [r7, #8]
  40175a:	68fa      	ldr	r2, [r7, #12]
  40175c:	1d11      	adds	r1, r2, #4
  40175e:	60f9      	str	r1, [r7, #12]
  401760:	6812      	ldr	r2, [r2, #0]
  401762:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401764:	68bb      	ldr	r3, [r7, #8]
  401766:	4a17      	ldr	r2, [pc, #92]	; (4017c4 <Reset_Handler+0x88>)
  401768:	4293      	cmp	r3, r2
  40176a:	d3f3      	bcc.n	401754 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40176c:	4b16      	ldr	r3, [pc, #88]	; (4017c8 <Reset_Handler+0x8c>)
  40176e:	60bb      	str	r3, [r7, #8]
  401770:	e004      	b.n	40177c <Reset_Handler+0x40>
                *pDest++ = 0;
  401772:	68bb      	ldr	r3, [r7, #8]
  401774:	1d1a      	adds	r2, r3, #4
  401776:	60ba      	str	r2, [r7, #8]
  401778:	2200      	movs	r2, #0
  40177a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  40177c:	68bb      	ldr	r3, [r7, #8]
  40177e:	4a13      	ldr	r2, [pc, #76]	; (4017cc <Reset_Handler+0x90>)
  401780:	4293      	cmp	r3, r2
  401782:	d3f6      	bcc.n	401772 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401784:	4b12      	ldr	r3, [pc, #72]	; (4017d0 <Reset_Handler+0x94>)
  401786:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401788:	4a12      	ldr	r2, [pc, #72]	; (4017d4 <Reset_Handler+0x98>)
  40178a:	68fb      	ldr	r3, [r7, #12]
  40178c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401790:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401792:	4b11      	ldr	r3, [pc, #68]	; (4017d8 <Reset_Handler+0x9c>)
  401794:	4798      	blx	r3
  401796:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401798:	4a10      	ldr	r2, [pc, #64]	; (4017dc <Reset_Handler+0xa0>)
  40179a:	4b10      	ldr	r3, [pc, #64]	; (4017dc <Reset_Handler+0xa0>)
  40179c:	681b      	ldr	r3, [r3, #0]
  40179e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4017a2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4017a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017a8:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4017ac:	6878      	ldr	r0, [r7, #4]
  4017ae:	4b0c      	ldr	r3, [pc, #48]	; (4017e0 <Reset_Handler+0xa4>)
  4017b0:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4017b2:	4b0c      	ldr	r3, [pc, #48]	; (4017e4 <Reset_Handler+0xa8>)
  4017b4:	4798      	blx	r3

        /* Branch to main function */
        main();
  4017b6:	4b0c      	ldr	r3, [pc, #48]	; (4017e8 <Reset_Handler+0xac>)
  4017b8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4017ba:	e7fe      	b.n	4017ba <Reset_Handler+0x7e>
  4017bc:	00406fd4 	.word	0x00406fd4
  4017c0:	20400000 	.word	0x20400000
  4017c4:	204009b4 	.word	0x204009b4
  4017c8:	204009b4 	.word	0x204009b4
  4017cc:	20400b54 	.word	0x20400b54
  4017d0:	00400000 	.word	0x00400000
  4017d4:	e000ed00 	.word	0xe000ed00
  4017d8:	004016b5 	.word	0x004016b5
  4017dc:	e000ed88 	.word	0xe000ed88
  4017e0:	0040170d 	.word	0x0040170d
  4017e4:	004021fd 	.word	0x004021fd
  4017e8:	004020a5 	.word	0x004020a5

004017ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4017ec:	b480      	push	{r7}
  4017ee:	af00      	add	r7, sp, #0
        while (1) {
  4017f0:	e7fe      	b.n	4017f0 <Dummy_Handler+0x4>
	...

004017f4 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4017f4:	b480      	push	{r7}
  4017f6:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4017f8:	4b52      	ldr	r3, [pc, #328]	; (401944 <SystemCoreClockUpdate+0x150>)
  4017fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017fc:	f003 0303 	and.w	r3, r3, #3
  401800:	2b01      	cmp	r3, #1
  401802:	d014      	beq.n	40182e <SystemCoreClockUpdate+0x3a>
  401804:	2b01      	cmp	r3, #1
  401806:	d302      	bcc.n	40180e <SystemCoreClockUpdate+0x1a>
  401808:	2b02      	cmp	r3, #2
  40180a:	d038      	beq.n	40187e <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  40180c:	e07a      	b.n	401904 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40180e:	4b4e      	ldr	r3, [pc, #312]	; (401948 <SystemCoreClockUpdate+0x154>)
  401810:	695b      	ldr	r3, [r3, #20]
  401812:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401816:	2b00      	cmp	r3, #0
  401818:	d004      	beq.n	401824 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40181a:	4b4c      	ldr	r3, [pc, #304]	; (40194c <SystemCoreClockUpdate+0x158>)
  40181c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401820:	601a      	str	r2, [r3, #0]
    break;
  401822:	e06f      	b.n	401904 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401824:	4b49      	ldr	r3, [pc, #292]	; (40194c <SystemCoreClockUpdate+0x158>)
  401826:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40182a:	601a      	str	r2, [r3, #0]
    break;
  40182c:	e06a      	b.n	401904 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40182e:	4b45      	ldr	r3, [pc, #276]	; (401944 <SystemCoreClockUpdate+0x150>)
  401830:	6a1b      	ldr	r3, [r3, #32]
  401832:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401836:	2b00      	cmp	r3, #0
  401838:	d003      	beq.n	401842 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40183a:	4b44      	ldr	r3, [pc, #272]	; (40194c <SystemCoreClockUpdate+0x158>)
  40183c:	4a44      	ldr	r2, [pc, #272]	; (401950 <SystemCoreClockUpdate+0x15c>)
  40183e:	601a      	str	r2, [r3, #0]
    break;
  401840:	e060      	b.n	401904 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401842:	4b42      	ldr	r3, [pc, #264]	; (40194c <SystemCoreClockUpdate+0x158>)
  401844:	4a43      	ldr	r2, [pc, #268]	; (401954 <SystemCoreClockUpdate+0x160>)
  401846:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401848:	4b3e      	ldr	r3, [pc, #248]	; (401944 <SystemCoreClockUpdate+0x150>)
  40184a:	6a1b      	ldr	r3, [r3, #32]
  40184c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401850:	2b10      	cmp	r3, #16
  401852:	d004      	beq.n	40185e <SystemCoreClockUpdate+0x6a>
  401854:	2b20      	cmp	r3, #32
  401856:	d008      	beq.n	40186a <SystemCoreClockUpdate+0x76>
  401858:	2b00      	cmp	r3, #0
  40185a:	d00e      	beq.n	40187a <SystemCoreClockUpdate+0x86>
          break;
  40185c:	e00e      	b.n	40187c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40185e:	4b3b      	ldr	r3, [pc, #236]	; (40194c <SystemCoreClockUpdate+0x158>)
  401860:	681b      	ldr	r3, [r3, #0]
  401862:	005b      	lsls	r3, r3, #1
  401864:	4a39      	ldr	r2, [pc, #228]	; (40194c <SystemCoreClockUpdate+0x158>)
  401866:	6013      	str	r3, [r2, #0]
          break;
  401868:	e008      	b.n	40187c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40186a:	4b38      	ldr	r3, [pc, #224]	; (40194c <SystemCoreClockUpdate+0x158>)
  40186c:	681a      	ldr	r2, [r3, #0]
  40186e:	4613      	mov	r3, r2
  401870:	005b      	lsls	r3, r3, #1
  401872:	4413      	add	r3, r2
  401874:	4a35      	ldr	r2, [pc, #212]	; (40194c <SystemCoreClockUpdate+0x158>)
  401876:	6013      	str	r3, [r2, #0]
          break;
  401878:	e000      	b.n	40187c <SystemCoreClockUpdate+0x88>
          break;
  40187a:	bf00      	nop
    break;
  40187c:	e042      	b.n	401904 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40187e:	4b31      	ldr	r3, [pc, #196]	; (401944 <SystemCoreClockUpdate+0x150>)
  401880:	6a1b      	ldr	r3, [r3, #32]
  401882:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401886:	2b00      	cmp	r3, #0
  401888:	d003      	beq.n	401892 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40188a:	4b30      	ldr	r3, [pc, #192]	; (40194c <SystemCoreClockUpdate+0x158>)
  40188c:	4a30      	ldr	r2, [pc, #192]	; (401950 <SystemCoreClockUpdate+0x15c>)
  40188e:	601a      	str	r2, [r3, #0]
  401890:	e01c      	b.n	4018cc <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401892:	4b2e      	ldr	r3, [pc, #184]	; (40194c <SystemCoreClockUpdate+0x158>)
  401894:	4a2f      	ldr	r2, [pc, #188]	; (401954 <SystemCoreClockUpdate+0x160>)
  401896:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401898:	4b2a      	ldr	r3, [pc, #168]	; (401944 <SystemCoreClockUpdate+0x150>)
  40189a:	6a1b      	ldr	r3, [r3, #32]
  40189c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4018a0:	2b10      	cmp	r3, #16
  4018a2:	d004      	beq.n	4018ae <SystemCoreClockUpdate+0xba>
  4018a4:	2b20      	cmp	r3, #32
  4018a6:	d008      	beq.n	4018ba <SystemCoreClockUpdate+0xc6>
  4018a8:	2b00      	cmp	r3, #0
  4018aa:	d00e      	beq.n	4018ca <SystemCoreClockUpdate+0xd6>
          break;
  4018ac:	e00e      	b.n	4018cc <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4018ae:	4b27      	ldr	r3, [pc, #156]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018b0:	681b      	ldr	r3, [r3, #0]
  4018b2:	005b      	lsls	r3, r3, #1
  4018b4:	4a25      	ldr	r2, [pc, #148]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018b6:	6013      	str	r3, [r2, #0]
          break;
  4018b8:	e008      	b.n	4018cc <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4018ba:	4b24      	ldr	r3, [pc, #144]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018bc:	681a      	ldr	r2, [r3, #0]
  4018be:	4613      	mov	r3, r2
  4018c0:	005b      	lsls	r3, r3, #1
  4018c2:	4413      	add	r3, r2
  4018c4:	4a21      	ldr	r2, [pc, #132]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018c6:	6013      	str	r3, [r2, #0]
          break;
  4018c8:	e000      	b.n	4018cc <SystemCoreClockUpdate+0xd8>
          break;
  4018ca:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4018cc:	4b1d      	ldr	r3, [pc, #116]	; (401944 <SystemCoreClockUpdate+0x150>)
  4018ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4018d0:	f003 0303 	and.w	r3, r3, #3
  4018d4:	2b02      	cmp	r3, #2
  4018d6:	d114      	bne.n	401902 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4018d8:	4b1a      	ldr	r3, [pc, #104]	; (401944 <SystemCoreClockUpdate+0x150>)
  4018da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4018dc:	0c1b      	lsrs	r3, r3, #16
  4018de:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4018e2:	3301      	adds	r3, #1
  4018e4:	4a19      	ldr	r2, [pc, #100]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018e6:	6812      	ldr	r2, [r2, #0]
  4018e8:	fb02 f303 	mul.w	r3, r2, r3
  4018ec:	4a17      	ldr	r2, [pc, #92]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018ee:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4018f0:	4b14      	ldr	r3, [pc, #80]	; (401944 <SystemCoreClockUpdate+0x150>)
  4018f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4018f4:	b2db      	uxtb	r3, r3
  4018f6:	4a15      	ldr	r2, [pc, #84]	; (40194c <SystemCoreClockUpdate+0x158>)
  4018f8:	6812      	ldr	r2, [r2, #0]
  4018fa:	fbb2 f3f3 	udiv	r3, r2, r3
  4018fe:	4a13      	ldr	r2, [pc, #76]	; (40194c <SystemCoreClockUpdate+0x158>)
  401900:	6013      	str	r3, [r2, #0]
    break;
  401902:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401904:	4b0f      	ldr	r3, [pc, #60]	; (401944 <SystemCoreClockUpdate+0x150>)
  401906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401908:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40190c:	2b70      	cmp	r3, #112	; 0x70
  40190e:	d108      	bne.n	401922 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401910:	4b0e      	ldr	r3, [pc, #56]	; (40194c <SystemCoreClockUpdate+0x158>)
  401912:	681b      	ldr	r3, [r3, #0]
  401914:	4a10      	ldr	r2, [pc, #64]	; (401958 <SystemCoreClockUpdate+0x164>)
  401916:	fba2 2303 	umull	r2, r3, r2, r3
  40191a:	085b      	lsrs	r3, r3, #1
  40191c:	4a0b      	ldr	r2, [pc, #44]	; (40194c <SystemCoreClockUpdate+0x158>)
  40191e:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401920:	e00a      	b.n	401938 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401922:	4b08      	ldr	r3, [pc, #32]	; (401944 <SystemCoreClockUpdate+0x150>)
  401924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401926:	091b      	lsrs	r3, r3, #4
  401928:	f003 0307 	and.w	r3, r3, #7
  40192c:	4a07      	ldr	r2, [pc, #28]	; (40194c <SystemCoreClockUpdate+0x158>)
  40192e:	6812      	ldr	r2, [r2, #0]
  401930:	fa22 f303 	lsr.w	r3, r2, r3
  401934:	4a05      	ldr	r2, [pc, #20]	; (40194c <SystemCoreClockUpdate+0x158>)
  401936:	6013      	str	r3, [r2, #0]
}
  401938:	bf00      	nop
  40193a:	46bd      	mov	sp, r7
  40193c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401940:	4770      	bx	lr
  401942:	bf00      	nop
  401944:	400e0600 	.word	0x400e0600
  401948:	400e1810 	.word	0x400e1810
  40194c:	20400004 	.word	0x20400004
  401950:	00b71b00 	.word	0x00b71b00
  401954:	003d0900 	.word	0x003d0900
  401958:	aaaaaaab 	.word	0xaaaaaaab

0040195c <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  40195c:	b480      	push	{r7}
  40195e:	b083      	sub	sp, #12
  401960:	af00      	add	r7, sp, #0
  401962:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401964:	687b      	ldr	r3, [r7, #4]
  401966:	4a19      	ldr	r2, [pc, #100]	; (4019cc <system_init_flash+0x70>)
  401968:	4293      	cmp	r3, r2
  40196a:	d804      	bhi.n	401976 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40196c:	4b18      	ldr	r3, [pc, #96]	; (4019d0 <system_init_flash+0x74>)
  40196e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401972:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401974:	e023      	b.n	4019be <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401976:	687b      	ldr	r3, [r7, #4]
  401978:	4a16      	ldr	r2, [pc, #88]	; (4019d4 <system_init_flash+0x78>)
  40197a:	4293      	cmp	r3, r2
  40197c:	d803      	bhi.n	401986 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40197e:	4b14      	ldr	r3, [pc, #80]	; (4019d0 <system_init_flash+0x74>)
  401980:	4a15      	ldr	r2, [pc, #84]	; (4019d8 <system_init_flash+0x7c>)
  401982:	601a      	str	r2, [r3, #0]
}
  401984:	e01b      	b.n	4019be <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401986:	687b      	ldr	r3, [r7, #4]
  401988:	4a14      	ldr	r2, [pc, #80]	; (4019dc <system_init_flash+0x80>)
  40198a:	4293      	cmp	r3, r2
  40198c:	d803      	bhi.n	401996 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40198e:	4b10      	ldr	r3, [pc, #64]	; (4019d0 <system_init_flash+0x74>)
  401990:	4a13      	ldr	r2, [pc, #76]	; (4019e0 <system_init_flash+0x84>)
  401992:	601a      	str	r2, [r3, #0]
}
  401994:	e013      	b.n	4019be <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401996:	687b      	ldr	r3, [r7, #4]
  401998:	4a12      	ldr	r2, [pc, #72]	; (4019e4 <system_init_flash+0x88>)
  40199a:	4293      	cmp	r3, r2
  40199c:	d803      	bhi.n	4019a6 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40199e:	4b0c      	ldr	r3, [pc, #48]	; (4019d0 <system_init_flash+0x74>)
  4019a0:	4a11      	ldr	r2, [pc, #68]	; (4019e8 <system_init_flash+0x8c>)
  4019a2:	601a      	str	r2, [r3, #0]
}
  4019a4:	e00b      	b.n	4019be <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4019a6:	687b      	ldr	r3, [r7, #4]
  4019a8:	4a10      	ldr	r2, [pc, #64]	; (4019ec <system_init_flash+0x90>)
  4019aa:	4293      	cmp	r3, r2
  4019ac:	d804      	bhi.n	4019b8 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4019ae:	4b08      	ldr	r3, [pc, #32]	; (4019d0 <system_init_flash+0x74>)
  4019b0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4019b4:	601a      	str	r2, [r3, #0]
}
  4019b6:	e002      	b.n	4019be <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4019b8:	4b05      	ldr	r3, [pc, #20]	; (4019d0 <system_init_flash+0x74>)
  4019ba:	4a0d      	ldr	r2, [pc, #52]	; (4019f0 <system_init_flash+0x94>)
  4019bc:	601a      	str	r2, [r3, #0]
}
  4019be:	bf00      	nop
  4019c0:	370c      	adds	r7, #12
  4019c2:	46bd      	mov	sp, r7
  4019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019c8:	4770      	bx	lr
  4019ca:	bf00      	nop
  4019cc:	01312cff 	.word	0x01312cff
  4019d0:	400e0c00 	.word	0x400e0c00
  4019d4:	026259ff 	.word	0x026259ff
  4019d8:	04000100 	.word	0x04000100
  4019dc:	039386ff 	.word	0x039386ff
  4019e0:	04000200 	.word	0x04000200
  4019e4:	04c4b3ff 	.word	0x04c4b3ff
  4019e8:	04000300 	.word	0x04000300
  4019ec:	05f5e0ff 	.word	0x05f5e0ff
  4019f0:	04000500 	.word	0x04000500

004019f4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4019f4:	b480      	push	{r7}
  4019f6:	b085      	sub	sp, #20
  4019f8:	af00      	add	r7, sp, #0
  4019fa:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4019fc:	4b10      	ldr	r3, [pc, #64]	; (401a40 <_sbrk+0x4c>)
  4019fe:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401a00:	4b10      	ldr	r3, [pc, #64]	; (401a44 <_sbrk+0x50>)
  401a02:	681b      	ldr	r3, [r3, #0]
  401a04:	2b00      	cmp	r3, #0
  401a06:	d102      	bne.n	401a0e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401a08:	4b0e      	ldr	r3, [pc, #56]	; (401a44 <_sbrk+0x50>)
  401a0a:	4a0f      	ldr	r2, [pc, #60]	; (401a48 <_sbrk+0x54>)
  401a0c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401a0e:	4b0d      	ldr	r3, [pc, #52]	; (401a44 <_sbrk+0x50>)
  401a10:	681b      	ldr	r3, [r3, #0]
  401a12:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401a14:	68ba      	ldr	r2, [r7, #8]
  401a16:	687b      	ldr	r3, [r7, #4]
  401a18:	441a      	add	r2, r3
  401a1a:	68fb      	ldr	r3, [r7, #12]
  401a1c:	429a      	cmp	r2, r3
  401a1e:	dd02      	ble.n	401a26 <_sbrk+0x32>
		return (caddr_t) -1;	
  401a20:	f04f 33ff 	mov.w	r3, #4294967295
  401a24:	e006      	b.n	401a34 <_sbrk+0x40>
	}

	heap += incr;
  401a26:	4b07      	ldr	r3, [pc, #28]	; (401a44 <_sbrk+0x50>)
  401a28:	681a      	ldr	r2, [r3, #0]
  401a2a:	687b      	ldr	r3, [r7, #4]
  401a2c:	4413      	add	r3, r2
  401a2e:	4a05      	ldr	r2, [pc, #20]	; (401a44 <_sbrk+0x50>)
  401a30:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401a32:	68bb      	ldr	r3, [r7, #8]
}
  401a34:	4618      	mov	r0, r3
  401a36:	3714      	adds	r7, #20
  401a38:	46bd      	mov	sp, r7
  401a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a3e:	4770      	bx	lr
  401a40:	2045fffc 	.word	0x2045fffc
  401a44:	20400a44 	.word	0x20400a44
  401a48:	20402d58 	.word	0x20402d58

00401a4c <NVIC_EnableIRQ>:
{
  401a4c:	b480      	push	{r7}
  401a4e:	b083      	sub	sp, #12
  401a50:	af00      	add	r7, sp, #0
  401a52:	4603      	mov	r3, r0
  401a54:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a56:	4909      	ldr	r1, [pc, #36]	; (401a7c <NVIC_EnableIRQ+0x30>)
  401a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401a5c:	095b      	lsrs	r3, r3, #5
  401a5e:	79fa      	ldrb	r2, [r7, #7]
  401a60:	f002 021f 	and.w	r2, r2, #31
  401a64:	2001      	movs	r0, #1
  401a66:	fa00 f202 	lsl.w	r2, r0, r2
  401a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401a6e:	bf00      	nop
  401a70:	370c      	adds	r7, #12
  401a72:	46bd      	mov	sp, r7
  401a74:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a78:	4770      	bx	lr
  401a7a:	bf00      	nop
  401a7c:	e000e100 	.word	0xe000e100

00401a80 <osc_get_rate>:
{
  401a80:	b480      	push	{r7}
  401a82:	b083      	sub	sp, #12
  401a84:	af00      	add	r7, sp, #0
  401a86:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401a88:	687b      	ldr	r3, [r7, #4]
  401a8a:	2b07      	cmp	r3, #7
  401a8c:	d825      	bhi.n	401ada <osc_get_rate+0x5a>
  401a8e:	a201      	add	r2, pc, #4	; (adr r2, 401a94 <osc_get_rate+0x14>)
  401a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a94:	00401ab5 	.word	0x00401ab5
  401a98:	00401abb 	.word	0x00401abb
  401a9c:	00401ac1 	.word	0x00401ac1
  401aa0:	00401ac7 	.word	0x00401ac7
  401aa4:	00401acb 	.word	0x00401acb
  401aa8:	00401acf 	.word	0x00401acf
  401aac:	00401ad3 	.word	0x00401ad3
  401ab0:	00401ad7 	.word	0x00401ad7
		return OSC_SLCK_32K_RC_HZ;
  401ab4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401ab8:	e010      	b.n	401adc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401aba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401abe:	e00d      	b.n	401adc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401ac0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401ac4:	e00a      	b.n	401adc <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401ac6:	4b08      	ldr	r3, [pc, #32]	; (401ae8 <osc_get_rate+0x68>)
  401ac8:	e008      	b.n	401adc <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401aca:	4b08      	ldr	r3, [pc, #32]	; (401aec <osc_get_rate+0x6c>)
  401acc:	e006      	b.n	401adc <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401ace:	4b08      	ldr	r3, [pc, #32]	; (401af0 <osc_get_rate+0x70>)
  401ad0:	e004      	b.n	401adc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401ad2:	4b07      	ldr	r3, [pc, #28]	; (401af0 <osc_get_rate+0x70>)
  401ad4:	e002      	b.n	401adc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401ad6:	4b06      	ldr	r3, [pc, #24]	; (401af0 <osc_get_rate+0x70>)
  401ad8:	e000      	b.n	401adc <osc_get_rate+0x5c>
	return 0;
  401ada:	2300      	movs	r3, #0
}
  401adc:	4618      	mov	r0, r3
  401ade:	370c      	adds	r7, #12
  401ae0:	46bd      	mov	sp, r7
  401ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ae6:	4770      	bx	lr
  401ae8:	003d0900 	.word	0x003d0900
  401aec:	007a1200 	.word	0x007a1200
  401af0:	00b71b00 	.word	0x00b71b00

00401af4 <sysclk_get_main_hz>:
{
  401af4:	b580      	push	{r7, lr}
  401af6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401af8:	2006      	movs	r0, #6
  401afa:	4b05      	ldr	r3, [pc, #20]	; (401b10 <sysclk_get_main_hz+0x1c>)
  401afc:	4798      	blx	r3
  401afe:	4602      	mov	r2, r0
  401b00:	4613      	mov	r3, r2
  401b02:	009b      	lsls	r3, r3, #2
  401b04:	4413      	add	r3, r2
  401b06:	009a      	lsls	r2, r3, #2
  401b08:	4413      	add	r3, r2
}
  401b0a:	4618      	mov	r0, r3
  401b0c:	bd80      	pop	{r7, pc}
  401b0e:	bf00      	nop
  401b10:	00401a81 	.word	0x00401a81

00401b14 <sysclk_get_cpu_hz>:
{
  401b14:	b580      	push	{r7, lr}
  401b16:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401b18:	4b02      	ldr	r3, [pc, #8]	; (401b24 <sysclk_get_cpu_hz+0x10>)
  401b1a:	4798      	blx	r3
  401b1c:	4603      	mov	r3, r0
}
  401b1e:	4618      	mov	r0, r3
  401b20:	bd80      	pop	{r7, pc}
  401b22:	bf00      	nop
  401b24:	00401af5 	.word	0x00401af5

00401b28 <sysclk_get_peripheral_hz>:
{
  401b28:	b580      	push	{r7, lr}
  401b2a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401b2c:	4b02      	ldr	r3, [pc, #8]	; (401b38 <sysclk_get_peripheral_hz+0x10>)
  401b2e:	4798      	blx	r3
  401b30:	4603      	mov	r3, r0
  401b32:	085b      	lsrs	r3, r3, #1
}
  401b34:	4618      	mov	r0, r3
  401b36:	bd80      	pop	{r7, pc}
  401b38:	00401af5 	.word	0x00401af5

00401b3c <sysclk_enable_peripheral_clock>:
{
  401b3c:	b580      	push	{r7, lr}
  401b3e:	b082      	sub	sp, #8
  401b40:	af00      	add	r7, sp, #0
  401b42:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401b44:	6878      	ldr	r0, [r7, #4]
  401b46:	4b03      	ldr	r3, [pc, #12]	; (401b54 <sysclk_enable_peripheral_clock+0x18>)
  401b48:	4798      	blx	r3
}
  401b4a:	bf00      	nop
  401b4c:	3708      	adds	r7, #8
  401b4e:	46bd      	mov	sp, r7
  401b50:	bd80      	pop	{r7, pc}
  401b52:	bf00      	nop
  401b54:	004010b1 	.word	0x004010b1

00401b58 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401b58:	b580      	push	{r7, lr}
  401b5a:	b082      	sub	sp, #8
  401b5c:	af00      	add	r7, sp, #0
  401b5e:	6078      	str	r0, [r7, #4]
  401b60:	460b      	mov	r3, r1
  401b62:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401b64:	687b      	ldr	r3, [r7, #4]
  401b66:	4a36      	ldr	r2, [pc, #216]	; (401c40 <usart_serial_putchar+0xe8>)
  401b68:	4293      	cmp	r3, r2
  401b6a:	d10a      	bne.n	401b82 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401b6c:	bf00      	nop
  401b6e:	78fb      	ldrb	r3, [r7, #3]
  401b70:	4619      	mov	r1, r3
  401b72:	6878      	ldr	r0, [r7, #4]
  401b74:	4b33      	ldr	r3, [pc, #204]	; (401c44 <usart_serial_putchar+0xec>)
  401b76:	4798      	blx	r3
  401b78:	4603      	mov	r3, r0
  401b7a:	2b00      	cmp	r3, #0
  401b7c:	d1f7      	bne.n	401b6e <usart_serial_putchar+0x16>
		return 1;
  401b7e:	2301      	movs	r3, #1
  401b80:	e05a      	b.n	401c38 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401b82:	687b      	ldr	r3, [r7, #4]
  401b84:	4a30      	ldr	r2, [pc, #192]	; (401c48 <usart_serial_putchar+0xf0>)
  401b86:	4293      	cmp	r3, r2
  401b88:	d10a      	bne.n	401ba0 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  401b8a:	bf00      	nop
  401b8c:	78fb      	ldrb	r3, [r7, #3]
  401b8e:	4619      	mov	r1, r3
  401b90:	6878      	ldr	r0, [r7, #4]
  401b92:	4b2c      	ldr	r3, [pc, #176]	; (401c44 <usart_serial_putchar+0xec>)
  401b94:	4798      	blx	r3
  401b96:	4603      	mov	r3, r0
  401b98:	2b00      	cmp	r3, #0
  401b9a:	d1f7      	bne.n	401b8c <usart_serial_putchar+0x34>
		return 1;
  401b9c:	2301      	movs	r3, #1
  401b9e:	e04b      	b.n	401c38 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401ba0:	687b      	ldr	r3, [r7, #4]
  401ba2:	4a2a      	ldr	r2, [pc, #168]	; (401c4c <usart_serial_putchar+0xf4>)
  401ba4:	4293      	cmp	r3, r2
  401ba6:	d10a      	bne.n	401bbe <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401ba8:	bf00      	nop
  401baa:	78fb      	ldrb	r3, [r7, #3]
  401bac:	4619      	mov	r1, r3
  401bae:	6878      	ldr	r0, [r7, #4]
  401bb0:	4b24      	ldr	r3, [pc, #144]	; (401c44 <usart_serial_putchar+0xec>)
  401bb2:	4798      	blx	r3
  401bb4:	4603      	mov	r3, r0
  401bb6:	2b00      	cmp	r3, #0
  401bb8:	d1f7      	bne.n	401baa <usart_serial_putchar+0x52>
		return 1;
  401bba:	2301      	movs	r3, #1
  401bbc:	e03c      	b.n	401c38 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401bbe:	687b      	ldr	r3, [r7, #4]
  401bc0:	4a23      	ldr	r2, [pc, #140]	; (401c50 <usart_serial_putchar+0xf8>)
  401bc2:	4293      	cmp	r3, r2
  401bc4:	d10a      	bne.n	401bdc <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401bc6:	bf00      	nop
  401bc8:	78fb      	ldrb	r3, [r7, #3]
  401bca:	4619      	mov	r1, r3
  401bcc:	6878      	ldr	r0, [r7, #4]
  401bce:	4b1d      	ldr	r3, [pc, #116]	; (401c44 <usart_serial_putchar+0xec>)
  401bd0:	4798      	blx	r3
  401bd2:	4603      	mov	r3, r0
  401bd4:	2b00      	cmp	r3, #0
  401bd6:	d1f7      	bne.n	401bc8 <usart_serial_putchar+0x70>
		return 1;
  401bd8:	2301      	movs	r3, #1
  401bda:	e02d      	b.n	401c38 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401bdc:	687b      	ldr	r3, [r7, #4]
  401bde:	4a1d      	ldr	r2, [pc, #116]	; (401c54 <usart_serial_putchar+0xfc>)
  401be0:	4293      	cmp	r3, r2
  401be2:	d10a      	bne.n	401bfa <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401be4:	bf00      	nop
  401be6:	78fb      	ldrb	r3, [r7, #3]
  401be8:	4619      	mov	r1, r3
  401bea:	6878      	ldr	r0, [r7, #4]
  401bec:	4b1a      	ldr	r3, [pc, #104]	; (401c58 <usart_serial_putchar+0x100>)
  401bee:	4798      	blx	r3
  401bf0:	4603      	mov	r3, r0
  401bf2:	2b00      	cmp	r3, #0
  401bf4:	d1f7      	bne.n	401be6 <usart_serial_putchar+0x8e>
		return 1;
  401bf6:	2301      	movs	r3, #1
  401bf8:	e01e      	b.n	401c38 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401bfa:	687b      	ldr	r3, [r7, #4]
  401bfc:	4a17      	ldr	r2, [pc, #92]	; (401c5c <usart_serial_putchar+0x104>)
  401bfe:	4293      	cmp	r3, r2
  401c00:	d10a      	bne.n	401c18 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  401c02:	bf00      	nop
  401c04:	78fb      	ldrb	r3, [r7, #3]
  401c06:	4619      	mov	r1, r3
  401c08:	6878      	ldr	r0, [r7, #4]
  401c0a:	4b13      	ldr	r3, [pc, #76]	; (401c58 <usart_serial_putchar+0x100>)
  401c0c:	4798      	blx	r3
  401c0e:	4603      	mov	r3, r0
  401c10:	2b00      	cmp	r3, #0
  401c12:	d1f7      	bne.n	401c04 <usart_serial_putchar+0xac>
		return 1;
  401c14:	2301      	movs	r3, #1
  401c16:	e00f      	b.n	401c38 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401c18:	687b      	ldr	r3, [r7, #4]
  401c1a:	4a11      	ldr	r2, [pc, #68]	; (401c60 <usart_serial_putchar+0x108>)
  401c1c:	4293      	cmp	r3, r2
  401c1e:	d10a      	bne.n	401c36 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401c20:	bf00      	nop
  401c22:	78fb      	ldrb	r3, [r7, #3]
  401c24:	4619      	mov	r1, r3
  401c26:	6878      	ldr	r0, [r7, #4]
  401c28:	4b0b      	ldr	r3, [pc, #44]	; (401c58 <usart_serial_putchar+0x100>)
  401c2a:	4798      	blx	r3
  401c2c:	4603      	mov	r3, r0
  401c2e:	2b00      	cmp	r3, #0
  401c30:	d1f7      	bne.n	401c22 <usart_serial_putchar+0xca>
		return 1;
  401c32:	2301      	movs	r3, #1
  401c34:	e000      	b.n	401c38 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401c36:	2300      	movs	r3, #0
}
  401c38:	4618      	mov	r0, r3
  401c3a:	3708      	adds	r7, #8
  401c3c:	46bd      	mov	sp, r7
  401c3e:	bd80      	pop	{r7, pc}
  401c40:	400e0800 	.word	0x400e0800
  401c44:	00401393 	.word	0x00401393
  401c48:	400e0a00 	.word	0x400e0a00
  401c4c:	400e1a00 	.word	0x400e1a00
  401c50:	400e1c00 	.word	0x400e1c00
  401c54:	40024000 	.word	0x40024000
  401c58:	0040162d 	.word	0x0040162d
  401c5c:	40028000 	.word	0x40028000
  401c60:	4002c000 	.word	0x4002c000

00401c64 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	b084      	sub	sp, #16
  401c68:	af00      	add	r7, sp, #0
  401c6a:	6078      	str	r0, [r7, #4]
  401c6c:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401c6e:	2300      	movs	r3, #0
  401c70:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401c72:	687b      	ldr	r3, [r7, #4]
  401c74:	4a34      	ldr	r2, [pc, #208]	; (401d48 <usart_serial_getchar+0xe4>)
  401c76:	4293      	cmp	r3, r2
  401c78:	d107      	bne.n	401c8a <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  401c7a:	bf00      	nop
  401c7c:	6839      	ldr	r1, [r7, #0]
  401c7e:	6878      	ldr	r0, [r7, #4]
  401c80:	4b32      	ldr	r3, [pc, #200]	; (401d4c <usart_serial_getchar+0xe8>)
  401c82:	4798      	blx	r3
  401c84:	4603      	mov	r3, r0
  401c86:	2b00      	cmp	r3, #0
  401c88:	d1f8      	bne.n	401c7c <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401c8a:	687b      	ldr	r3, [r7, #4]
  401c8c:	4a30      	ldr	r2, [pc, #192]	; (401d50 <usart_serial_getchar+0xec>)
  401c8e:	4293      	cmp	r3, r2
  401c90:	d107      	bne.n	401ca2 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401c92:	bf00      	nop
  401c94:	6839      	ldr	r1, [r7, #0]
  401c96:	6878      	ldr	r0, [r7, #4]
  401c98:	4b2c      	ldr	r3, [pc, #176]	; (401d4c <usart_serial_getchar+0xe8>)
  401c9a:	4798      	blx	r3
  401c9c:	4603      	mov	r3, r0
  401c9e:	2b00      	cmp	r3, #0
  401ca0:	d1f8      	bne.n	401c94 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401ca2:	687b      	ldr	r3, [r7, #4]
  401ca4:	4a2b      	ldr	r2, [pc, #172]	; (401d54 <usart_serial_getchar+0xf0>)
  401ca6:	4293      	cmp	r3, r2
  401ca8:	d107      	bne.n	401cba <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401caa:	bf00      	nop
  401cac:	6839      	ldr	r1, [r7, #0]
  401cae:	6878      	ldr	r0, [r7, #4]
  401cb0:	4b26      	ldr	r3, [pc, #152]	; (401d4c <usart_serial_getchar+0xe8>)
  401cb2:	4798      	blx	r3
  401cb4:	4603      	mov	r3, r0
  401cb6:	2b00      	cmp	r3, #0
  401cb8:	d1f8      	bne.n	401cac <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401cba:	687b      	ldr	r3, [r7, #4]
  401cbc:	4a26      	ldr	r2, [pc, #152]	; (401d58 <usart_serial_getchar+0xf4>)
  401cbe:	4293      	cmp	r3, r2
  401cc0:	d107      	bne.n	401cd2 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401cc2:	bf00      	nop
  401cc4:	6839      	ldr	r1, [r7, #0]
  401cc6:	6878      	ldr	r0, [r7, #4]
  401cc8:	4b20      	ldr	r3, [pc, #128]	; (401d4c <usart_serial_getchar+0xe8>)
  401cca:	4798      	blx	r3
  401ccc:	4603      	mov	r3, r0
  401cce:	2b00      	cmp	r3, #0
  401cd0:	d1f8      	bne.n	401cc4 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401cd2:	687b      	ldr	r3, [r7, #4]
  401cd4:	4a21      	ldr	r2, [pc, #132]	; (401d5c <usart_serial_getchar+0xf8>)
  401cd6:	4293      	cmp	r3, r2
  401cd8:	d10d      	bne.n	401cf6 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401cda:	bf00      	nop
  401cdc:	f107 030c 	add.w	r3, r7, #12
  401ce0:	4619      	mov	r1, r3
  401ce2:	6878      	ldr	r0, [r7, #4]
  401ce4:	4b1e      	ldr	r3, [pc, #120]	; (401d60 <usart_serial_getchar+0xfc>)
  401ce6:	4798      	blx	r3
  401ce8:	4603      	mov	r3, r0
  401cea:	2b00      	cmp	r3, #0
  401cec:	d1f6      	bne.n	401cdc <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401cee:	68fb      	ldr	r3, [r7, #12]
  401cf0:	b2da      	uxtb	r2, r3
  401cf2:	683b      	ldr	r3, [r7, #0]
  401cf4:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401cf6:	687b      	ldr	r3, [r7, #4]
  401cf8:	4a1a      	ldr	r2, [pc, #104]	; (401d64 <usart_serial_getchar+0x100>)
  401cfa:	4293      	cmp	r3, r2
  401cfc:	d10d      	bne.n	401d1a <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401cfe:	bf00      	nop
  401d00:	f107 030c 	add.w	r3, r7, #12
  401d04:	4619      	mov	r1, r3
  401d06:	6878      	ldr	r0, [r7, #4]
  401d08:	4b15      	ldr	r3, [pc, #84]	; (401d60 <usart_serial_getchar+0xfc>)
  401d0a:	4798      	blx	r3
  401d0c:	4603      	mov	r3, r0
  401d0e:	2b00      	cmp	r3, #0
  401d10:	d1f6      	bne.n	401d00 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401d12:	68fb      	ldr	r3, [r7, #12]
  401d14:	b2da      	uxtb	r2, r3
  401d16:	683b      	ldr	r3, [r7, #0]
  401d18:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401d1a:	687b      	ldr	r3, [r7, #4]
  401d1c:	4a12      	ldr	r2, [pc, #72]	; (401d68 <usart_serial_getchar+0x104>)
  401d1e:	4293      	cmp	r3, r2
  401d20:	d10d      	bne.n	401d3e <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401d22:	bf00      	nop
  401d24:	f107 030c 	add.w	r3, r7, #12
  401d28:	4619      	mov	r1, r3
  401d2a:	6878      	ldr	r0, [r7, #4]
  401d2c:	4b0c      	ldr	r3, [pc, #48]	; (401d60 <usart_serial_getchar+0xfc>)
  401d2e:	4798      	blx	r3
  401d30:	4603      	mov	r3, r0
  401d32:	2b00      	cmp	r3, #0
  401d34:	d1f6      	bne.n	401d24 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401d36:	68fb      	ldr	r3, [r7, #12]
  401d38:	b2da      	uxtb	r2, r3
  401d3a:	683b      	ldr	r3, [r7, #0]
  401d3c:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401d3e:	bf00      	nop
  401d40:	3710      	adds	r7, #16
  401d42:	46bd      	mov	sp, r7
  401d44:	bd80      	pop	{r7, pc}
  401d46:	bf00      	nop
  401d48:	400e0800 	.word	0x400e0800
  401d4c:	004013c3 	.word	0x004013c3
  401d50:	400e0a00 	.word	0x400e0a00
  401d54:	400e1a00 	.word	0x400e1a00
  401d58:	400e1c00 	.word	0x400e1c00
  401d5c:	40024000 	.word	0x40024000
  401d60:	0040165f 	.word	0x0040165f
  401d64:	40028000 	.word	0x40028000
  401d68:	4002c000 	.word	0x4002c000

00401d6c <display_menu>:
uint32_t usart_puts(uint8_t *pstring);
uint32_t usart_gets(uint8_t *pstring);
// END PROTOTYPES

// FUNCTIONS
void display_menu() {
  401d6c:	b580      	push	{r7, lr}
  401d6e:	af00      	add	r7, sp, #0
	usart_puts("Menu ---------------------\n");
  401d70:	480c      	ldr	r0, [pc, #48]	; (401da4 <display_menu+0x38>)
  401d72:	4b0d      	ldr	r3, [pc, #52]	; (401da8 <display_menu+0x3c>)
  401d74:	4798      	blx	r3
	usart_puts("[1] Turn On/Off\n");
  401d76:	480d      	ldr	r0, [pc, #52]	; (401dac <display_menu+0x40>)
  401d78:	4b0b      	ldr	r3, [pc, #44]	; (401da8 <display_menu+0x3c>)
  401d7a:	4798      	blx	r3
	usart_puts("[2] Increase LED frequency\n");
  401d7c:	480c      	ldr	r0, [pc, #48]	; (401db0 <display_menu+0x44>)
  401d7e:	4b0a      	ldr	r3, [pc, #40]	; (401da8 <display_menu+0x3c>)
  401d80:	4798      	blx	r3
	usart_puts("[3] Decrease LED frequency\n");
  401d82:	480c      	ldr	r0, [pc, #48]	; (401db4 <display_menu+0x48>)
  401d84:	4b08      	ldr	r3, [pc, #32]	; (401da8 <display_menu+0x3c>)
  401d86:	4798      	blx	r3
	usart_puts("[4] Set LED frequency\n");
  401d88:	480b      	ldr	r0, [pc, #44]	; (401db8 <display_menu+0x4c>)
  401d8a:	4b07      	ldr	r3, [pc, #28]	; (401da8 <display_menu+0x3c>)
  401d8c:	4798      	blx	r3
	usart_puts("[5] Time\n");
  401d8e:	480b      	ldr	r0, [pc, #44]	; (401dbc <display_menu+0x50>)
  401d90:	4b05      	ldr	r3, [pc, #20]	; (401da8 <display_menu+0x3c>)
  401d92:	4798      	blx	r3
	usart_puts("[h] Show this menu\n");
  401d94:	480a      	ldr	r0, [pc, #40]	; (401dc0 <display_menu+0x54>)
  401d96:	4b04      	ldr	r3, [pc, #16]	; (401da8 <display_menu+0x3c>)
  401d98:	4798      	blx	r3
	usart_puts("--------------------------\n\n");
  401d9a:	480a      	ldr	r0, [pc, #40]	; (401dc4 <display_menu+0x58>)
  401d9c:	4b02      	ldr	r3, [pc, #8]	; (401da8 <display_menu+0x3c>)
  401d9e:	4798      	blx	r3
}
  401da0:	bf00      	nop
  401da2:	bd80      	pop	{r7, pc}
  401da4:	00406c28 	.word	0x00406c28
  401da8:	00401e09 	.word	0x00401e09
  401dac:	00406c44 	.word	0x00406c44
  401db0:	00406c58 	.word	0x00406c58
  401db4:	00406c74 	.word	0x00406c74
  401db8:	00406c90 	.word	0x00406c90
  401dbc:	00406ca8 	.word	0x00406ca8
  401dc0:	00406cb4 	.word	0x00406cb4
  401dc4:	00406cc8 	.word	0x00406cc8

00401dc8 <pin_toggle>:

void pin_toggle(Pio *pio, uint32_t mask){
  401dc8:	b580      	push	{r7, lr}
  401dca:	b082      	sub	sp, #8
  401dcc:	af00      	add	r7, sp, #0
  401dce:	6078      	str	r0, [r7, #4]
  401dd0:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  401dd2:	6839      	ldr	r1, [r7, #0]
  401dd4:	6878      	ldr	r0, [r7, #4]
  401dd6:	4b09      	ldr	r3, [pc, #36]	; (401dfc <pin_toggle+0x34>)
  401dd8:	4798      	blx	r3
  401dda:	4603      	mov	r3, r0
  401ddc:	2b00      	cmp	r3, #0
  401dde:	d004      	beq.n	401dea <pin_toggle+0x22>
		pio_clear(pio, mask);
  401de0:	6839      	ldr	r1, [r7, #0]
  401de2:	6878      	ldr	r0, [r7, #4]
  401de4:	4b06      	ldr	r3, [pc, #24]	; (401e00 <pin_toggle+0x38>)
  401de6:	4798      	blx	r3
	else
		pio_set(pio,mask);
}
  401de8:	e003      	b.n	401df2 <pin_toggle+0x2a>
		pio_set(pio,mask);
  401dea:	6839      	ldr	r1, [r7, #0]
  401dec:	6878      	ldr	r0, [r7, #4]
  401dee:	4b05      	ldr	r3, [pc, #20]	; (401e04 <pin_toggle+0x3c>)
  401df0:	4798      	blx	r3
}
  401df2:	bf00      	nop
  401df4:	3708      	adds	r7, #8
  401df6:	46bd      	mov	sp, r7
  401df8:	bd80      	pop	{r7, pc}
  401dfa:	bf00      	nop
  401dfc:	00400c4d 	.word	0x00400c4d
  401e00:	00400abd 	.word	0x00400abd
  401e04:	00400aa1 	.word	0x00400aa1

00401e08 <usart_puts>:
	return 0;
	else
	return -1;
}

uint32_t usart_puts(uint8_t *pstring) {
  401e08:	b580      	push	{r7, lr}
  401e0a:	b084      	sub	sp, #16
  401e0c:	af00      	add	r7, sp, #0
  401e0e:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  401e10:	2300      	movs	r3, #0
  401e12:	60fb      	str	r3, [r7, #12]

	while(*(pstring + i)){
  401e14:	e010      	b.n	401e38 <usart_puts+0x30>
		usart_serial_putchar(USART_COM, *(pstring+i++));
  401e16:	68fb      	ldr	r3, [r7, #12]
  401e18:	1c5a      	adds	r2, r3, #1
  401e1a:	60fa      	str	r2, [r7, #12]
  401e1c:	687a      	ldr	r2, [r7, #4]
  401e1e:	4413      	add	r3, r2
  401e20:	781b      	ldrb	r3, [r3, #0]
  401e22:	4619      	mov	r1, r3
  401e24:	480a      	ldr	r0, [pc, #40]	; (401e50 <usart_puts+0x48>)
  401e26:	4b0b      	ldr	r3, [pc, #44]	; (401e54 <usart_puts+0x4c>)
  401e28:	4798      	blx	r3
		while(!uart_is_tx_empty(USART_COM)){};
  401e2a:	bf00      	nop
  401e2c:	4808      	ldr	r0, [pc, #32]	; (401e50 <usart_puts+0x48>)
  401e2e:	4b0a      	ldr	r3, [pc, #40]	; (401e58 <usart_puts+0x50>)
  401e30:	4798      	blx	r3
  401e32:	4603      	mov	r3, r0
  401e34:	2b00      	cmp	r3, #0
  401e36:	d0f9      	beq.n	401e2c <usart_puts+0x24>
	while(*(pstring + i)){
  401e38:	687a      	ldr	r2, [r7, #4]
  401e3a:	68fb      	ldr	r3, [r7, #12]
  401e3c:	4413      	add	r3, r2
  401e3e:	781b      	ldrb	r3, [r3, #0]
  401e40:	2b00      	cmp	r3, #0
  401e42:	d1e8      	bne.n	401e16 <usart_puts+0xe>
	}
	return(i);
  401e44:	68fb      	ldr	r3, [r7, #12]
}
  401e46:	4618      	mov	r0, r3
  401e48:	3710      	adds	r7, #16
  401e4a:	46bd      	mov	sp, r7
  401e4c:	bd80      	pop	{r7, pc}
  401e4e:	bf00      	nop
  401e50:	40028000 	.word	0x40028000
  401e54:	00401b59 	.word	0x00401b59
  401e58:	0040136d 	.word	0x0040136d

00401e5c <LED_init>:

	/* Configura data e hora manualmente */
	rtc_set_time(RTC, RTC_HOUR, RTC_MINUTE, RTC_SECOND);
}

static void LED_init(int state) {
  401e5c:	b590      	push	{r4, r7, lr}
  401e5e:	b085      	sub	sp, #20
  401e60:	af02      	add	r7, sp, #8
  401e62:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED_PIO_ID);
  401e64:	200c      	movs	r0, #12
  401e66:	4b07      	ldr	r3, [pc, #28]	; (401e84 <LED_init+0x28>)
  401e68:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_PIN_MASK, state, 0, 0);
  401e6a:	687a      	ldr	r2, [r7, #4]
  401e6c:	2300      	movs	r3, #0
  401e6e:	9300      	str	r3, [sp, #0]
  401e70:	2300      	movs	r3, #0
  401e72:	f44f 7180 	mov.w	r1, #256	; 0x100
  401e76:	4804      	ldr	r0, [pc, #16]	; (401e88 <LED_init+0x2c>)
  401e78:	4c04      	ldr	r4, [pc, #16]	; (401e8c <LED_init+0x30>)
  401e7a:	47a0      	blx	r4
};
  401e7c:	bf00      	nop
  401e7e:	370c      	adds	r7, #12
  401e80:	46bd      	mov	sp, r7
  401e82:	bd90      	pop	{r4, r7, pc}
  401e84:	004010b1 	.word	0x004010b1
  401e88:	400e1200 	.word	0x400e1200
  401e8c:	00400be9 	.word	0x00400be9

00401e90 <USART1_init>:

static void USART1_init(void) {
  401e90:	b580      	push	{r7, lr}
  401e92:	b086      	sub	sp, #24
  401e94:	af00      	add	r7, sp, #0
	/* Configura USART1 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  401e96:	200b      	movs	r0, #11
  401e98:	4b22      	ldr	r3, [pc, #136]	; (401f24 <USART1_init+0x94>)
  401e9a:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOA);
  401e9c:	200a      	movs	r0, #10
  401e9e:	4b21      	ldr	r3, [pc, #132]	; (401f24 <USART1_init+0x94>)
  401ea0:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401ea2:	2210      	movs	r2, #16
  401ea4:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401ea8:	481f      	ldr	r0, [pc, #124]	; (401f28 <USART1_init+0x98>)
  401eaa:	4b20      	ldr	r3, [pc, #128]	; (401f2c <USART1_init+0x9c>)
  401eac:	4798      	blx	r3
	pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  401eae:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401eb2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401eb6:	481e      	ldr	r0, [pc, #120]	; (401f30 <USART1_init+0xa0>)
  401eb8:	4b1c      	ldr	r3, [pc, #112]	; (401f2c <USART1_init+0x9c>)
  401eba:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401ebc:	4a1d      	ldr	r2, [pc, #116]	; (401f34 <USART1_init+0xa4>)
  401ebe:	4b1d      	ldr	r3, [pc, #116]	; (401f34 <USART1_init+0xa4>)
  401ec0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401ec4:	f043 0310 	orr.w	r3, r3, #16
  401ec8:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

	/* Configura opcoes USART */
	const sam_usart_opt_t usart_settings = {
  401ecc:	463b      	mov	r3, r7
  401ece:	2200      	movs	r2, #0
  401ed0:	601a      	str	r2, [r3, #0]
  401ed2:	605a      	str	r2, [r3, #4]
  401ed4:	609a      	str	r2, [r3, #8]
  401ed6:	60da      	str	r2, [r3, #12]
  401ed8:	611a      	str	r2, [r3, #16]
  401eda:	615a      	str	r2, [r3, #20]
  401edc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401ee0:	603b      	str	r3, [r7, #0]
  401ee2:	23c0      	movs	r3, #192	; 0xc0
  401ee4:	607b      	str	r3, [r7, #4]
  401ee6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401eea:	60bb      	str	r3, [r7, #8]
	.stop_bits    = US_MR_NBSTOP_1_BIT    ,
	.channel_mode = US_MR_CHMODE_NORMAL
	};

	/* Ativa Clock periferico USART0 */
	sysclk_enable_peripheral_clock(USART_COM_ID);
  401eec:	200e      	movs	r0, #14
  401eee:	4b0d      	ldr	r3, [pc, #52]	; (401f24 <USART1_init+0x94>)
  401ef0:	4798      	blx	r3

	/* Configura USART para operar em modo RS232 */
	usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  401ef2:	4b11      	ldr	r3, [pc, #68]	; (401f38 <USART1_init+0xa8>)
  401ef4:	4798      	blx	r3
  401ef6:	4602      	mov	r2, r0
  401ef8:	463b      	mov	r3, r7
  401efa:	4619      	mov	r1, r3
  401efc:	480f      	ldr	r0, [pc, #60]	; (401f3c <USART1_init+0xac>)
  401efe:	4b10      	ldr	r3, [pc, #64]	; (401f40 <USART1_init+0xb0>)
  401f00:	4798      	blx	r3

	/* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  401f02:	480e      	ldr	r0, [pc, #56]	; (401f3c <USART1_init+0xac>)
  401f04:	4b0f      	ldr	r3, [pc, #60]	; (401f44 <USART1_init+0xb4>)
  401f06:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401f08:	480c      	ldr	r0, [pc, #48]	; (401f3c <USART1_init+0xac>)
  401f0a:	4b0f      	ldr	r3, [pc, #60]	; (401f48 <USART1_init+0xb8>)
  401f0c:	4798      	blx	r3
	
	usart_enable_interrupt(USART_COM, US_IER_RXRDY);
  401f0e:	2101      	movs	r1, #1
  401f10:	480a      	ldr	r0, [pc, #40]	; (401f3c <USART1_init+0xac>)
  401f12:	4b0e      	ldr	r3, [pc, #56]	; (401f4c <USART1_init+0xbc>)
  401f14:	4798      	blx	r3
	NVIC_EnableIRQ(USART_COM_ID);
  401f16:	200e      	movs	r0, #14
  401f18:	4b0d      	ldr	r3, [pc, #52]	; (401f50 <USART1_init+0xc0>)
  401f1a:	4798      	blx	r3
}
  401f1c:	bf00      	nop
  401f1e:	3718      	adds	r7, #24
  401f20:	46bd      	mov	sp, r7
  401f22:	bd80      	pop	{r7, pc}
  401f24:	00401b3d 	.word	0x00401b3d
  401f28:	400e1000 	.word	0x400e1000
  401f2c:	00400ad9 	.word	0x00400ad9
  401f30:	400e0e00 	.word	0x400e0e00
  401f34:	40088000 	.word	0x40088000
  401f38:	00401b29 	.word	0x00401b29
  401f3c:	40028000 	.word	0x40028000
  401f40:	004014d5 	.word	0x004014d5
  401f44:	00401559 	.word	0x00401559
  401f48:	0040158d 	.word	0x0040158d
  401f4c:	004015c1 	.word	0x004015c1
  401f50:	00401a4d 	.word	0x00401a4d

00401f54 <TC1_init>:

static void TC1_init(uint32_t frequency) {
  401f54:	b590      	push	{r4, r7, lr}
  401f56:	b089      	sub	sp, #36	; 0x24
  401f58:	af02      	add	r7, sp, #8
  401f5a:	6078      	str	r0, [r7, #4]
	uint32_t ul_div, ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  401f5c:	4b1a      	ldr	r3, [pc, #104]	; (401fc8 <TC1_init+0x74>)
  401f5e:	4798      	blx	r3
  401f60:	6178      	str	r0, [r7, #20]

	pmc_enable_periph_clk(ID_TC1);
  401f62:	2018      	movs	r0, #24
  401f64:	4b19      	ldr	r3, [pc, #100]	; (401fcc <TC1_init+0x78>)
  401f66:	4798      	blx	r3

	// Configura o TC para operar em 1S e interrupcao no RC compare
	tc_find_mck_divisor(frequency, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401f68:	f107 010c 	add.w	r1, r7, #12
  401f6c:	f107 0210 	add.w	r2, r7, #16
  401f70:	697b      	ldr	r3, [r7, #20]
  401f72:	9300      	str	r3, [sp, #0]
  401f74:	460b      	mov	r3, r1
  401f76:	6979      	ldr	r1, [r7, #20]
  401f78:	6878      	ldr	r0, [r7, #4]
  401f7a:	4c15      	ldr	r4, [pc, #84]	; (401fd0 <TC1_init+0x7c>)
  401f7c:	47a0      	blx	r4
	tc_init(TC0, 1, ul_tcclks | TC_CMR_CPCTRG);
  401f7e:	68fb      	ldr	r3, [r7, #12]
  401f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401f84:	461a      	mov	r2, r3
  401f86:	2101      	movs	r1, #1
  401f88:	4812      	ldr	r0, [pc, #72]	; (401fd4 <TC1_init+0x80>)
  401f8a:	4b13      	ldr	r3, [pc, #76]	; (401fd8 <TC1_init+0x84>)
  401f8c:	4798      	blx	r3
	tc_write_rc(TC0, 1, (ul_sysclk / ul_div) / frequency);
  401f8e:	693b      	ldr	r3, [r7, #16]
  401f90:	697a      	ldr	r2, [r7, #20]
  401f92:	fbb2 f2f3 	udiv	r2, r2, r3
  401f96:	687b      	ldr	r3, [r7, #4]
  401f98:	fbb2 f3f3 	udiv	r3, r2, r3
  401f9c:	461a      	mov	r2, r3
  401f9e:	2101      	movs	r1, #1
  401fa0:	480c      	ldr	r0, [pc, #48]	; (401fd4 <TC1_init+0x80>)
  401fa2:	4b0e      	ldr	r3, [pc, #56]	; (401fdc <TC1_init+0x88>)
  401fa4:	4798      	blx	r3

	NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  401fa6:	2018      	movs	r0, #24
  401fa8:	4b0d      	ldr	r3, [pc, #52]	; (401fe0 <TC1_init+0x8c>)
  401faa:	4798      	blx	r3
	tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
  401fac:	2210      	movs	r2, #16
  401fae:	2101      	movs	r1, #1
  401fb0:	4808      	ldr	r0, [pc, #32]	; (401fd4 <TC1_init+0x80>)
  401fb2:	4b0c      	ldr	r3, [pc, #48]	; (401fe4 <TC1_init+0x90>)
  401fb4:	4798      	blx	r3

	tc_start(TC0, 1);
  401fb6:	2101      	movs	r1, #1
  401fb8:	4806      	ldr	r0, [pc, #24]	; (401fd4 <TC1_init+0x80>)
  401fba:	4b0b      	ldr	r3, [pc, #44]	; (401fe8 <TC1_init+0x94>)
  401fbc:	4798      	blx	r3
}
  401fbe:	bf00      	nop
  401fc0:	371c      	adds	r7, #28
  401fc2:	46bd      	mov	sp, r7
  401fc4:	bd90      	pop	{r4, r7, pc}
  401fc6:	bf00      	nop
  401fc8:	00401b15 	.word	0x00401b15
  401fcc:	004010b1 	.word	0x004010b1
  401fd0:	004012c7 	.word	0x004012c7
  401fd4:	4000c000 	.word	0x4000c000
  401fd8:	004011f9 	.word	0x004011f9
  401fdc:	00401255 	.word	0x00401255
  401fe0:	00401a4d 	.word	0x00401a4d
  401fe4:	0040127b 	.word	0x0040127b
  401fe8:	00401233 	.word	0x00401233

00401fec <TC1_Handler>:
// END FUNCTIONS

// HANDLERS
void TC1_Handler(void) {
  401fec:	b580      	push	{r7, lr}
  401fee:	b082      	sub	sp, #8
  401ff0:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;
	ul_dummy = tc_get_status(TC0, 1);
  401ff2:	2101      	movs	r1, #1
  401ff4:	4809      	ldr	r0, [pc, #36]	; (40201c <TC1_Handler+0x30>)
  401ff6:	4b0a      	ldr	r3, [pc, #40]	; (402020 <TC1_Handler+0x34>)
  401ff8:	4798      	blx	r3
  401ffa:	4603      	mov	r3, r0
  401ffc:	607b      	str	r3, [r7, #4]
	UNUSED(ul_dummy);
  401ffe:	687b      	ldr	r3, [r7, #4]
	
	if (led_blink)
  402000:	4b08      	ldr	r3, [pc, #32]	; (402024 <TC1_Handler+0x38>)
  402002:	681b      	ldr	r3, [r3, #0]
  402004:	2b00      	cmp	r3, #0
  402006:	d004      	beq.n	402012 <TC1_Handler+0x26>
		pin_toggle(LED_PIO, LED_PIN_MASK);
  402008:	f44f 7180 	mov.w	r1, #256	; 0x100
  40200c:	4806      	ldr	r0, [pc, #24]	; (402028 <TC1_Handler+0x3c>)
  40200e:	4b07      	ldr	r3, [pc, #28]	; (40202c <TC1_Handler+0x40>)
  402010:	4798      	blx	r3
}
  402012:	bf00      	nop
  402014:	3708      	adds	r7, #8
  402016:	46bd      	mov	sp, r7
  402018:	bd80      	pop	{r7, pc}
  40201a:	bf00      	nop
  40201c:	4000c000 	.word	0x4000c000
  402020:	004012a3 	.word	0x004012a3
  402024:	20400a50 	.word	0x20400a50
  402028:	400e1200 	.word	0x400e1200
  40202c:	00401dc9 	.word	0x00401dc9

00402030 <USART1_Handler>:

void USART1_Handler(void) {
  402030:	b580      	push	{r7, lr}
  402032:	b082      	sub	sp, #8
  402034:	af00      	add	r7, sp, #0
	uint32_t ret = usart_get_status(USART_COM);
  402036:	4815      	ldr	r0, [pc, #84]	; (40208c <USART1_Handler+0x5c>)
  402038:	4b15      	ldr	r3, [pc, #84]	; (402090 <USART1_Handler+0x60>)
  40203a:	4798      	blx	r3
  40203c:	6078      	str	r0, [r7, #4]
	uint8_t c = NULL;
  40203e:	2300      	movs	r3, #0
  402040:	70fb      	strb	r3, [r7, #3]
	
	if(ret & US_IER_RXRDY) {
  402042:	687b      	ldr	r3, [r7, #4]
  402044:	f003 0301 	and.w	r3, r3, #1
  402048:	2b00      	cmp	r3, #0
  40204a:	d01b      	beq.n	402084 <USART1_Handler+0x54>
		usart_serial_getchar(USART_COM, &c);
  40204c:	1cfb      	adds	r3, r7, #3
  40204e:	4619      	mov	r1, r3
  402050:	480e      	ldr	r0, [pc, #56]	; (40208c <USART1_Handler+0x5c>)
  402052:	4b10      	ldr	r3, [pc, #64]	; (402094 <USART1_Handler+0x64>)
  402054:	4798      	blx	r3
		if(c != '\n') {
  402056:	78fb      	ldrb	r3, [r7, #3]
  402058:	2b0a      	cmp	r3, #10
  40205a:	d008      	beq.n	40206e <USART1_Handler+0x3e>
			bufferRX[count++] = c;
  40205c:	4b0e      	ldr	r3, [pc, #56]	; (402098 <USART1_Handler+0x68>)
  40205e:	681b      	ldr	r3, [r3, #0]
  402060:	1c5a      	adds	r2, r3, #1
  402062:	490d      	ldr	r1, [pc, #52]	; (402098 <USART1_Handler+0x68>)
  402064:	600a      	str	r2, [r1, #0]
  402066:	78f9      	ldrb	r1, [r7, #3]
  402068:	4a0c      	ldr	r2, [pc, #48]	; (40209c <USART1_Handler+0x6c>)
  40206a:	54d1      	strb	r1, [r2, r3]
			bufferRX[count] = 0x00;
			usart_transmission_done = 1;
			count = 0;
		}
	}
}
  40206c:	e00a      	b.n	402084 <USART1_Handler+0x54>
			bufferRX[count] = 0x00;
  40206e:	4b0a      	ldr	r3, [pc, #40]	; (402098 <USART1_Handler+0x68>)
  402070:	681b      	ldr	r3, [r3, #0]
  402072:	4a0a      	ldr	r2, [pc, #40]	; (40209c <USART1_Handler+0x6c>)
  402074:	2100      	movs	r1, #0
  402076:	54d1      	strb	r1, [r2, r3]
			usart_transmission_done = 1;
  402078:	4b09      	ldr	r3, [pc, #36]	; (4020a0 <USART1_Handler+0x70>)
  40207a:	2201      	movs	r2, #1
  40207c:	601a      	str	r2, [r3, #0]
			count = 0;
  40207e:	4b06      	ldr	r3, [pc, #24]	; (402098 <USART1_Handler+0x68>)
  402080:	2200      	movs	r2, #0
  402082:	601a      	str	r2, [r3, #0]
}
  402084:	bf00      	nop
  402086:	3708      	adds	r7, #8
  402088:	46bd      	mov	sp, r7
  40208a:	bd80      	pop	{r7, pc}
  40208c:	40028000 	.word	0x40028000
  402090:	004015dd 	.word	0x004015dd
  402094:	00401c65 	.word	0x00401c65
  402098:	20400a48 	.word	0x20400a48
  40209c:	20400a88 	.word	0x20400a88
  4020a0:	20400a4c 	.word	0x20400a4c

004020a4 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void) {
  4020a4:	b590      	push	{r4, r7, lr}
  4020a6:	b089      	sub	sp, #36	; 0x24
  4020a8:	af02      	add	r7, sp, #8
	
	board_init();
  4020aa:	4b40      	ldr	r3, [pc, #256]	; (4021ac <main+0x108>)
  4020ac:	4798      	blx	r3
	sysclk_init();
  4020ae:	4b40      	ldr	r3, [pc, #256]	; (4021b0 <main+0x10c>)
  4020b0:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4020b2:	4b40      	ldr	r3, [pc, #256]	; (4021b4 <main+0x110>)
  4020b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4020b8:	605a      	str	r2, [r3, #4]

	/** Inicializa USART */
	USART1_init();
  4020ba:	4b3f      	ldr	r3, [pc, #252]	; (4021b8 <main+0x114>)
  4020bc:	4798      	blx	r3
	TC1_init(10);
  4020be:	200a      	movs	r0, #10
  4020c0:	4b3e      	ldr	r3, [pc, #248]	; (4021bc <main+0x118>)
  4020c2:	4798      	blx	r3
	LED_init(0);
  4020c4:	2000      	movs	r0, #0
  4020c6:	4b3e      	ldr	r3, [pc, #248]	; (4021c0 <main+0x11c>)
  4020c8:	4798      	blx	r3
	display_menu();
  4020ca:	4b3e      	ldr	r3, [pc, #248]	; (4021c4 <main+0x120>)
  4020cc:	4798      	blx	r3
	
	led_blink = 1;
  4020ce:	4b3e      	ldr	r3, [pc, #248]	; (4021c8 <main+0x124>)
  4020d0:	2201      	movs	r2, #1
  4020d2:	601a      	str	r2, [r3, #0]
	uint32_t tc_frequency = 10;
  4020d4:	230a      	movs	r3, #10
  4020d6:	617b      	str	r3, [r7, #20]

	/** Super loop */
	while (1) {
		if(usart_transmission_done) {
  4020d8:	4b3c      	ldr	r3, [pc, #240]	; (4021cc <main+0x128>)
  4020da:	681b      	ldr	r3, [r3, #0]
  4020dc:	2b00      	cmp	r3, #0
  4020de:	d0fb      	beq.n	4020d8 <main+0x34>
			if (bufferRX[0] == '1')
  4020e0:	4b3b      	ldr	r3, [pc, #236]	; (4021d0 <main+0x12c>)
  4020e2:	781b      	ldrb	r3, [r3, #0]
  4020e4:	2b31      	cmp	r3, #49	; 0x31
  4020e6:	d10a      	bne.n	4020fe <main+0x5a>
				led_blink = !led_blink;
  4020e8:	4b37      	ldr	r3, [pc, #220]	; (4021c8 <main+0x124>)
  4020ea:	681b      	ldr	r3, [r3, #0]
  4020ec:	2b00      	cmp	r3, #0
  4020ee:	bf0c      	ite	eq
  4020f0:	2301      	moveq	r3, #1
  4020f2:	2300      	movne	r3, #0
  4020f4:	b2db      	uxtb	r3, r3
  4020f6:	461a      	mov	r2, r3
  4020f8:	4b33      	ldr	r3, [pc, #204]	; (4021c8 <main+0x124>)
  4020fa:	601a      	str	r2, [r3, #0]
  4020fc:	e052      	b.n	4021a4 <main+0x100>
			else if (bufferRX[0] == '2') {
  4020fe:	4b34      	ldr	r3, [pc, #208]	; (4021d0 <main+0x12c>)
  402100:	781b      	ldrb	r3, [r3, #0]
  402102:	2b32      	cmp	r3, #50	; 0x32
  402104:	d106      	bne.n	402114 <main+0x70>
				tc_frequency += 2;
  402106:	697b      	ldr	r3, [r7, #20]
  402108:	3302      	adds	r3, #2
  40210a:	617b      	str	r3, [r7, #20]
				TC1_init(tc_frequency);
  40210c:	6978      	ldr	r0, [r7, #20]
  40210e:	4b2b      	ldr	r3, [pc, #172]	; (4021bc <main+0x118>)
  402110:	4798      	blx	r3
  402112:	e047      	b.n	4021a4 <main+0x100>
			}
			else if (bufferRX[0] == '3') {
  402114:	4b2e      	ldr	r3, [pc, #184]	; (4021d0 <main+0x12c>)
  402116:	781b      	ldrb	r3, [r3, #0]
  402118:	2b33      	cmp	r3, #51	; 0x33
  40211a:	d106      	bne.n	40212a <main+0x86>
				tc_frequency -= 2;
  40211c:	697b      	ldr	r3, [r7, #20]
  40211e:	3b02      	subs	r3, #2
  402120:	617b      	str	r3, [r7, #20]
				TC1_init(tc_frequency);
  402122:	6978      	ldr	r0, [r7, #20]
  402124:	4b25      	ldr	r3, [pc, #148]	; (4021bc <main+0x118>)
  402126:	4798      	blx	r3
  402128:	e03c      	b.n	4021a4 <main+0x100>
			}
			else if (bufferRX[0] == '4') {
  40212a:	4b29      	ldr	r3, [pc, #164]	; (4021d0 <main+0x12c>)
  40212c:	781b      	ldrb	r3, [r3, #0]
  40212e:	2b34      	cmp	r3, #52	; 0x34
  402130:	d11d      	bne.n	40216e <main+0xca>
				usart_puts("Enter the new frequency: ");
  402132:	4828      	ldr	r0, [pc, #160]	; (4021d4 <main+0x130>)
  402134:	4b28      	ldr	r3, [pc, #160]	; (4021d8 <main+0x134>)
  402136:	4798      	blx	r3
				usart_transmission_done = 0;
  402138:	4b24      	ldr	r3, [pc, #144]	; (4021cc <main+0x128>)
  40213a:	2200      	movs	r2, #0
  40213c:	601a      	str	r2, [r3, #0]
				while(!usart_transmission_done);
  40213e:	bf00      	nop
  402140:	4b22      	ldr	r3, [pc, #136]	; (4021cc <main+0x128>)
  402142:	681b      	ldr	r3, [r3, #0]
  402144:	2b00      	cmp	r3, #0
  402146:	d0fb      	beq.n	402140 <main+0x9c>
				usart_puts(bufferRX);
  402148:	4821      	ldr	r0, [pc, #132]	; (4021d0 <main+0x12c>)
  40214a:	4b23      	ldr	r3, [pc, #140]	; (4021d8 <main+0x134>)
  40214c:	4798      	blx	r3
				usart_puts("\n\n");
  40214e:	4823      	ldr	r0, [pc, #140]	; (4021dc <main+0x138>)
  402150:	4b21      	ldr	r3, [pc, #132]	; (4021d8 <main+0x134>)
  402152:	4798      	blx	r3
				display_menu();
  402154:	4b1b      	ldr	r3, [pc, #108]	; (4021c4 <main+0x120>)
  402156:	4798      	blx	r3
				usart_transmission_done = 0;
  402158:	4b1c      	ldr	r3, [pc, #112]	; (4021cc <main+0x128>)
  40215a:	2200      	movs	r2, #0
  40215c:	601a      	str	r2, [r3, #0]
				TC1_init(atoi(bufferRX));
  40215e:	481c      	ldr	r0, [pc, #112]	; (4021d0 <main+0x12c>)
  402160:	4b1f      	ldr	r3, [pc, #124]	; (4021e0 <main+0x13c>)
  402162:	4798      	blx	r3
  402164:	4603      	mov	r3, r0
  402166:	4618      	mov	r0, r3
  402168:	4b14      	ldr	r3, [pc, #80]	; (4021bc <main+0x118>)
  40216a:	4798      	blx	r3
  40216c:	e01a      	b.n	4021a4 <main+0x100>
			}
			else if (bufferRX[0] == '5') {
  40216e:	4b18      	ldr	r3, [pc, #96]	; (4021d0 <main+0x12c>)
  402170:	781b      	ldrb	r3, [r3, #0]
  402172:	2b35      	cmp	r3, #53	; 0x35
  402174:	d114      	bne.n	4021a0 <main+0xfc>
				uint32_t hour, minute, second;
				rtc_get_time(RTC, &hour, &minute, &second);
  402176:	1d3b      	adds	r3, r7, #4
  402178:	f107 0208 	add.w	r2, r7, #8
  40217c:	f107 010c 	add.w	r1, r7, #12
  402180:	4818      	ldr	r0, [pc, #96]	; (4021e4 <main+0x140>)
  402182:	4c19      	ldr	r4, [pc, #100]	; (4021e8 <main+0x144>)
  402184:	47a0      	blx	r4
				uint8_t *string;
				sprintf(string, "TIME: %d:%d:%d\n\n", hour, minute, second);
  402186:	68fa      	ldr	r2, [r7, #12]
  402188:	68b9      	ldr	r1, [r7, #8]
  40218a:	687b      	ldr	r3, [r7, #4]
  40218c:	9300      	str	r3, [sp, #0]
  40218e:	460b      	mov	r3, r1
  402190:	4916      	ldr	r1, [pc, #88]	; (4021ec <main+0x148>)
  402192:	6938      	ldr	r0, [r7, #16]
  402194:	4c16      	ldr	r4, [pc, #88]	; (4021f0 <main+0x14c>)
  402196:	47a0      	blx	r4
				usart_puts(string);
  402198:	6938      	ldr	r0, [r7, #16]
  40219a:	4b0f      	ldr	r3, [pc, #60]	; (4021d8 <main+0x134>)
  40219c:	4798      	blx	r3
  40219e:	e001      	b.n	4021a4 <main+0x100>
			}
			else {
				display_menu();
  4021a0:	4b08      	ldr	r3, [pc, #32]	; (4021c4 <main+0x120>)
  4021a2:	4798      	blx	r3
			}
			usart_transmission_done = 0;
  4021a4:	4b09      	ldr	r3, [pc, #36]	; (4021cc <main+0x128>)
  4021a6:	2200      	movs	r2, #0
  4021a8:	601a      	str	r2, [r3, #0]
		if(usart_transmission_done) {
  4021aa:	e795      	b.n	4020d8 <main+0x34>
  4021ac:	004009bd 	.word	0x004009bd
  4021b0:	004004ad 	.word	0x004004ad
  4021b4:	400e1850 	.word	0x400e1850
  4021b8:	00401e91 	.word	0x00401e91
  4021bc:	00401f55 	.word	0x00401f55
  4021c0:	00401e5d 	.word	0x00401e5d
  4021c4:	00401d6d 	.word	0x00401d6d
  4021c8:	20400a50 	.word	0x20400a50
  4021cc:	20400a4c 	.word	0x20400a4c
  4021d0:	20400a88 	.word	0x20400a88
  4021d4:	00406ce8 	.word	0x00406ce8
  4021d8:	00401e09 	.word	0x00401e09
  4021dc:	00406d04 	.word	0x00406d04
  4021e0:	004021f5 	.word	0x004021f5
  4021e4:	400e1860 	.word	0x400e1860
  4021e8:	00401135 	.word	0x00401135
  4021ec:	00406d08 	.word	0x00406d08
  4021f0:	004022e9 	.word	0x004022e9

004021f4 <atoi>:
  4021f4:	220a      	movs	r2, #10
  4021f6:	2100      	movs	r1, #0
  4021f8:	f000 b930 	b.w	40245c <strtol>

004021fc <__libc_init_array>:
  4021fc:	b570      	push	{r4, r5, r6, lr}
  4021fe:	4e0f      	ldr	r6, [pc, #60]	; (40223c <__libc_init_array+0x40>)
  402200:	4d0f      	ldr	r5, [pc, #60]	; (402240 <__libc_init_array+0x44>)
  402202:	1b76      	subs	r6, r6, r5
  402204:	10b6      	asrs	r6, r6, #2
  402206:	bf18      	it	ne
  402208:	2400      	movne	r4, #0
  40220a:	d005      	beq.n	402218 <__libc_init_array+0x1c>
  40220c:	3401      	adds	r4, #1
  40220e:	f855 3b04 	ldr.w	r3, [r5], #4
  402212:	4798      	blx	r3
  402214:	42a6      	cmp	r6, r4
  402216:	d1f9      	bne.n	40220c <__libc_init_array+0x10>
  402218:	4e0a      	ldr	r6, [pc, #40]	; (402244 <__libc_init_array+0x48>)
  40221a:	4d0b      	ldr	r5, [pc, #44]	; (402248 <__libc_init_array+0x4c>)
  40221c:	1b76      	subs	r6, r6, r5
  40221e:	f004 fec3 	bl	406fa8 <_init>
  402222:	10b6      	asrs	r6, r6, #2
  402224:	bf18      	it	ne
  402226:	2400      	movne	r4, #0
  402228:	d006      	beq.n	402238 <__libc_init_array+0x3c>
  40222a:	3401      	adds	r4, #1
  40222c:	f855 3b04 	ldr.w	r3, [r5], #4
  402230:	4798      	blx	r3
  402232:	42a6      	cmp	r6, r4
  402234:	d1f9      	bne.n	40222a <__libc_init_array+0x2e>
  402236:	bd70      	pop	{r4, r5, r6, pc}
  402238:	bd70      	pop	{r4, r5, r6, pc}
  40223a:	bf00      	nop
  40223c:	00406fb4 	.word	0x00406fb4
  402240:	00406fb4 	.word	0x00406fb4
  402244:	00406fbc 	.word	0x00406fbc
  402248:	00406fb4 	.word	0x00406fb4

0040224c <memset>:
  40224c:	b470      	push	{r4, r5, r6}
  40224e:	0786      	lsls	r6, r0, #30
  402250:	d046      	beq.n	4022e0 <memset+0x94>
  402252:	1e54      	subs	r4, r2, #1
  402254:	2a00      	cmp	r2, #0
  402256:	d041      	beq.n	4022dc <memset+0x90>
  402258:	b2ca      	uxtb	r2, r1
  40225a:	4603      	mov	r3, r0
  40225c:	e002      	b.n	402264 <memset+0x18>
  40225e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402262:	d33b      	bcc.n	4022dc <memset+0x90>
  402264:	f803 2b01 	strb.w	r2, [r3], #1
  402268:	079d      	lsls	r5, r3, #30
  40226a:	d1f8      	bne.n	40225e <memset+0x12>
  40226c:	2c03      	cmp	r4, #3
  40226e:	d92e      	bls.n	4022ce <memset+0x82>
  402270:	b2cd      	uxtb	r5, r1
  402272:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402276:	2c0f      	cmp	r4, #15
  402278:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40227c:	d919      	bls.n	4022b2 <memset+0x66>
  40227e:	f103 0210 	add.w	r2, r3, #16
  402282:	4626      	mov	r6, r4
  402284:	3e10      	subs	r6, #16
  402286:	2e0f      	cmp	r6, #15
  402288:	f842 5c10 	str.w	r5, [r2, #-16]
  40228c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402290:	f842 5c08 	str.w	r5, [r2, #-8]
  402294:	f842 5c04 	str.w	r5, [r2, #-4]
  402298:	f102 0210 	add.w	r2, r2, #16
  40229c:	d8f2      	bhi.n	402284 <memset+0x38>
  40229e:	f1a4 0210 	sub.w	r2, r4, #16
  4022a2:	f022 020f 	bic.w	r2, r2, #15
  4022a6:	f004 040f 	and.w	r4, r4, #15
  4022aa:	3210      	adds	r2, #16
  4022ac:	2c03      	cmp	r4, #3
  4022ae:	4413      	add	r3, r2
  4022b0:	d90d      	bls.n	4022ce <memset+0x82>
  4022b2:	461e      	mov	r6, r3
  4022b4:	4622      	mov	r2, r4
  4022b6:	3a04      	subs	r2, #4
  4022b8:	2a03      	cmp	r2, #3
  4022ba:	f846 5b04 	str.w	r5, [r6], #4
  4022be:	d8fa      	bhi.n	4022b6 <memset+0x6a>
  4022c0:	1f22      	subs	r2, r4, #4
  4022c2:	f022 0203 	bic.w	r2, r2, #3
  4022c6:	3204      	adds	r2, #4
  4022c8:	4413      	add	r3, r2
  4022ca:	f004 0403 	and.w	r4, r4, #3
  4022ce:	b12c      	cbz	r4, 4022dc <memset+0x90>
  4022d0:	b2c9      	uxtb	r1, r1
  4022d2:	441c      	add	r4, r3
  4022d4:	f803 1b01 	strb.w	r1, [r3], #1
  4022d8:	429c      	cmp	r4, r3
  4022da:	d1fb      	bne.n	4022d4 <memset+0x88>
  4022dc:	bc70      	pop	{r4, r5, r6}
  4022de:	4770      	bx	lr
  4022e0:	4614      	mov	r4, r2
  4022e2:	4603      	mov	r3, r0
  4022e4:	e7c2      	b.n	40226c <memset+0x20>
  4022e6:	bf00      	nop

004022e8 <sprintf>:
  4022e8:	b40e      	push	{r1, r2, r3}
  4022ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  4022ec:	b09c      	sub	sp, #112	; 0x70
  4022ee:	ab21      	add	r3, sp, #132	; 0x84
  4022f0:	490f      	ldr	r1, [pc, #60]	; (402330 <sprintf+0x48>)
  4022f2:	f853 2b04 	ldr.w	r2, [r3], #4
  4022f6:	9301      	str	r3, [sp, #4]
  4022f8:	4605      	mov	r5, r0
  4022fa:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4022fe:	6808      	ldr	r0, [r1, #0]
  402300:	9502      	str	r5, [sp, #8]
  402302:	f44f 7702 	mov.w	r7, #520	; 0x208
  402306:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40230a:	a902      	add	r1, sp, #8
  40230c:	9506      	str	r5, [sp, #24]
  40230e:	f8ad 7014 	strh.w	r7, [sp, #20]
  402312:	9404      	str	r4, [sp, #16]
  402314:	9407      	str	r4, [sp, #28]
  402316:	f8ad 6016 	strh.w	r6, [sp, #22]
  40231a:	f000 f8b5 	bl	402488 <_svfprintf_r>
  40231e:	9b02      	ldr	r3, [sp, #8]
  402320:	2200      	movs	r2, #0
  402322:	701a      	strb	r2, [r3, #0]
  402324:	b01c      	add	sp, #112	; 0x70
  402326:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40232a:	b003      	add	sp, #12
  40232c:	4770      	bx	lr
  40232e:	bf00      	nop
  402330:	20400008 	.word	0x20400008

00402334 <_strtol_l.isra.0>:
  402334:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402338:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40233c:	460f      	mov	r7, r1
  40233e:	4680      	mov	r8, r0
  402340:	4616      	mov	r6, r2
  402342:	461d      	mov	r5, r3
  402344:	468a      	mov	sl, r1
  402346:	e000      	b.n	40234a <_strtol_l.isra.0+0x16>
  402348:	46a2      	mov	sl, r4
  40234a:	4654      	mov	r4, sl
  40234c:	4648      	mov	r0, r9
  40234e:	f814 bb01 	ldrb.w	fp, [r4], #1
  402352:	f002 faa9 	bl	4048a8 <__locale_ctype_ptr_l>
  402356:	4458      	add	r0, fp
  402358:	7842      	ldrb	r2, [r0, #1]
  40235a:	f012 0208 	ands.w	r2, r2, #8
  40235e:	d1f3      	bne.n	402348 <_strtol_l.isra.0+0x14>
  402360:	f1bb 0f2d 	cmp.w	fp, #45	; 0x2d
  402364:	d04f      	beq.n	402406 <_strtol_l.isra.0+0xd2>
  402366:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
  40236a:	bf04      	itt	eq
  40236c:	f894 b000 	ldrbeq.w	fp, [r4]
  402370:	f10a 0402 	addeq.w	r4, sl, #2
  402374:	b11d      	cbz	r5, 40237e <_strtol_l.isra.0+0x4a>
  402376:	2d10      	cmp	r5, #16
  402378:	d056      	beq.n	402428 <_strtol_l.isra.0+0xf4>
  40237a:	46ac      	mov	ip, r5
  40237c:	e004      	b.n	402388 <_strtol_l.isra.0+0x54>
  40237e:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  402382:	d060      	beq.n	402446 <_strtol_l.isra.0+0x112>
  402384:	250a      	movs	r5, #10
  402386:	46ac      	mov	ip, r5
  402388:	2a00      	cmp	r2, #0
  40238a:	bf0c      	ite	eq
  40238c:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
  402390:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
  402394:	2100      	movs	r1, #0
  402396:	fbb9 fefc 	udiv	lr, r9, ip
  40239a:	4608      	mov	r0, r1
  40239c:	fb0c 9a1e 	mls	sl, ip, lr, r9
  4023a0:	e005      	b.n	4023ae <_strtol_l.isra.0+0x7a>
  4023a2:	d029      	beq.n	4023f8 <_strtol_l.isra.0+0xc4>
  4023a4:	fb0c 3000 	mla	r0, ip, r0, r3
  4023a8:	2101      	movs	r1, #1
  4023aa:	f814 bb01 	ldrb.w	fp, [r4], #1
  4023ae:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
  4023b2:	2b09      	cmp	r3, #9
  4023b4:	d905      	bls.n	4023c2 <_strtol_l.isra.0+0x8e>
  4023b6:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
  4023ba:	2b19      	cmp	r3, #25
  4023bc:	d80b      	bhi.n	4023d6 <_strtol_l.isra.0+0xa2>
  4023be:	f1ab 0337 	sub.w	r3, fp, #55	; 0x37
  4023c2:	429d      	cmp	r5, r3
  4023c4:	dd0f      	ble.n	4023e6 <_strtol_l.isra.0+0xb2>
  4023c6:	f1b1 3fff 	cmp.w	r1, #4294967295
  4023ca:	d0ee      	beq.n	4023aa <_strtol_l.isra.0+0x76>
  4023cc:	4586      	cmp	lr, r0
  4023ce:	d2e8      	bcs.n	4023a2 <_strtol_l.isra.0+0x6e>
  4023d0:	f04f 31ff 	mov.w	r1, #4294967295
  4023d4:	e7e9      	b.n	4023aa <_strtol_l.isra.0+0x76>
  4023d6:	f1ab 0361 	sub.w	r3, fp, #97	; 0x61
  4023da:	2b19      	cmp	r3, #25
  4023dc:	d803      	bhi.n	4023e6 <_strtol_l.isra.0+0xb2>
  4023de:	f1ab 0357 	sub.w	r3, fp, #87	; 0x57
  4023e2:	429d      	cmp	r5, r3
  4023e4:	dcef      	bgt.n	4023c6 <_strtol_l.isra.0+0x92>
  4023e6:	1c4b      	adds	r3, r1, #1
  4023e8:	d013      	beq.n	402412 <_strtol_l.isra.0+0xde>
  4023ea:	b102      	cbz	r2, 4023ee <_strtol_l.isra.0+0xba>
  4023ec:	4240      	negs	r0, r0
  4023ee:	b146      	cbz	r6, 402402 <_strtol_l.isra.0+0xce>
  4023f0:	b9c1      	cbnz	r1, 402424 <_strtol_l.isra.0+0xf0>
  4023f2:	6037      	str	r7, [r6, #0]
  4023f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4023f8:	459a      	cmp	sl, r3
  4023fa:	dad3      	bge.n	4023a4 <_strtol_l.isra.0+0x70>
  4023fc:	f04f 31ff 	mov.w	r1, #4294967295
  402400:	e7d3      	b.n	4023aa <_strtol_l.isra.0+0x76>
  402402:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402406:	f894 b000 	ldrb.w	fp, [r4]
  40240a:	2201      	movs	r2, #1
  40240c:	f10a 0402 	add.w	r4, sl, #2
  402410:	e7b0      	b.n	402374 <_strtol_l.isra.0+0x40>
  402412:	2322      	movs	r3, #34	; 0x22
  402414:	f8c8 3000 	str.w	r3, [r8]
  402418:	b1ee      	cbz	r6, 402456 <_strtol_l.isra.0+0x122>
  40241a:	1e67      	subs	r7, r4, #1
  40241c:	4648      	mov	r0, r9
  40241e:	6037      	str	r7, [r6, #0]
  402420:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402424:	4681      	mov	r9, r0
  402426:	e7f8      	b.n	40241a <_strtol_l.isra.0+0xe6>
  402428:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  40242c:	d1a5      	bne.n	40237a <_strtol_l.isra.0+0x46>
  40242e:	7823      	ldrb	r3, [r4, #0]
  402430:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  402434:	2b58      	cmp	r3, #88	; 0x58
  402436:	d1a0      	bne.n	40237a <_strtol_l.isra.0+0x46>
  402438:	f04f 0c10 	mov.w	ip, #16
  40243c:	f894 b001 	ldrb.w	fp, [r4, #1]
  402440:	4665      	mov	r5, ip
  402442:	3402      	adds	r4, #2
  402444:	e7a0      	b.n	402388 <_strtol_l.isra.0+0x54>
  402446:	7823      	ldrb	r3, [r4, #0]
  402448:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40244c:	2b58      	cmp	r3, #88	; 0x58
  40244e:	d0f3      	beq.n	402438 <_strtol_l.isra.0+0x104>
  402450:	2508      	movs	r5, #8
  402452:	46ac      	mov	ip, r5
  402454:	e798      	b.n	402388 <_strtol_l.isra.0+0x54>
  402456:	4648      	mov	r0, r9
  402458:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040245c <strtol>:
  40245c:	b530      	push	{r4, r5, lr}
  40245e:	4c08      	ldr	r4, [pc, #32]	; (402480 <strtol+0x24>)
  402460:	4b08      	ldr	r3, [pc, #32]	; (402484 <strtol+0x28>)
  402462:	6825      	ldr	r5, [r4, #0]
  402464:	6b6c      	ldr	r4, [r5, #52]	; 0x34
  402466:	b083      	sub	sp, #12
  402468:	2c00      	cmp	r4, #0
  40246a:	bf08      	it	eq
  40246c:	461c      	moveq	r4, r3
  40246e:	9400      	str	r4, [sp, #0]
  402470:	4613      	mov	r3, r2
  402472:	460a      	mov	r2, r1
  402474:	4601      	mov	r1, r0
  402476:	4628      	mov	r0, r5
  402478:	f7ff ff5c 	bl	402334 <_strtol_l.isra.0>
  40247c:	b003      	add	sp, #12
  40247e:	bd30      	pop	{r4, r5, pc}
  402480:	20400008 	.word	0x20400008
  402484:	20400438 	.word	0x20400438

00402488 <_svfprintf_r>:
  402488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40248c:	b0c3      	sub	sp, #268	; 0x10c
  40248e:	460c      	mov	r4, r1
  402490:	910b      	str	r1, [sp, #44]	; 0x2c
  402492:	4692      	mov	sl, r2
  402494:	930f      	str	r3, [sp, #60]	; 0x3c
  402496:	900c      	str	r0, [sp, #48]	; 0x30
  402498:	f002 fa0a 	bl	4048b0 <_localeconv_r>
  40249c:	6803      	ldr	r3, [r0, #0]
  40249e:	931a      	str	r3, [sp, #104]	; 0x68
  4024a0:	4618      	mov	r0, r3
  4024a2:	f003 f8ed 	bl	405680 <strlen>
  4024a6:	89a3      	ldrh	r3, [r4, #12]
  4024a8:	9019      	str	r0, [sp, #100]	; 0x64
  4024aa:	0619      	lsls	r1, r3, #24
  4024ac:	d503      	bpl.n	4024b6 <_svfprintf_r+0x2e>
  4024ae:	6923      	ldr	r3, [r4, #16]
  4024b0:	2b00      	cmp	r3, #0
  4024b2:	f001 8001 	beq.w	4034b8 <_svfprintf_r+0x1030>
  4024b6:	2300      	movs	r3, #0
  4024b8:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4024bc:	9313      	str	r3, [sp, #76]	; 0x4c
  4024be:	9314      	str	r3, [sp, #80]	; 0x50
  4024c0:	9315      	str	r3, [sp, #84]	; 0x54
  4024c2:	9327      	str	r3, [sp, #156]	; 0x9c
  4024c4:	9326      	str	r3, [sp, #152]	; 0x98
  4024c6:	9318      	str	r3, [sp, #96]	; 0x60
  4024c8:	931b      	str	r3, [sp, #108]	; 0x6c
  4024ca:	9309      	str	r3, [sp, #36]	; 0x24
  4024cc:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4024d0:	46c8      	mov	r8, r9
  4024d2:	9316      	str	r3, [sp, #88]	; 0x58
  4024d4:	9317      	str	r3, [sp, #92]	; 0x5c
  4024d6:	f89a 3000 	ldrb.w	r3, [sl]
  4024da:	4654      	mov	r4, sl
  4024dc:	b1e3      	cbz	r3, 402518 <_svfprintf_r+0x90>
  4024de:	2b25      	cmp	r3, #37	; 0x25
  4024e0:	d102      	bne.n	4024e8 <_svfprintf_r+0x60>
  4024e2:	e019      	b.n	402518 <_svfprintf_r+0x90>
  4024e4:	2b25      	cmp	r3, #37	; 0x25
  4024e6:	d003      	beq.n	4024f0 <_svfprintf_r+0x68>
  4024e8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4024ec:	2b00      	cmp	r3, #0
  4024ee:	d1f9      	bne.n	4024e4 <_svfprintf_r+0x5c>
  4024f0:	eba4 050a 	sub.w	r5, r4, sl
  4024f4:	b185      	cbz	r5, 402518 <_svfprintf_r+0x90>
  4024f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024f8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4024fa:	f8c8 a000 	str.w	sl, [r8]
  4024fe:	3301      	adds	r3, #1
  402500:	442a      	add	r2, r5
  402502:	2b07      	cmp	r3, #7
  402504:	f8c8 5004 	str.w	r5, [r8, #4]
  402508:	9227      	str	r2, [sp, #156]	; 0x9c
  40250a:	9326      	str	r3, [sp, #152]	; 0x98
  40250c:	dc7f      	bgt.n	40260e <_svfprintf_r+0x186>
  40250e:	f108 0808 	add.w	r8, r8, #8
  402512:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402514:	442b      	add	r3, r5
  402516:	9309      	str	r3, [sp, #36]	; 0x24
  402518:	7823      	ldrb	r3, [r4, #0]
  40251a:	2b00      	cmp	r3, #0
  40251c:	d07f      	beq.n	40261e <_svfprintf_r+0x196>
  40251e:	2300      	movs	r3, #0
  402520:	461a      	mov	r2, r3
  402522:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402526:	4619      	mov	r1, r3
  402528:	930d      	str	r3, [sp, #52]	; 0x34
  40252a:	469b      	mov	fp, r3
  40252c:	f04f 30ff 	mov.w	r0, #4294967295
  402530:	7863      	ldrb	r3, [r4, #1]
  402532:	900a      	str	r0, [sp, #40]	; 0x28
  402534:	f104 0a01 	add.w	sl, r4, #1
  402538:	f10a 0a01 	add.w	sl, sl, #1
  40253c:	f1a3 0020 	sub.w	r0, r3, #32
  402540:	2858      	cmp	r0, #88	; 0x58
  402542:	f200 83c0 	bhi.w	402cc6 <_svfprintf_r+0x83e>
  402546:	e8df f010 	tbh	[pc, r0, lsl #1]
  40254a:	0238      	.short	0x0238
  40254c:	03be03be 	.word	0x03be03be
  402550:	03be0240 	.word	0x03be0240
  402554:	03be03be 	.word	0x03be03be
  402558:	03be03be 	.word	0x03be03be
  40255c:	024503be 	.word	0x024503be
  402560:	03be0203 	.word	0x03be0203
  402564:	026b005d 	.word	0x026b005d
  402568:	028603be 	.word	0x028603be
  40256c:	039c039c 	.word	0x039c039c
  402570:	039c039c 	.word	0x039c039c
  402574:	039c039c 	.word	0x039c039c
  402578:	039c039c 	.word	0x039c039c
  40257c:	03be039c 	.word	0x03be039c
  402580:	03be03be 	.word	0x03be03be
  402584:	03be03be 	.word	0x03be03be
  402588:	03be03be 	.word	0x03be03be
  40258c:	03be03be 	.word	0x03be03be
  402590:	033703be 	.word	0x033703be
  402594:	03be0357 	.word	0x03be0357
  402598:	03be0357 	.word	0x03be0357
  40259c:	03be03be 	.word	0x03be03be
  4025a0:	039703be 	.word	0x039703be
  4025a4:	03be03be 	.word	0x03be03be
  4025a8:	03be03ac 	.word	0x03be03ac
  4025ac:	03be03be 	.word	0x03be03be
  4025b0:	03be03be 	.word	0x03be03be
  4025b4:	03be0259 	.word	0x03be0259
  4025b8:	031e03be 	.word	0x031e03be
  4025bc:	03be03be 	.word	0x03be03be
  4025c0:	03be03be 	.word	0x03be03be
  4025c4:	03be03be 	.word	0x03be03be
  4025c8:	03be03be 	.word	0x03be03be
  4025cc:	03be03be 	.word	0x03be03be
  4025d0:	02db02c6 	.word	0x02db02c6
  4025d4:	03570357 	.word	0x03570357
  4025d8:	028b0357 	.word	0x028b0357
  4025dc:	03be02db 	.word	0x03be02db
  4025e0:	029003be 	.word	0x029003be
  4025e4:	029d03be 	.word	0x029d03be
  4025e8:	02b401cc 	.word	0x02b401cc
  4025ec:	03be0208 	.word	0x03be0208
  4025f0:	03be01e1 	.word	0x03be01e1
  4025f4:	03be007e 	.word	0x03be007e
  4025f8:	020d03be 	.word	0x020d03be
  4025fc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4025fe:	930f      	str	r3, [sp, #60]	; 0x3c
  402600:	4240      	negs	r0, r0
  402602:	900d      	str	r0, [sp, #52]	; 0x34
  402604:	f04b 0b04 	orr.w	fp, fp, #4
  402608:	f89a 3000 	ldrb.w	r3, [sl]
  40260c:	e794      	b.n	402538 <_svfprintf_r+0xb0>
  40260e:	aa25      	add	r2, sp, #148	; 0x94
  402610:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402612:	980c      	ldr	r0, [sp, #48]	; 0x30
  402614:	f003 f8a2 	bl	40575c <__ssprint_r>
  402618:	b940      	cbnz	r0, 40262c <_svfprintf_r+0x1a4>
  40261a:	46c8      	mov	r8, r9
  40261c:	e779      	b.n	402512 <_svfprintf_r+0x8a>
  40261e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402620:	b123      	cbz	r3, 40262c <_svfprintf_r+0x1a4>
  402622:	980c      	ldr	r0, [sp, #48]	; 0x30
  402624:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402626:	aa25      	add	r2, sp, #148	; 0x94
  402628:	f003 f898 	bl	40575c <__ssprint_r>
  40262c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40262e:	899b      	ldrh	r3, [r3, #12]
  402630:	f013 0f40 	tst.w	r3, #64	; 0x40
  402634:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402636:	bf18      	it	ne
  402638:	f04f 33ff 	movne.w	r3, #4294967295
  40263c:	9309      	str	r3, [sp, #36]	; 0x24
  40263e:	9809      	ldr	r0, [sp, #36]	; 0x24
  402640:	b043      	add	sp, #268	; 0x10c
  402642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402646:	f01b 0f20 	tst.w	fp, #32
  40264a:	9311      	str	r3, [sp, #68]	; 0x44
  40264c:	f040 81dd 	bne.w	402a0a <_svfprintf_r+0x582>
  402650:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402652:	f01b 0f10 	tst.w	fp, #16
  402656:	4613      	mov	r3, r2
  402658:	f040 856c 	bne.w	403134 <_svfprintf_r+0xcac>
  40265c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402660:	f000 8568 	beq.w	403134 <_svfprintf_r+0xcac>
  402664:	8814      	ldrh	r4, [r2, #0]
  402666:	3204      	adds	r2, #4
  402668:	2500      	movs	r5, #0
  40266a:	2301      	movs	r3, #1
  40266c:	920f      	str	r2, [sp, #60]	; 0x3c
  40266e:	2700      	movs	r7, #0
  402670:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402674:	990a      	ldr	r1, [sp, #40]	; 0x28
  402676:	1c4a      	adds	r2, r1, #1
  402678:	f000 8265 	beq.w	402b46 <_svfprintf_r+0x6be>
  40267c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402680:	9207      	str	r2, [sp, #28]
  402682:	ea54 0205 	orrs.w	r2, r4, r5
  402686:	f040 8264 	bne.w	402b52 <_svfprintf_r+0x6ca>
  40268a:	2900      	cmp	r1, #0
  40268c:	f040 8439 	bne.w	402f02 <_svfprintf_r+0xa7a>
  402690:	2b00      	cmp	r3, #0
  402692:	f040 84d4 	bne.w	40303e <_svfprintf_r+0xbb6>
  402696:	f01b 0301 	ands.w	r3, fp, #1
  40269a:	930e      	str	r3, [sp, #56]	; 0x38
  40269c:	f000 8602 	beq.w	4032a4 <_svfprintf_r+0xe1c>
  4026a0:	ae42      	add	r6, sp, #264	; 0x108
  4026a2:	2330      	movs	r3, #48	; 0x30
  4026a4:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4026a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4026aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4026ac:	4293      	cmp	r3, r2
  4026ae:	bfb8      	it	lt
  4026b0:	4613      	movlt	r3, r2
  4026b2:	9308      	str	r3, [sp, #32]
  4026b4:	2300      	movs	r3, #0
  4026b6:	9312      	str	r3, [sp, #72]	; 0x48
  4026b8:	b117      	cbz	r7, 4026c0 <_svfprintf_r+0x238>
  4026ba:	9b08      	ldr	r3, [sp, #32]
  4026bc:	3301      	adds	r3, #1
  4026be:	9308      	str	r3, [sp, #32]
  4026c0:	9b07      	ldr	r3, [sp, #28]
  4026c2:	f013 0302 	ands.w	r3, r3, #2
  4026c6:	9310      	str	r3, [sp, #64]	; 0x40
  4026c8:	d002      	beq.n	4026d0 <_svfprintf_r+0x248>
  4026ca:	9b08      	ldr	r3, [sp, #32]
  4026cc:	3302      	adds	r3, #2
  4026ce:	9308      	str	r3, [sp, #32]
  4026d0:	9b07      	ldr	r3, [sp, #28]
  4026d2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4026d6:	f040 830d 	bne.w	402cf4 <_svfprintf_r+0x86c>
  4026da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4026dc:	9a08      	ldr	r2, [sp, #32]
  4026de:	eba3 0b02 	sub.w	fp, r3, r2
  4026e2:	f1bb 0f00 	cmp.w	fp, #0
  4026e6:	f340 8305 	ble.w	402cf4 <_svfprintf_r+0x86c>
  4026ea:	f1bb 0f10 	cmp.w	fp, #16
  4026ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4026f2:	dd29      	ble.n	402748 <_svfprintf_r+0x2c0>
  4026f4:	4643      	mov	r3, r8
  4026f6:	4621      	mov	r1, r4
  4026f8:	46a8      	mov	r8, r5
  4026fa:	2710      	movs	r7, #16
  4026fc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4026fe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402700:	e006      	b.n	402710 <_svfprintf_r+0x288>
  402702:	f1ab 0b10 	sub.w	fp, fp, #16
  402706:	f1bb 0f10 	cmp.w	fp, #16
  40270a:	f103 0308 	add.w	r3, r3, #8
  40270e:	dd18      	ble.n	402742 <_svfprintf_r+0x2ba>
  402710:	3201      	adds	r2, #1
  402712:	48b7      	ldr	r0, [pc, #732]	; (4029f0 <_svfprintf_r+0x568>)
  402714:	9226      	str	r2, [sp, #152]	; 0x98
  402716:	3110      	adds	r1, #16
  402718:	2a07      	cmp	r2, #7
  40271a:	9127      	str	r1, [sp, #156]	; 0x9c
  40271c:	e883 0081 	stmia.w	r3, {r0, r7}
  402720:	ddef      	ble.n	402702 <_svfprintf_r+0x27a>
  402722:	aa25      	add	r2, sp, #148	; 0x94
  402724:	4629      	mov	r1, r5
  402726:	4620      	mov	r0, r4
  402728:	f003 f818 	bl	40575c <__ssprint_r>
  40272c:	2800      	cmp	r0, #0
  40272e:	f47f af7d 	bne.w	40262c <_svfprintf_r+0x1a4>
  402732:	f1ab 0b10 	sub.w	fp, fp, #16
  402736:	f1bb 0f10 	cmp.w	fp, #16
  40273a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40273c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40273e:	464b      	mov	r3, r9
  402740:	dce6      	bgt.n	402710 <_svfprintf_r+0x288>
  402742:	4645      	mov	r5, r8
  402744:	460c      	mov	r4, r1
  402746:	4698      	mov	r8, r3
  402748:	3201      	adds	r2, #1
  40274a:	4ba9      	ldr	r3, [pc, #676]	; (4029f0 <_svfprintf_r+0x568>)
  40274c:	9226      	str	r2, [sp, #152]	; 0x98
  40274e:	445c      	add	r4, fp
  402750:	2a07      	cmp	r2, #7
  402752:	9427      	str	r4, [sp, #156]	; 0x9c
  402754:	e888 0808 	stmia.w	r8, {r3, fp}
  402758:	f300 8495 	bgt.w	403086 <_svfprintf_r+0xbfe>
  40275c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402760:	f108 0808 	add.w	r8, r8, #8
  402764:	b177      	cbz	r7, 402784 <_svfprintf_r+0x2fc>
  402766:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402768:	3301      	adds	r3, #1
  40276a:	3401      	adds	r4, #1
  40276c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402770:	2201      	movs	r2, #1
  402772:	2b07      	cmp	r3, #7
  402774:	9427      	str	r4, [sp, #156]	; 0x9c
  402776:	9326      	str	r3, [sp, #152]	; 0x98
  402778:	e888 0006 	stmia.w	r8, {r1, r2}
  40277c:	f300 83d8 	bgt.w	402f30 <_svfprintf_r+0xaa8>
  402780:	f108 0808 	add.w	r8, r8, #8
  402784:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402786:	b16b      	cbz	r3, 4027a4 <_svfprintf_r+0x31c>
  402788:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40278a:	3301      	adds	r3, #1
  40278c:	3402      	adds	r4, #2
  40278e:	a91e      	add	r1, sp, #120	; 0x78
  402790:	2202      	movs	r2, #2
  402792:	2b07      	cmp	r3, #7
  402794:	9427      	str	r4, [sp, #156]	; 0x9c
  402796:	9326      	str	r3, [sp, #152]	; 0x98
  402798:	e888 0006 	stmia.w	r8, {r1, r2}
  40279c:	f300 83d3 	bgt.w	402f46 <_svfprintf_r+0xabe>
  4027a0:	f108 0808 	add.w	r8, r8, #8
  4027a4:	2d80      	cmp	r5, #128	; 0x80
  4027a6:	f000 8313 	beq.w	402dd0 <_svfprintf_r+0x948>
  4027aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4027ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4027ae:	1a9f      	subs	r7, r3, r2
  4027b0:	2f00      	cmp	r7, #0
  4027b2:	dd36      	ble.n	402822 <_svfprintf_r+0x39a>
  4027b4:	2f10      	cmp	r7, #16
  4027b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027b8:	4d8e      	ldr	r5, [pc, #568]	; (4029f4 <_svfprintf_r+0x56c>)
  4027ba:	dd27      	ble.n	40280c <_svfprintf_r+0x384>
  4027bc:	4642      	mov	r2, r8
  4027be:	4621      	mov	r1, r4
  4027c0:	46b0      	mov	r8, r6
  4027c2:	f04f 0b10 	mov.w	fp, #16
  4027c6:	462e      	mov	r6, r5
  4027c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4027ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4027cc:	e004      	b.n	4027d8 <_svfprintf_r+0x350>
  4027ce:	3f10      	subs	r7, #16
  4027d0:	2f10      	cmp	r7, #16
  4027d2:	f102 0208 	add.w	r2, r2, #8
  4027d6:	dd15      	ble.n	402804 <_svfprintf_r+0x37c>
  4027d8:	3301      	adds	r3, #1
  4027da:	3110      	adds	r1, #16
  4027dc:	2b07      	cmp	r3, #7
  4027de:	9127      	str	r1, [sp, #156]	; 0x9c
  4027e0:	9326      	str	r3, [sp, #152]	; 0x98
  4027e2:	e882 0840 	stmia.w	r2, {r6, fp}
  4027e6:	ddf2      	ble.n	4027ce <_svfprintf_r+0x346>
  4027e8:	aa25      	add	r2, sp, #148	; 0x94
  4027ea:	4629      	mov	r1, r5
  4027ec:	4620      	mov	r0, r4
  4027ee:	f002 ffb5 	bl	40575c <__ssprint_r>
  4027f2:	2800      	cmp	r0, #0
  4027f4:	f47f af1a 	bne.w	40262c <_svfprintf_r+0x1a4>
  4027f8:	3f10      	subs	r7, #16
  4027fa:	2f10      	cmp	r7, #16
  4027fc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4027fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402800:	464a      	mov	r2, r9
  402802:	dce9      	bgt.n	4027d8 <_svfprintf_r+0x350>
  402804:	4635      	mov	r5, r6
  402806:	460c      	mov	r4, r1
  402808:	4646      	mov	r6, r8
  40280a:	4690      	mov	r8, r2
  40280c:	3301      	adds	r3, #1
  40280e:	443c      	add	r4, r7
  402810:	2b07      	cmp	r3, #7
  402812:	9427      	str	r4, [sp, #156]	; 0x9c
  402814:	9326      	str	r3, [sp, #152]	; 0x98
  402816:	e888 00a0 	stmia.w	r8, {r5, r7}
  40281a:	f300 837e 	bgt.w	402f1a <_svfprintf_r+0xa92>
  40281e:	f108 0808 	add.w	r8, r8, #8
  402822:	9b07      	ldr	r3, [sp, #28]
  402824:	05df      	lsls	r7, r3, #23
  402826:	f100 8267 	bmi.w	402cf8 <_svfprintf_r+0x870>
  40282a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40282c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40282e:	f8c8 6000 	str.w	r6, [r8]
  402832:	3301      	adds	r3, #1
  402834:	440c      	add	r4, r1
  402836:	2b07      	cmp	r3, #7
  402838:	9427      	str	r4, [sp, #156]	; 0x9c
  40283a:	f8c8 1004 	str.w	r1, [r8, #4]
  40283e:	9326      	str	r3, [sp, #152]	; 0x98
  402840:	f300 834a 	bgt.w	402ed8 <_svfprintf_r+0xa50>
  402844:	f108 0808 	add.w	r8, r8, #8
  402848:	9b07      	ldr	r3, [sp, #28]
  40284a:	075b      	lsls	r3, r3, #29
  40284c:	d53a      	bpl.n	4028c4 <_svfprintf_r+0x43c>
  40284e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402850:	9a08      	ldr	r2, [sp, #32]
  402852:	1a9d      	subs	r5, r3, r2
  402854:	2d00      	cmp	r5, #0
  402856:	dd35      	ble.n	4028c4 <_svfprintf_r+0x43c>
  402858:	2d10      	cmp	r5, #16
  40285a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40285c:	dd20      	ble.n	4028a0 <_svfprintf_r+0x418>
  40285e:	2610      	movs	r6, #16
  402860:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402862:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402866:	e004      	b.n	402872 <_svfprintf_r+0x3ea>
  402868:	3d10      	subs	r5, #16
  40286a:	2d10      	cmp	r5, #16
  40286c:	f108 0808 	add.w	r8, r8, #8
  402870:	dd16      	ble.n	4028a0 <_svfprintf_r+0x418>
  402872:	3301      	adds	r3, #1
  402874:	4a5e      	ldr	r2, [pc, #376]	; (4029f0 <_svfprintf_r+0x568>)
  402876:	9326      	str	r3, [sp, #152]	; 0x98
  402878:	3410      	adds	r4, #16
  40287a:	2b07      	cmp	r3, #7
  40287c:	9427      	str	r4, [sp, #156]	; 0x9c
  40287e:	e888 0044 	stmia.w	r8, {r2, r6}
  402882:	ddf1      	ble.n	402868 <_svfprintf_r+0x3e0>
  402884:	aa25      	add	r2, sp, #148	; 0x94
  402886:	4659      	mov	r1, fp
  402888:	4638      	mov	r0, r7
  40288a:	f002 ff67 	bl	40575c <__ssprint_r>
  40288e:	2800      	cmp	r0, #0
  402890:	f47f aecc 	bne.w	40262c <_svfprintf_r+0x1a4>
  402894:	3d10      	subs	r5, #16
  402896:	2d10      	cmp	r5, #16
  402898:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40289a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40289c:	46c8      	mov	r8, r9
  40289e:	dce8      	bgt.n	402872 <_svfprintf_r+0x3ea>
  4028a0:	3301      	adds	r3, #1
  4028a2:	4a53      	ldr	r2, [pc, #332]	; (4029f0 <_svfprintf_r+0x568>)
  4028a4:	9326      	str	r3, [sp, #152]	; 0x98
  4028a6:	442c      	add	r4, r5
  4028a8:	2b07      	cmp	r3, #7
  4028aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4028ac:	e888 0024 	stmia.w	r8, {r2, r5}
  4028b0:	dd08      	ble.n	4028c4 <_svfprintf_r+0x43c>
  4028b2:	aa25      	add	r2, sp, #148	; 0x94
  4028b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028b8:	f002 ff50 	bl	40575c <__ssprint_r>
  4028bc:	2800      	cmp	r0, #0
  4028be:	f47f aeb5 	bne.w	40262c <_svfprintf_r+0x1a4>
  4028c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4028c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4028c8:	9908      	ldr	r1, [sp, #32]
  4028ca:	428a      	cmp	r2, r1
  4028cc:	bfac      	ite	ge
  4028ce:	189b      	addge	r3, r3, r2
  4028d0:	185b      	addlt	r3, r3, r1
  4028d2:	9309      	str	r3, [sp, #36]	; 0x24
  4028d4:	2c00      	cmp	r4, #0
  4028d6:	f040 830a 	bne.w	402eee <_svfprintf_r+0xa66>
  4028da:	2300      	movs	r3, #0
  4028dc:	9326      	str	r3, [sp, #152]	; 0x98
  4028de:	46c8      	mov	r8, r9
  4028e0:	e5f9      	b.n	4024d6 <_svfprintf_r+0x4e>
  4028e2:	9311      	str	r3, [sp, #68]	; 0x44
  4028e4:	f01b 0320 	ands.w	r3, fp, #32
  4028e8:	f040 81e2 	bne.w	402cb0 <_svfprintf_r+0x828>
  4028ec:	f01b 0210 	ands.w	r2, fp, #16
  4028f0:	f040 842c 	bne.w	40314c <_svfprintf_r+0xcc4>
  4028f4:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4028f8:	f000 8428 	beq.w	40314c <_svfprintf_r+0xcc4>
  4028fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4028fe:	4613      	mov	r3, r2
  402900:	460a      	mov	r2, r1
  402902:	3204      	adds	r2, #4
  402904:	880c      	ldrh	r4, [r1, #0]
  402906:	920f      	str	r2, [sp, #60]	; 0x3c
  402908:	2500      	movs	r5, #0
  40290a:	e6b0      	b.n	40266e <_svfprintf_r+0x1e6>
  40290c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40290e:	9311      	str	r3, [sp, #68]	; 0x44
  402910:	6816      	ldr	r6, [r2, #0]
  402912:	2400      	movs	r4, #0
  402914:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402918:	1d15      	adds	r5, r2, #4
  40291a:	2e00      	cmp	r6, #0
  40291c:	f000 86a5 	beq.w	40366a <_svfprintf_r+0x11e2>
  402920:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402922:	1c53      	adds	r3, r2, #1
  402924:	f000 8607 	beq.w	403536 <_svfprintf_r+0x10ae>
  402928:	4621      	mov	r1, r4
  40292a:	4630      	mov	r0, r6
  40292c:	f002 fa98 	bl	404e60 <memchr>
  402930:	2800      	cmp	r0, #0
  402932:	f000 86df 	beq.w	4036f4 <_svfprintf_r+0x126c>
  402936:	1b83      	subs	r3, r0, r6
  402938:	930e      	str	r3, [sp, #56]	; 0x38
  40293a:	940a      	str	r4, [sp, #40]	; 0x28
  40293c:	950f      	str	r5, [sp, #60]	; 0x3c
  40293e:	f8cd b01c 	str.w	fp, [sp, #28]
  402942:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402946:	9308      	str	r3, [sp, #32]
  402948:	9412      	str	r4, [sp, #72]	; 0x48
  40294a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40294e:	e6b3      	b.n	4026b8 <_svfprintf_r+0x230>
  402950:	f89a 3000 	ldrb.w	r3, [sl]
  402954:	2201      	movs	r2, #1
  402956:	212b      	movs	r1, #43	; 0x2b
  402958:	e5ee      	b.n	402538 <_svfprintf_r+0xb0>
  40295a:	f04b 0b20 	orr.w	fp, fp, #32
  40295e:	f89a 3000 	ldrb.w	r3, [sl]
  402962:	e5e9      	b.n	402538 <_svfprintf_r+0xb0>
  402964:	9311      	str	r3, [sp, #68]	; 0x44
  402966:	2a00      	cmp	r2, #0
  402968:	f040 878d 	bne.w	403886 <_svfprintf_r+0x13fe>
  40296c:	4b22      	ldr	r3, [pc, #136]	; (4029f8 <_svfprintf_r+0x570>)
  40296e:	9318      	str	r3, [sp, #96]	; 0x60
  402970:	f01b 0f20 	tst.w	fp, #32
  402974:	f040 8111 	bne.w	402b9a <_svfprintf_r+0x712>
  402978:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40297a:	f01b 0f10 	tst.w	fp, #16
  40297e:	4613      	mov	r3, r2
  402980:	f040 83df 	bne.w	403142 <_svfprintf_r+0xcba>
  402984:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402988:	f000 83db 	beq.w	403142 <_svfprintf_r+0xcba>
  40298c:	3304      	adds	r3, #4
  40298e:	8814      	ldrh	r4, [r2, #0]
  402990:	930f      	str	r3, [sp, #60]	; 0x3c
  402992:	2500      	movs	r5, #0
  402994:	f01b 0f01 	tst.w	fp, #1
  402998:	f000 810c 	beq.w	402bb4 <_svfprintf_r+0x72c>
  40299c:	ea54 0305 	orrs.w	r3, r4, r5
  4029a0:	f000 8108 	beq.w	402bb4 <_svfprintf_r+0x72c>
  4029a4:	2330      	movs	r3, #48	; 0x30
  4029a6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4029aa:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4029ae:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4029b2:	f04b 0b02 	orr.w	fp, fp, #2
  4029b6:	2302      	movs	r3, #2
  4029b8:	e659      	b.n	40266e <_svfprintf_r+0x1e6>
  4029ba:	f89a 3000 	ldrb.w	r3, [sl]
  4029be:	2900      	cmp	r1, #0
  4029c0:	f47f adba 	bne.w	402538 <_svfprintf_r+0xb0>
  4029c4:	2201      	movs	r2, #1
  4029c6:	2120      	movs	r1, #32
  4029c8:	e5b6      	b.n	402538 <_svfprintf_r+0xb0>
  4029ca:	f04b 0b01 	orr.w	fp, fp, #1
  4029ce:	f89a 3000 	ldrb.w	r3, [sl]
  4029d2:	e5b1      	b.n	402538 <_svfprintf_r+0xb0>
  4029d4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4029d6:	6823      	ldr	r3, [r4, #0]
  4029d8:	930d      	str	r3, [sp, #52]	; 0x34
  4029da:	4618      	mov	r0, r3
  4029dc:	2800      	cmp	r0, #0
  4029de:	4623      	mov	r3, r4
  4029e0:	f103 0304 	add.w	r3, r3, #4
  4029e4:	f6ff ae0a 	blt.w	4025fc <_svfprintf_r+0x174>
  4029e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4029ea:	f89a 3000 	ldrb.w	r3, [sl]
  4029ee:	e5a3      	b.n	402538 <_svfprintf_r+0xb0>
  4029f0:	00406d64 	.word	0x00406d64
  4029f4:	00406d74 	.word	0x00406d74
  4029f8:	00406d44 	.word	0x00406d44
  4029fc:	f04b 0b10 	orr.w	fp, fp, #16
  402a00:	f01b 0f20 	tst.w	fp, #32
  402a04:	9311      	str	r3, [sp, #68]	; 0x44
  402a06:	f43f ae23 	beq.w	402650 <_svfprintf_r+0x1c8>
  402a0a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402a0c:	3507      	adds	r5, #7
  402a0e:	f025 0307 	bic.w	r3, r5, #7
  402a12:	f103 0208 	add.w	r2, r3, #8
  402a16:	e9d3 4500 	ldrd	r4, r5, [r3]
  402a1a:	920f      	str	r2, [sp, #60]	; 0x3c
  402a1c:	2301      	movs	r3, #1
  402a1e:	e626      	b.n	40266e <_svfprintf_r+0x1e6>
  402a20:	f89a 3000 	ldrb.w	r3, [sl]
  402a24:	2b2a      	cmp	r3, #42	; 0x2a
  402a26:	f10a 0401 	add.w	r4, sl, #1
  402a2a:	f000 871f 	beq.w	40386c <_svfprintf_r+0x13e4>
  402a2e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402a32:	2809      	cmp	r0, #9
  402a34:	46a2      	mov	sl, r4
  402a36:	f200 86ab 	bhi.w	403790 <_svfprintf_r+0x1308>
  402a3a:	2300      	movs	r3, #0
  402a3c:	461c      	mov	r4, r3
  402a3e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402a42:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402a46:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402a4a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402a4e:	2809      	cmp	r0, #9
  402a50:	d9f5      	bls.n	402a3e <_svfprintf_r+0x5b6>
  402a52:	940a      	str	r4, [sp, #40]	; 0x28
  402a54:	e572      	b.n	40253c <_svfprintf_r+0xb4>
  402a56:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402a5a:	f89a 3000 	ldrb.w	r3, [sl]
  402a5e:	e56b      	b.n	402538 <_svfprintf_r+0xb0>
  402a60:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402a64:	f89a 3000 	ldrb.w	r3, [sl]
  402a68:	e566      	b.n	402538 <_svfprintf_r+0xb0>
  402a6a:	f89a 3000 	ldrb.w	r3, [sl]
  402a6e:	2b6c      	cmp	r3, #108	; 0x6c
  402a70:	bf03      	ittte	eq
  402a72:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402a76:	f04b 0b20 	orreq.w	fp, fp, #32
  402a7a:	f10a 0a01 	addeq.w	sl, sl, #1
  402a7e:	f04b 0b10 	orrne.w	fp, fp, #16
  402a82:	e559      	b.n	402538 <_svfprintf_r+0xb0>
  402a84:	2a00      	cmp	r2, #0
  402a86:	f040 8709 	bne.w	40389c <_svfprintf_r+0x1414>
  402a8a:	f01b 0f20 	tst.w	fp, #32
  402a8e:	f040 84f7 	bne.w	403480 <_svfprintf_r+0xff8>
  402a92:	f01b 0f10 	tst.w	fp, #16
  402a96:	f040 84aa 	bne.w	4033ee <_svfprintf_r+0xf66>
  402a9a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a9e:	f000 84a6 	beq.w	4033ee <_svfprintf_r+0xf66>
  402aa2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402aa4:	6813      	ldr	r3, [r2, #0]
  402aa6:	3204      	adds	r2, #4
  402aa8:	920f      	str	r2, [sp, #60]	; 0x3c
  402aaa:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402aae:	801a      	strh	r2, [r3, #0]
  402ab0:	e511      	b.n	4024d6 <_svfprintf_r+0x4e>
  402ab2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402ab4:	4bb2      	ldr	r3, [pc, #712]	; (402d80 <_svfprintf_r+0x8f8>)
  402ab6:	680c      	ldr	r4, [r1, #0]
  402ab8:	9318      	str	r3, [sp, #96]	; 0x60
  402aba:	2230      	movs	r2, #48	; 0x30
  402abc:	2378      	movs	r3, #120	; 0x78
  402abe:	3104      	adds	r1, #4
  402ac0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402ac4:	9311      	str	r3, [sp, #68]	; 0x44
  402ac6:	f04b 0b02 	orr.w	fp, fp, #2
  402aca:	910f      	str	r1, [sp, #60]	; 0x3c
  402acc:	2500      	movs	r5, #0
  402ace:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402ad2:	2302      	movs	r3, #2
  402ad4:	e5cb      	b.n	40266e <_svfprintf_r+0x1e6>
  402ad6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402ad8:	9311      	str	r3, [sp, #68]	; 0x44
  402ada:	680a      	ldr	r2, [r1, #0]
  402adc:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402ae0:	2300      	movs	r3, #0
  402ae2:	460a      	mov	r2, r1
  402ae4:	461f      	mov	r7, r3
  402ae6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402aea:	3204      	adds	r2, #4
  402aec:	2301      	movs	r3, #1
  402aee:	9308      	str	r3, [sp, #32]
  402af0:	f8cd b01c 	str.w	fp, [sp, #28]
  402af4:	970a      	str	r7, [sp, #40]	; 0x28
  402af6:	9712      	str	r7, [sp, #72]	; 0x48
  402af8:	920f      	str	r2, [sp, #60]	; 0x3c
  402afa:	930e      	str	r3, [sp, #56]	; 0x38
  402afc:	ae28      	add	r6, sp, #160	; 0xa0
  402afe:	e5df      	b.n	4026c0 <_svfprintf_r+0x238>
  402b00:	9311      	str	r3, [sp, #68]	; 0x44
  402b02:	2a00      	cmp	r2, #0
  402b04:	f040 86e2 	bne.w	4038cc <_svfprintf_r+0x1444>
  402b08:	f01b 0f20 	tst.w	fp, #32
  402b0c:	d15d      	bne.n	402bca <_svfprintf_r+0x742>
  402b0e:	f01b 0f10 	tst.w	fp, #16
  402b12:	f040 8306 	bne.w	403122 <_svfprintf_r+0xc9a>
  402b16:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402b1a:	f000 8302 	beq.w	403122 <_svfprintf_r+0xc9a>
  402b1e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402b20:	f9b1 4000 	ldrsh.w	r4, [r1]
  402b24:	3104      	adds	r1, #4
  402b26:	17e5      	asrs	r5, r4, #31
  402b28:	4622      	mov	r2, r4
  402b2a:	462b      	mov	r3, r5
  402b2c:	910f      	str	r1, [sp, #60]	; 0x3c
  402b2e:	2a00      	cmp	r2, #0
  402b30:	f173 0300 	sbcs.w	r3, r3, #0
  402b34:	db58      	blt.n	402be8 <_svfprintf_r+0x760>
  402b36:	990a      	ldr	r1, [sp, #40]	; 0x28
  402b38:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b3c:	1c4a      	adds	r2, r1, #1
  402b3e:	f04f 0301 	mov.w	r3, #1
  402b42:	f47f ad9b 	bne.w	40267c <_svfprintf_r+0x1f4>
  402b46:	ea54 0205 	orrs.w	r2, r4, r5
  402b4a:	f000 81dc 	beq.w	402f06 <_svfprintf_r+0xa7e>
  402b4e:	f8cd b01c 	str.w	fp, [sp, #28]
  402b52:	2b01      	cmp	r3, #1
  402b54:	f000 8278 	beq.w	403048 <_svfprintf_r+0xbc0>
  402b58:	2b02      	cmp	r3, #2
  402b5a:	f040 8203 	bne.w	402f64 <_svfprintf_r+0xadc>
  402b5e:	9818      	ldr	r0, [sp, #96]	; 0x60
  402b60:	464e      	mov	r6, r9
  402b62:	0923      	lsrs	r3, r4, #4
  402b64:	f004 010f 	and.w	r1, r4, #15
  402b68:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402b6c:	092a      	lsrs	r2, r5, #4
  402b6e:	461c      	mov	r4, r3
  402b70:	4615      	mov	r5, r2
  402b72:	5c43      	ldrb	r3, [r0, r1]
  402b74:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402b78:	ea54 0305 	orrs.w	r3, r4, r5
  402b7c:	d1f1      	bne.n	402b62 <_svfprintf_r+0x6da>
  402b7e:	eba9 0306 	sub.w	r3, r9, r6
  402b82:	930e      	str	r3, [sp, #56]	; 0x38
  402b84:	e590      	b.n	4026a8 <_svfprintf_r+0x220>
  402b86:	9311      	str	r3, [sp, #68]	; 0x44
  402b88:	2a00      	cmp	r2, #0
  402b8a:	f040 869b 	bne.w	4038c4 <_svfprintf_r+0x143c>
  402b8e:	4b7d      	ldr	r3, [pc, #500]	; (402d84 <_svfprintf_r+0x8fc>)
  402b90:	9318      	str	r3, [sp, #96]	; 0x60
  402b92:	f01b 0f20 	tst.w	fp, #32
  402b96:	f43f aeef 	beq.w	402978 <_svfprintf_r+0x4f0>
  402b9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b9c:	3507      	adds	r5, #7
  402b9e:	f025 0307 	bic.w	r3, r5, #7
  402ba2:	f103 0208 	add.w	r2, r3, #8
  402ba6:	f01b 0f01 	tst.w	fp, #1
  402baa:	920f      	str	r2, [sp, #60]	; 0x3c
  402bac:	e9d3 4500 	ldrd	r4, r5, [r3]
  402bb0:	f47f aef4 	bne.w	40299c <_svfprintf_r+0x514>
  402bb4:	2302      	movs	r3, #2
  402bb6:	e55a      	b.n	40266e <_svfprintf_r+0x1e6>
  402bb8:	9311      	str	r3, [sp, #68]	; 0x44
  402bba:	2a00      	cmp	r2, #0
  402bbc:	f040 867e 	bne.w	4038bc <_svfprintf_r+0x1434>
  402bc0:	f04b 0b10 	orr.w	fp, fp, #16
  402bc4:	f01b 0f20 	tst.w	fp, #32
  402bc8:	d0a1      	beq.n	402b0e <_svfprintf_r+0x686>
  402bca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402bcc:	3507      	adds	r5, #7
  402bce:	f025 0507 	bic.w	r5, r5, #7
  402bd2:	e9d5 2300 	ldrd	r2, r3, [r5]
  402bd6:	2a00      	cmp	r2, #0
  402bd8:	f105 0108 	add.w	r1, r5, #8
  402bdc:	461d      	mov	r5, r3
  402bde:	f173 0300 	sbcs.w	r3, r3, #0
  402be2:	910f      	str	r1, [sp, #60]	; 0x3c
  402be4:	4614      	mov	r4, r2
  402be6:	daa6      	bge.n	402b36 <_svfprintf_r+0x6ae>
  402be8:	272d      	movs	r7, #45	; 0x2d
  402bea:	4264      	negs	r4, r4
  402bec:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402bf0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402bf4:	2301      	movs	r3, #1
  402bf6:	e53d      	b.n	402674 <_svfprintf_r+0x1ec>
  402bf8:	9311      	str	r3, [sp, #68]	; 0x44
  402bfa:	2a00      	cmp	r2, #0
  402bfc:	f040 865a 	bne.w	4038b4 <_svfprintf_r+0x142c>
  402c00:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c02:	3507      	adds	r5, #7
  402c04:	f025 0307 	bic.w	r3, r5, #7
  402c08:	f103 0208 	add.w	r2, r3, #8
  402c0c:	920f      	str	r2, [sp, #60]	; 0x3c
  402c0e:	681a      	ldr	r2, [r3, #0]
  402c10:	9214      	str	r2, [sp, #80]	; 0x50
  402c12:	685b      	ldr	r3, [r3, #4]
  402c14:	9315      	str	r3, [sp, #84]	; 0x54
  402c16:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402c18:	9d14      	ldr	r5, [sp, #80]	; 0x50
  402c1a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402c1e:	4628      	mov	r0, r5
  402c20:	4621      	mov	r1, r4
  402c22:	f04f 32ff 	mov.w	r2, #4294967295
  402c26:	4b58      	ldr	r3, [pc, #352]	; (402d88 <_svfprintf_r+0x900>)
  402c28:	f003 fe38 	bl	40689c <__aeabi_dcmpun>
  402c2c:	2800      	cmp	r0, #0
  402c2e:	f040 8348 	bne.w	4032c2 <_svfprintf_r+0xe3a>
  402c32:	4628      	mov	r0, r5
  402c34:	4621      	mov	r1, r4
  402c36:	f04f 32ff 	mov.w	r2, #4294967295
  402c3a:	4b53      	ldr	r3, [pc, #332]	; (402d88 <_svfprintf_r+0x900>)
  402c3c:	f003 fe10 	bl	406860 <__aeabi_dcmple>
  402c40:	2800      	cmp	r0, #0
  402c42:	f040 833e 	bne.w	4032c2 <_svfprintf_r+0xe3a>
  402c46:	a814      	add	r0, sp, #80	; 0x50
  402c48:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402c4a:	f003 fdff 	bl	40684c <__aeabi_dcmplt>
  402c4e:	2800      	cmp	r0, #0
  402c50:	f040 852f 	bne.w	4036b2 <_svfprintf_r+0x122a>
  402c54:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402c58:	4e4c      	ldr	r6, [pc, #304]	; (402d8c <_svfprintf_r+0x904>)
  402c5a:	4b4d      	ldr	r3, [pc, #308]	; (402d90 <_svfprintf_r+0x908>)
  402c5c:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402c60:	9007      	str	r0, [sp, #28]
  402c62:	9811      	ldr	r0, [sp, #68]	; 0x44
  402c64:	2203      	movs	r2, #3
  402c66:	2100      	movs	r1, #0
  402c68:	9208      	str	r2, [sp, #32]
  402c6a:	910a      	str	r1, [sp, #40]	; 0x28
  402c6c:	2847      	cmp	r0, #71	; 0x47
  402c6e:	bfd8      	it	le
  402c70:	461e      	movle	r6, r3
  402c72:	920e      	str	r2, [sp, #56]	; 0x38
  402c74:	9112      	str	r1, [sp, #72]	; 0x48
  402c76:	e51f      	b.n	4026b8 <_svfprintf_r+0x230>
  402c78:	f04b 0b08 	orr.w	fp, fp, #8
  402c7c:	f89a 3000 	ldrb.w	r3, [sl]
  402c80:	e45a      	b.n	402538 <_svfprintf_r+0xb0>
  402c82:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402c86:	2300      	movs	r3, #0
  402c88:	461c      	mov	r4, r3
  402c8a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402c8e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402c92:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402c96:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402c9a:	2809      	cmp	r0, #9
  402c9c:	d9f5      	bls.n	402c8a <_svfprintf_r+0x802>
  402c9e:	940d      	str	r4, [sp, #52]	; 0x34
  402ca0:	e44c      	b.n	40253c <_svfprintf_r+0xb4>
  402ca2:	f04b 0b10 	orr.w	fp, fp, #16
  402ca6:	9311      	str	r3, [sp, #68]	; 0x44
  402ca8:	f01b 0320 	ands.w	r3, fp, #32
  402cac:	f43f ae1e 	beq.w	4028ec <_svfprintf_r+0x464>
  402cb0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402cb2:	3507      	adds	r5, #7
  402cb4:	f025 0307 	bic.w	r3, r5, #7
  402cb8:	f103 0208 	add.w	r2, r3, #8
  402cbc:	e9d3 4500 	ldrd	r4, r5, [r3]
  402cc0:	920f      	str	r2, [sp, #60]	; 0x3c
  402cc2:	2300      	movs	r3, #0
  402cc4:	e4d3      	b.n	40266e <_svfprintf_r+0x1e6>
  402cc6:	9311      	str	r3, [sp, #68]	; 0x44
  402cc8:	2a00      	cmp	r2, #0
  402cca:	f040 85e0 	bne.w	40388e <_svfprintf_r+0x1406>
  402cce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402cd0:	2a00      	cmp	r2, #0
  402cd2:	f43f aca4 	beq.w	40261e <_svfprintf_r+0x196>
  402cd6:	2300      	movs	r3, #0
  402cd8:	2101      	movs	r1, #1
  402cda:	461f      	mov	r7, r3
  402cdc:	9108      	str	r1, [sp, #32]
  402cde:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402ce2:	f8cd b01c 	str.w	fp, [sp, #28]
  402ce6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402cea:	930a      	str	r3, [sp, #40]	; 0x28
  402cec:	9312      	str	r3, [sp, #72]	; 0x48
  402cee:	910e      	str	r1, [sp, #56]	; 0x38
  402cf0:	ae28      	add	r6, sp, #160	; 0xa0
  402cf2:	e4e5      	b.n	4026c0 <_svfprintf_r+0x238>
  402cf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cf6:	e535      	b.n	402764 <_svfprintf_r+0x2dc>
  402cf8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cfa:	2b65      	cmp	r3, #101	; 0x65
  402cfc:	f340 80a6 	ble.w	402e4c <_svfprintf_r+0x9c4>
  402d00:	a814      	add	r0, sp, #80	; 0x50
  402d02:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402d04:	f003 fd98 	bl	406838 <__aeabi_dcmpeq>
  402d08:	2800      	cmp	r0, #0
  402d0a:	f000 814f 	beq.w	402fac <_svfprintf_r+0xb24>
  402d0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d10:	4a20      	ldr	r2, [pc, #128]	; (402d94 <_svfprintf_r+0x90c>)
  402d12:	f8c8 2000 	str.w	r2, [r8]
  402d16:	3301      	adds	r3, #1
  402d18:	3401      	adds	r4, #1
  402d1a:	2201      	movs	r2, #1
  402d1c:	2b07      	cmp	r3, #7
  402d1e:	9427      	str	r4, [sp, #156]	; 0x9c
  402d20:	9326      	str	r3, [sp, #152]	; 0x98
  402d22:	f8c8 2004 	str.w	r2, [r8, #4]
  402d26:	f300 836a 	bgt.w	4033fe <_svfprintf_r+0xf76>
  402d2a:	f108 0808 	add.w	r8, r8, #8
  402d2e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d34:	4293      	cmp	r3, r2
  402d36:	db03      	blt.n	402d40 <_svfprintf_r+0x8b8>
  402d38:	9b07      	ldr	r3, [sp, #28]
  402d3a:	07dd      	lsls	r5, r3, #31
  402d3c:	f57f ad84 	bpl.w	402848 <_svfprintf_r+0x3c0>
  402d40:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d42:	9919      	ldr	r1, [sp, #100]	; 0x64
  402d44:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402d46:	f8c8 2000 	str.w	r2, [r8]
  402d4a:	3301      	adds	r3, #1
  402d4c:	440c      	add	r4, r1
  402d4e:	2b07      	cmp	r3, #7
  402d50:	f8c8 1004 	str.w	r1, [r8, #4]
  402d54:	9427      	str	r4, [sp, #156]	; 0x9c
  402d56:	9326      	str	r3, [sp, #152]	; 0x98
  402d58:	f300 839e 	bgt.w	403498 <_svfprintf_r+0x1010>
  402d5c:	f108 0808 	add.w	r8, r8, #8
  402d60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d62:	1e5e      	subs	r6, r3, #1
  402d64:	2e00      	cmp	r6, #0
  402d66:	f77f ad6f 	ble.w	402848 <_svfprintf_r+0x3c0>
  402d6a:	2e10      	cmp	r6, #16
  402d6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d6e:	4d0a      	ldr	r5, [pc, #40]	; (402d98 <_svfprintf_r+0x910>)
  402d70:	f340 81f5 	ble.w	40315e <_svfprintf_r+0xcd6>
  402d74:	4622      	mov	r2, r4
  402d76:	2710      	movs	r7, #16
  402d78:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402d7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402d7e:	e013      	b.n	402da8 <_svfprintf_r+0x920>
  402d80:	00406d44 	.word	0x00406d44
  402d84:	00406d30 	.word	0x00406d30
  402d88:	7fefffff 	.word	0x7fefffff
  402d8c:	00406d24 	.word	0x00406d24
  402d90:	00406d20 	.word	0x00406d20
  402d94:	00406d60 	.word	0x00406d60
  402d98:	00406d74 	.word	0x00406d74
  402d9c:	f108 0808 	add.w	r8, r8, #8
  402da0:	3e10      	subs	r6, #16
  402da2:	2e10      	cmp	r6, #16
  402da4:	f340 81da 	ble.w	40315c <_svfprintf_r+0xcd4>
  402da8:	3301      	adds	r3, #1
  402daa:	3210      	adds	r2, #16
  402dac:	2b07      	cmp	r3, #7
  402dae:	9227      	str	r2, [sp, #156]	; 0x9c
  402db0:	9326      	str	r3, [sp, #152]	; 0x98
  402db2:	e888 00a0 	stmia.w	r8, {r5, r7}
  402db6:	ddf1      	ble.n	402d9c <_svfprintf_r+0x914>
  402db8:	aa25      	add	r2, sp, #148	; 0x94
  402dba:	4621      	mov	r1, r4
  402dbc:	4658      	mov	r0, fp
  402dbe:	f002 fccd 	bl	40575c <__ssprint_r>
  402dc2:	2800      	cmp	r0, #0
  402dc4:	f47f ac32 	bne.w	40262c <_svfprintf_r+0x1a4>
  402dc8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402dca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dcc:	46c8      	mov	r8, r9
  402dce:	e7e7      	b.n	402da0 <_svfprintf_r+0x918>
  402dd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402dd2:	9a08      	ldr	r2, [sp, #32]
  402dd4:	1a9f      	subs	r7, r3, r2
  402dd6:	2f00      	cmp	r7, #0
  402dd8:	f77f ace7 	ble.w	4027aa <_svfprintf_r+0x322>
  402ddc:	2f10      	cmp	r7, #16
  402dde:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402de0:	4db6      	ldr	r5, [pc, #728]	; (4030bc <_svfprintf_r+0xc34>)
  402de2:	dd27      	ble.n	402e34 <_svfprintf_r+0x9ac>
  402de4:	4642      	mov	r2, r8
  402de6:	4621      	mov	r1, r4
  402de8:	46b0      	mov	r8, r6
  402dea:	f04f 0b10 	mov.w	fp, #16
  402dee:	462e      	mov	r6, r5
  402df0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402df2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402df4:	e004      	b.n	402e00 <_svfprintf_r+0x978>
  402df6:	3f10      	subs	r7, #16
  402df8:	2f10      	cmp	r7, #16
  402dfa:	f102 0208 	add.w	r2, r2, #8
  402dfe:	dd15      	ble.n	402e2c <_svfprintf_r+0x9a4>
  402e00:	3301      	adds	r3, #1
  402e02:	3110      	adds	r1, #16
  402e04:	2b07      	cmp	r3, #7
  402e06:	9127      	str	r1, [sp, #156]	; 0x9c
  402e08:	9326      	str	r3, [sp, #152]	; 0x98
  402e0a:	e882 0840 	stmia.w	r2, {r6, fp}
  402e0e:	ddf2      	ble.n	402df6 <_svfprintf_r+0x96e>
  402e10:	aa25      	add	r2, sp, #148	; 0x94
  402e12:	4629      	mov	r1, r5
  402e14:	4620      	mov	r0, r4
  402e16:	f002 fca1 	bl	40575c <__ssprint_r>
  402e1a:	2800      	cmp	r0, #0
  402e1c:	f47f ac06 	bne.w	40262c <_svfprintf_r+0x1a4>
  402e20:	3f10      	subs	r7, #16
  402e22:	2f10      	cmp	r7, #16
  402e24:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402e26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e28:	464a      	mov	r2, r9
  402e2a:	dce9      	bgt.n	402e00 <_svfprintf_r+0x978>
  402e2c:	4635      	mov	r5, r6
  402e2e:	460c      	mov	r4, r1
  402e30:	4646      	mov	r6, r8
  402e32:	4690      	mov	r8, r2
  402e34:	3301      	adds	r3, #1
  402e36:	443c      	add	r4, r7
  402e38:	2b07      	cmp	r3, #7
  402e3a:	9427      	str	r4, [sp, #156]	; 0x9c
  402e3c:	9326      	str	r3, [sp, #152]	; 0x98
  402e3e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e42:	f300 8232 	bgt.w	4032aa <_svfprintf_r+0xe22>
  402e46:	f108 0808 	add.w	r8, r8, #8
  402e4a:	e4ae      	b.n	4027aa <_svfprintf_r+0x322>
  402e4c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e4e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e50:	2b01      	cmp	r3, #1
  402e52:	f340 81fe 	ble.w	403252 <_svfprintf_r+0xdca>
  402e56:	3701      	adds	r7, #1
  402e58:	3401      	adds	r4, #1
  402e5a:	2301      	movs	r3, #1
  402e5c:	2f07      	cmp	r7, #7
  402e5e:	9427      	str	r4, [sp, #156]	; 0x9c
  402e60:	9726      	str	r7, [sp, #152]	; 0x98
  402e62:	f8c8 6000 	str.w	r6, [r8]
  402e66:	f8c8 3004 	str.w	r3, [r8, #4]
  402e6a:	f300 8203 	bgt.w	403274 <_svfprintf_r+0xdec>
  402e6e:	f108 0808 	add.w	r8, r8, #8
  402e72:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402e74:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402e76:	f8c8 3000 	str.w	r3, [r8]
  402e7a:	3701      	adds	r7, #1
  402e7c:	4414      	add	r4, r2
  402e7e:	2f07      	cmp	r7, #7
  402e80:	9427      	str	r4, [sp, #156]	; 0x9c
  402e82:	9726      	str	r7, [sp, #152]	; 0x98
  402e84:	f8c8 2004 	str.w	r2, [r8, #4]
  402e88:	f300 8200 	bgt.w	40328c <_svfprintf_r+0xe04>
  402e8c:	f108 0808 	add.w	r8, r8, #8
  402e90:	a814      	add	r0, sp, #80	; 0x50
  402e92:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402e94:	f003 fcd0 	bl	406838 <__aeabi_dcmpeq>
  402e98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e9a:	2800      	cmp	r0, #0
  402e9c:	f040 8101 	bne.w	4030a2 <_svfprintf_r+0xc1a>
  402ea0:	3b01      	subs	r3, #1
  402ea2:	3701      	adds	r7, #1
  402ea4:	3601      	adds	r6, #1
  402ea6:	441c      	add	r4, r3
  402ea8:	2f07      	cmp	r7, #7
  402eaa:	9726      	str	r7, [sp, #152]	; 0x98
  402eac:	9427      	str	r4, [sp, #156]	; 0x9c
  402eae:	f8c8 6000 	str.w	r6, [r8]
  402eb2:	f8c8 3004 	str.w	r3, [r8, #4]
  402eb6:	f300 8128 	bgt.w	40310a <_svfprintf_r+0xc82>
  402eba:	f108 0808 	add.w	r8, r8, #8
  402ebe:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402ec0:	f8c8 2004 	str.w	r2, [r8, #4]
  402ec4:	3701      	adds	r7, #1
  402ec6:	4414      	add	r4, r2
  402ec8:	ab21      	add	r3, sp, #132	; 0x84
  402eca:	2f07      	cmp	r7, #7
  402ecc:	9427      	str	r4, [sp, #156]	; 0x9c
  402ece:	9726      	str	r7, [sp, #152]	; 0x98
  402ed0:	f8c8 3000 	str.w	r3, [r8]
  402ed4:	f77f acb6 	ble.w	402844 <_svfprintf_r+0x3bc>
  402ed8:	aa25      	add	r2, sp, #148	; 0x94
  402eda:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402edc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ede:	f002 fc3d 	bl	40575c <__ssprint_r>
  402ee2:	2800      	cmp	r0, #0
  402ee4:	f47f aba2 	bne.w	40262c <_svfprintf_r+0x1a4>
  402ee8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402eea:	46c8      	mov	r8, r9
  402eec:	e4ac      	b.n	402848 <_svfprintf_r+0x3c0>
  402eee:	aa25      	add	r2, sp, #148	; 0x94
  402ef0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ef2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ef4:	f002 fc32 	bl	40575c <__ssprint_r>
  402ef8:	2800      	cmp	r0, #0
  402efa:	f43f acee 	beq.w	4028da <_svfprintf_r+0x452>
  402efe:	f7ff bb95 	b.w	40262c <_svfprintf_r+0x1a4>
  402f02:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402f06:	2b01      	cmp	r3, #1
  402f08:	f000 8135 	beq.w	403176 <_svfprintf_r+0xcee>
  402f0c:	2b02      	cmp	r3, #2
  402f0e:	d125      	bne.n	402f5c <_svfprintf_r+0xad4>
  402f10:	f8cd b01c 	str.w	fp, [sp, #28]
  402f14:	2400      	movs	r4, #0
  402f16:	2500      	movs	r5, #0
  402f18:	e621      	b.n	402b5e <_svfprintf_r+0x6d6>
  402f1a:	aa25      	add	r2, sp, #148	; 0x94
  402f1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f1e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f20:	f002 fc1c 	bl	40575c <__ssprint_r>
  402f24:	2800      	cmp	r0, #0
  402f26:	f47f ab81 	bne.w	40262c <_svfprintf_r+0x1a4>
  402f2a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f2c:	46c8      	mov	r8, r9
  402f2e:	e478      	b.n	402822 <_svfprintf_r+0x39a>
  402f30:	aa25      	add	r2, sp, #148	; 0x94
  402f32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f34:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f36:	f002 fc11 	bl	40575c <__ssprint_r>
  402f3a:	2800      	cmp	r0, #0
  402f3c:	f47f ab76 	bne.w	40262c <_svfprintf_r+0x1a4>
  402f40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f42:	46c8      	mov	r8, r9
  402f44:	e41e      	b.n	402784 <_svfprintf_r+0x2fc>
  402f46:	aa25      	add	r2, sp, #148	; 0x94
  402f48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f4c:	f002 fc06 	bl	40575c <__ssprint_r>
  402f50:	2800      	cmp	r0, #0
  402f52:	f47f ab6b 	bne.w	40262c <_svfprintf_r+0x1a4>
  402f56:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f58:	46c8      	mov	r8, r9
  402f5a:	e423      	b.n	4027a4 <_svfprintf_r+0x31c>
  402f5c:	f8cd b01c 	str.w	fp, [sp, #28]
  402f60:	2400      	movs	r4, #0
  402f62:	2500      	movs	r5, #0
  402f64:	4649      	mov	r1, r9
  402f66:	e000      	b.n	402f6a <_svfprintf_r+0xae2>
  402f68:	4631      	mov	r1, r6
  402f6a:	08e2      	lsrs	r2, r4, #3
  402f6c:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402f70:	08e8      	lsrs	r0, r5, #3
  402f72:	f004 0307 	and.w	r3, r4, #7
  402f76:	4605      	mov	r5, r0
  402f78:	4614      	mov	r4, r2
  402f7a:	3330      	adds	r3, #48	; 0x30
  402f7c:	ea54 0205 	orrs.w	r2, r4, r5
  402f80:	f801 3c01 	strb.w	r3, [r1, #-1]
  402f84:	f101 36ff 	add.w	r6, r1, #4294967295
  402f88:	d1ee      	bne.n	402f68 <_svfprintf_r+0xae0>
  402f8a:	9a07      	ldr	r2, [sp, #28]
  402f8c:	07d2      	lsls	r2, r2, #31
  402f8e:	f57f adf6 	bpl.w	402b7e <_svfprintf_r+0x6f6>
  402f92:	2b30      	cmp	r3, #48	; 0x30
  402f94:	f43f adf3 	beq.w	402b7e <_svfprintf_r+0x6f6>
  402f98:	3902      	subs	r1, #2
  402f9a:	2330      	movs	r3, #48	; 0x30
  402f9c:	f806 3c01 	strb.w	r3, [r6, #-1]
  402fa0:	eba9 0301 	sub.w	r3, r9, r1
  402fa4:	930e      	str	r3, [sp, #56]	; 0x38
  402fa6:	460e      	mov	r6, r1
  402fa8:	f7ff bb7e 	b.w	4026a8 <_svfprintf_r+0x220>
  402fac:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402fae:	2900      	cmp	r1, #0
  402fb0:	f340 822f 	ble.w	403412 <_svfprintf_r+0xf8a>
  402fb4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402fb6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402fb8:	4293      	cmp	r3, r2
  402fba:	bfa8      	it	ge
  402fbc:	4613      	movge	r3, r2
  402fbe:	2b00      	cmp	r3, #0
  402fc0:	461f      	mov	r7, r3
  402fc2:	dd0d      	ble.n	402fe0 <_svfprintf_r+0xb58>
  402fc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fc6:	f8c8 6000 	str.w	r6, [r8]
  402fca:	3301      	adds	r3, #1
  402fcc:	443c      	add	r4, r7
  402fce:	2b07      	cmp	r3, #7
  402fd0:	9427      	str	r4, [sp, #156]	; 0x9c
  402fd2:	f8c8 7004 	str.w	r7, [r8, #4]
  402fd6:	9326      	str	r3, [sp, #152]	; 0x98
  402fd8:	f300 8320 	bgt.w	40361c <_svfprintf_r+0x1194>
  402fdc:	f108 0808 	add.w	r8, r8, #8
  402fe0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402fe2:	2f00      	cmp	r7, #0
  402fe4:	bfa8      	it	ge
  402fe6:	1bdb      	subge	r3, r3, r7
  402fe8:	2b00      	cmp	r3, #0
  402fea:	461f      	mov	r7, r3
  402fec:	f340 80d7 	ble.w	40319e <_svfprintf_r+0xd16>
  402ff0:	2f10      	cmp	r7, #16
  402ff2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ff4:	4d31      	ldr	r5, [pc, #196]	; (4030bc <_svfprintf_r+0xc34>)
  402ff6:	f340 81ee 	ble.w	4033d6 <_svfprintf_r+0xf4e>
  402ffa:	4642      	mov	r2, r8
  402ffc:	4621      	mov	r1, r4
  402ffe:	46b0      	mov	r8, r6
  403000:	f04f 0b10 	mov.w	fp, #16
  403004:	462e      	mov	r6, r5
  403006:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403008:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40300a:	e004      	b.n	403016 <_svfprintf_r+0xb8e>
  40300c:	3208      	adds	r2, #8
  40300e:	3f10      	subs	r7, #16
  403010:	2f10      	cmp	r7, #16
  403012:	f340 81dc 	ble.w	4033ce <_svfprintf_r+0xf46>
  403016:	3301      	adds	r3, #1
  403018:	3110      	adds	r1, #16
  40301a:	2b07      	cmp	r3, #7
  40301c:	9127      	str	r1, [sp, #156]	; 0x9c
  40301e:	9326      	str	r3, [sp, #152]	; 0x98
  403020:	e882 0840 	stmia.w	r2, {r6, fp}
  403024:	ddf2      	ble.n	40300c <_svfprintf_r+0xb84>
  403026:	aa25      	add	r2, sp, #148	; 0x94
  403028:	4629      	mov	r1, r5
  40302a:	4620      	mov	r0, r4
  40302c:	f002 fb96 	bl	40575c <__ssprint_r>
  403030:	2800      	cmp	r0, #0
  403032:	f47f aafb 	bne.w	40262c <_svfprintf_r+0x1a4>
  403036:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403038:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40303a:	464a      	mov	r2, r9
  40303c:	e7e7      	b.n	40300e <_svfprintf_r+0xb86>
  40303e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403040:	930e      	str	r3, [sp, #56]	; 0x38
  403042:	464e      	mov	r6, r9
  403044:	f7ff bb30 	b.w	4026a8 <_svfprintf_r+0x220>
  403048:	2d00      	cmp	r5, #0
  40304a:	bf08      	it	eq
  40304c:	2c0a      	cmpeq	r4, #10
  40304e:	f0c0 8090 	bcc.w	403172 <_svfprintf_r+0xcea>
  403052:	464e      	mov	r6, r9
  403054:	4620      	mov	r0, r4
  403056:	4629      	mov	r1, r5
  403058:	220a      	movs	r2, #10
  40305a:	2300      	movs	r3, #0
  40305c:	f003 fc5c 	bl	406918 <__aeabi_uldivmod>
  403060:	3230      	adds	r2, #48	; 0x30
  403062:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403066:	4620      	mov	r0, r4
  403068:	4629      	mov	r1, r5
  40306a:	2300      	movs	r3, #0
  40306c:	220a      	movs	r2, #10
  40306e:	f003 fc53 	bl	406918 <__aeabi_uldivmod>
  403072:	4604      	mov	r4, r0
  403074:	460d      	mov	r5, r1
  403076:	ea54 0305 	orrs.w	r3, r4, r5
  40307a:	d1eb      	bne.n	403054 <_svfprintf_r+0xbcc>
  40307c:	eba9 0306 	sub.w	r3, r9, r6
  403080:	930e      	str	r3, [sp, #56]	; 0x38
  403082:	f7ff bb11 	b.w	4026a8 <_svfprintf_r+0x220>
  403086:	aa25      	add	r2, sp, #148	; 0x94
  403088:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40308a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40308c:	f002 fb66 	bl	40575c <__ssprint_r>
  403090:	2800      	cmp	r0, #0
  403092:	f47f aacb 	bne.w	40262c <_svfprintf_r+0x1a4>
  403096:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40309a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40309c:	46c8      	mov	r8, r9
  40309e:	f7ff bb61 	b.w	402764 <_svfprintf_r+0x2dc>
  4030a2:	1e5e      	subs	r6, r3, #1
  4030a4:	2e00      	cmp	r6, #0
  4030a6:	f77f af0a 	ble.w	402ebe <_svfprintf_r+0xa36>
  4030aa:	2e10      	cmp	r6, #16
  4030ac:	4d03      	ldr	r5, [pc, #12]	; (4030bc <_svfprintf_r+0xc34>)
  4030ae:	dd23      	ble.n	4030f8 <_svfprintf_r+0xc70>
  4030b0:	4622      	mov	r2, r4
  4030b2:	f04f 0b10 	mov.w	fp, #16
  4030b6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4030b8:	e007      	b.n	4030ca <_svfprintf_r+0xc42>
  4030ba:	bf00      	nop
  4030bc:	00406d74 	.word	0x00406d74
  4030c0:	3e10      	subs	r6, #16
  4030c2:	2e10      	cmp	r6, #16
  4030c4:	f108 0808 	add.w	r8, r8, #8
  4030c8:	dd15      	ble.n	4030f6 <_svfprintf_r+0xc6e>
  4030ca:	3701      	adds	r7, #1
  4030cc:	3210      	adds	r2, #16
  4030ce:	2f07      	cmp	r7, #7
  4030d0:	9227      	str	r2, [sp, #156]	; 0x9c
  4030d2:	9726      	str	r7, [sp, #152]	; 0x98
  4030d4:	e888 0820 	stmia.w	r8, {r5, fp}
  4030d8:	ddf2      	ble.n	4030c0 <_svfprintf_r+0xc38>
  4030da:	aa25      	add	r2, sp, #148	; 0x94
  4030dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030de:	4620      	mov	r0, r4
  4030e0:	f002 fb3c 	bl	40575c <__ssprint_r>
  4030e4:	2800      	cmp	r0, #0
  4030e6:	f47f aaa1 	bne.w	40262c <_svfprintf_r+0x1a4>
  4030ea:	3e10      	subs	r6, #16
  4030ec:	2e10      	cmp	r6, #16
  4030ee:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030f0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030f2:	46c8      	mov	r8, r9
  4030f4:	dce9      	bgt.n	4030ca <_svfprintf_r+0xc42>
  4030f6:	4614      	mov	r4, r2
  4030f8:	3701      	adds	r7, #1
  4030fa:	4434      	add	r4, r6
  4030fc:	2f07      	cmp	r7, #7
  4030fe:	9427      	str	r4, [sp, #156]	; 0x9c
  403100:	9726      	str	r7, [sp, #152]	; 0x98
  403102:	e888 0060 	stmia.w	r8, {r5, r6}
  403106:	f77f aed8 	ble.w	402eba <_svfprintf_r+0xa32>
  40310a:	aa25      	add	r2, sp, #148	; 0x94
  40310c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40310e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403110:	f002 fb24 	bl	40575c <__ssprint_r>
  403114:	2800      	cmp	r0, #0
  403116:	f47f aa89 	bne.w	40262c <_svfprintf_r+0x1a4>
  40311a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40311c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40311e:	46c8      	mov	r8, r9
  403120:	e6cd      	b.n	402ebe <_svfprintf_r+0xa36>
  403122:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403124:	6814      	ldr	r4, [r2, #0]
  403126:	4613      	mov	r3, r2
  403128:	3304      	adds	r3, #4
  40312a:	17e5      	asrs	r5, r4, #31
  40312c:	930f      	str	r3, [sp, #60]	; 0x3c
  40312e:	4622      	mov	r2, r4
  403130:	462b      	mov	r3, r5
  403132:	e4fc      	b.n	402b2e <_svfprintf_r+0x6a6>
  403134:	3204      	adds	r2, #4
  403136:	681c      	ldr	r4, [r3, #0]
  403138:	920f      	str	r2, [sp, #60]	; 0x3c
  40313a:	2301      	movs	r3, #1
  40313c:	2500      	movs	r5, #0
  40313e:	f7ff ba96 	b.w	40266e <_svfprintf_r+0x1e6>
  403142:	681c      	ldr	r4, [r3, #0]
  403144:	3304      	adds	r3, #4
  403146:	930f      	str	r3, [sp, #60]	; 0x3c
  403148:	2500      	movs	r5, #0
  40314a:	e423      	b.n	402994 <_svfprintf_r+0x50c>
  40314c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40314e:	460a      	mov	r2, r1
  403150:	3204      	adds	r2, #4
  403152:	680c      	ldr	r4, [r1, #0]
  403154:	920f      	str	r2, [sp, #60]	; 0x3c
  403156:	2500      	movs	r5, #0
  403158:	f7ff ba89 	b.w	40266e <_svfprintf_r+0x1e6>
  40315c:	4614      	mov	r4, r2
  40315e:	3301      	adds	r3, #1
  403160:	4434      	add	r4, r6
  403162:	2b07      	cmp	r3, #7
  403164:	9427      	str	r4, [sp, #156]	; 0x9c
  403166:	9326      	str	r3, [sp, #152]	; 0x98
  403168:	e888 0060 	stmia.w	r8, {r5, r6}
  40316c:	f77f ab6a 	ble.w	402844 <_svfprintf_r+0x3bc>
  403170:	e6b2      	b.n	402ed8 <_svfprintf_r+0xa50>
  403172:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403176:	f8cd b01c 	str.w	fp, [sp, #28]
  40317a:	ae42      	add	r6, sp, #264	; 0x108
  40317c:	3430      	adds	r4, #48	; 0x30
  40317e:	2301      	movs	r3, #1
  403180:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403184:	930e      	str	r3, [sp, #56]	; 0x38
  403186:	f7ff ba8f 	b.w	4026a8 <_svfprintf_r+0x220>
  40318a:	aa25      	add	r2, sp, #148	; 0x94
  40318c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40318e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403190:	f002 fae4 	bl	40575c <__ssprint_r>
  403194:	2800      	cmp	r0, #0
  403196:	f47f aa49 	bne.w	40262c <_svfprintf_r+0x1a4>
  40319a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40319c:	46c8      	mov	r8, r9
  40319e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4031a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4031a2:	429a      	cmp	r2, r3
  4031a4:	db44      	blt.n	403230 <_svfprintf_r+0xda8>
  4031a6:	9b07      	ldr	r3, [sp, #28]
  4031a8:	07d9      	lsls	r1, r3, #31
  4031aa:	d441      	bmi.n	403230 <_svfprintf_r+0xda8>
  4031ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4031ae:	9812      	ldr	r0, [sp, #72]	; 0x48
  4031b0:	1a9a      	subs	r2, r3, r2
  4031b2:	1a1d      	subs	r5, r3, r0
  4031b4:	4295      	cmp	r5, r2
  4031b6:	bfa8      	it	ge
  4031b8:	4615      	movge	r5, r2
  4031ba:	2d00      	cmp	r5, #0
  4031bc:	dd0e      	ble.n	4031dc <_svfprintf_r+0xd54>
  4031be:	9926      	ldr	r1, [sp, #152]	; 0x98
  4031c0:	f8c8 5004 	str.w	r5, [r8, #4]
  4031c4:	3101      	adds	r1, #1
  4031c6:	4406      	add	r6, r0
  4031c8:	442c      	add	r4, r5
  4031ca:	2907      	cmp	r1, #7
  4031cc:	f8c8 6000 	str.w	r6, [r8]
  4031d0:	9427      	str	r4, [sp, #156]	; 0x9c
  4031d2:	9126      	str	r1, [sp, #152]	; 0x98
  4031d4:	f300 823b 	bgt.w	40364e <_svfprintf_r+0x11c6>
  4031d8:	f108 0808 	add.w	r8, r8, #8
  4031dc:	2d00      	cmp	r5, #0
  4031de:	bfac      	ite	ge
  4031e0:	1b56      	subge	r6, r2, r5
  4031e2:	4616      	movlt	r6, r2
  4031e4:	2e00      	cmp	r6, #0
  4031e6:	f77f ab2f 	ble.w	402848 <_svfprintf_r+0x3c0>
  4031ea:	2e10      	cmp	r6, #16
  4031ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031ee:	4db0      	ldr	r5, [pc, #704]	; (4034b0 <_svfprintf_r+0x1028>)
  4031f0:	ddb5      	ble.n	40315e <_svfprintf_r+0xcd6>
  4031f2:	4622      	mov	r2, r4
  4031f4:	2710      	movs	r7, #16
  4031f6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4031fa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4031fc:	e004      	b.n	403208 <_svfprintf_r+0xd80>
  4031fe:	f108 0808 	add.w	r8, r8, #8
  403202:	3e10      	subs	r6, #16
  403204:	2e10      	cmp	r6, #16
  403206:	dda9      	ble.n	40315c <_svfprintf_r+0xcd4>
  403208:	3301      	adds	r3, #1
  40320a:	3210      	adds	r2, #16
  40320c:	2b07      	cmp	r3, #7
  40320e:	9227      	str	r2, [sp, #156]	; 0x9c
  403210:	9326      	str	r3, [sp, #152]	; 0x98
  403212:	e888 00a0 	stmia.w	r8, {r5, r7}
  403216:	ddf2      	ble.n	4031fe <_svfprintf_r+0xd76>
  403218:	aa25      	add	r2, sp, #148	; 0x94
  40321a:	4621      	mov	r1, r4
  40321c:	4658      	mov	r0, fp
  40321e:	f002 fa9d 	bl	40575c <__ssprint_r>
  403222:	2800      	cmp	r0, #0
  403224:	f47f aa02 	bne.w	40262c <_svfprintf_r+0x1a4>
  403228:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40322a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40322c:	46c8      	mov	r8, r9
  40322e:	e7e8      	b.n	403202 <_svfprintf_r+0xd7a>
  403230:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403232:	9819      	ldr	r0, [sp, #100]	; 0x64
  403234:	991a      	ldr	r1, [sp, #104]	; 0x68
  403236:	f8c8 1000 	str.w	r1, [r8]
  40323a:	3301      	adds	r3, #1
  40323c:	4404      	add	r4, r0
  40323e:	2b07      	cmp	r3, #7
  403240:	9427      	str	r4, [sp, #156]	; 0x9c
  403242:	f8c8 0004 	str.w	r0, [r8, #4]
  403246:	9326      	str	r3, [sp, #152]	; 0x98
  403248:	f300 81f5 	bgt.w	403636 <_svfprintf_r+0x11ae>
  40324c:	f108 0808 	add.w	r8, r8, #8
  403250:	e7ac      	b.n	4031ac <_svfprintf_r+0xd24>
  403252:	9b07      	ldr	r3, [sp, #28]
  403254:	07da      	lsls	r2, r3, #31
  403256:	f53f adfe 	bmi.w	402e56 <_svfprintf_r+0x9ce>
  40325a:	3701      	adds	r7, #1
  40325c:	3401      	adds	r4, #1
  40325e:	2301      	movs	r3, #1
  403260:	2f07      	cmp	r7, #7
  403262:	9427      	str	r4, [sp, #156]	; 0x9c
  403264:	9726      	str	r7, [sp, #152]	; 0x98
  403266:	f8c8 6000 	str.w	r6, [r8]
  40326a:	f8c8 3004 	str.w	r3, [r8, #4]
  40326e:	f77f ae24 	ble.w	402eba <_svfprintf_r+0xa32>
  403272:	e74a      	b.n	40310a <_svfprintf_r+0xc82>
  403274:	aa25      	add	r2, sp, #148	; 0x94
  403276:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403278:	980c      	ldr	r0, [sp, #48]	; 0x30
  40327a:	f002 fa6f 	bl	40575c <__ssprint_r>
  40327e:	2800      	cmp	r0, #0
  403280:	f47f a9d4 	bne.w	40262c <_svfprintf_r+0x1a4>
  403284:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403286:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403288:	46c8      	mov	r8, r9
  40328a:	e5f2      	b.n	402e72 <_svfprintf_r+0x9ea>
  40328c:	aa25      	add	r2, sp, #148	; 0x94
  40328e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403290:	980c      	ldr	r0, [sp, #48]	; 0x30
  403292:	f002 fa63 	bl	40575c <__ssprint_r>
  403296:	2800      	cmp	r0, #0
  403298:	f47f a9c8 	bne.w	40262c <_svfprintf_r+0x1a4>
  40329c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40329e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4032a0:	46c8      	mov	r8, r9
  4032a2:	e5f5      	b.n	402e90 <_svfprintf_r+0xa08>
  4032a4:	464e      	mov	r6, r9
  4032a6:	f7ff b9ff 	b.w	4026a8 <_svfprintf_r+0x220>
  4032aa:	aa25      	add	r2, sp, #148	; 0x94
  4032ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032b0:	f002 fa54 	bl	40575c <__ssprint_r>
  4032b4:	2800      	cmp	r0, #0
  4032b6:	f47f a9b9 	bne.w	40262c <_svfprintf_r+0x1a4>
  4032ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032bc:	46c8      	mov	r8, r9
  4032be:	f7ff ba74 	b.w	4027aa <_svfprintf_r+0x322>
  4032c2:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4032c4:	4622      	mov	r2, r4
  4032c6:	4620      	mov	r0, r4
  4032c8:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4032ca:	4623      	mov	r3, r4
  4032cc:	4621      	mov	r1, r4
  4032ce:	f003 fae5 	bl	40689c <__aeabi_dcmpun>
  4032d2:	2800      	cmp	r0, #0
  4032d4:	f040 8286 	bne.w	4037e4 <_svfprintf_r+0x135c>
  4032d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032da:	3301      	adds	r3, #1
  4032dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032de:	f023 0320 	bic.w	r3, r3, #32
  4032e2:	930e      	str	r3, [sp, #56]	; 0x38
  4032e4:	f000 81e2 	beq.w	4036ac <_svfprintf_r+0x1224>
  4032e8:	2b47      	cmp	r3, #71	; 0x47
  4032ea:	f000 811e 	beq.w	40352a <_svfprintf_r+0x10a2>
  4032ee:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4032f2:	9307      	str	r3, [sp, #28]
  4032f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4032f6:	1e1f      	subs	r7, r3, #0
  4032f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4032fa:	9308      	str	r3, [sp, #32]
  4032fc:	bfbb      	ittet	lt
  4032fe:	463b      	movlt	r3, r7
  403300:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403304:	2300      	movge	r3, #0
  403306:	232d      	movlt	r3, #45	; 0x2d
  403308:	9310      	str	r3, [sp, #64]	; 0x40
  40330a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40330c:	2b66      	cmp	r3, #102	; 0x66
  40330e:	f000 81bb 	beq.w	403688 <_svfprintf_r+0x1200>
  403312:	2b46      	cmp	r3, #70	; 0x46
  403314:	f000 80df 	beq.w	4034d6 <_svfprintf_r+0x104e>
  403318:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40331a:	9a08      	ldr	r2, [sp, #32]
  40331c:	2b45      	cmp	r3, #69	; 0x45
  40331e:	bf0c      	ite	eq
  403320:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403322:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403324:	a823      	add	r0, sp, #140	; 0x8c
  403326:	a920      	add	r1, sp, #128	; 0x80
  403328:	bf08      	it	eq
  40332a:	1c5d      	addeq	r5, r3, #1
  40332c:	9004      	str	r0, [sp, #16]
  40332e:	9103      	str	r1, [sp, #12]
  403330:	a81f      	add	r0, sp, #124	; 0x7c
  403332:	2102      	movs	r1, #2
  403334:	463b      	mov	r3, r7
  403336:	9002      	str	r0, [sp, #8]
  403338:	9501      	str	r5, [sp, #4]
  40333a:	9100      	str	r1, [sp, #0]
  40333c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40333e:	f000 fb6f 	bl	403a20 <_dtoa_r>
  403342:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403344:	2b67      	cmp	r3, #103	; 0x67
  403346:	4606      	mov	r6, r0
  403348:	f040 81e0 	bne.w	40370c <_svfprintf_r+0x1284>
  40334c:	f01b 0f01 	tst.w	fp, #1
  403350:	f000 8246 	beq.w	4037e0 <_svfprintf_r+0x1358>
  403354:	1974      	adds	r4, r6, r5
  403356:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403358:	9808      	ldr	r0, [sp, #32]
  40335a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40335c:	4639      	mov	r1, r7
  40335e:	f003 fa6b 	bl	406838 <__aeabi_dcmpeq>
  403362:	2800      	cmp	r0, #0
  403364:	f040 8165 	bne.w	403632 <_svfprintf_r+0x11aa>
  403368:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40336a:	42a3      	cmp	r3, r4
  40336c:	d206      	bcs.n	40337c <_svfprintf_r+0xef4>
  40336e:	2130      	movs	r1, #48	; 0x30
  403370:	1c5a      	adds	r2, r3, #1
  403372:	9223      	str	r2, [sp, #140]	; 0x8c
  403374:	7019      	strb	r1, [r3, #0]
  403376:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403378:	429c      	cmp	r4, r3
  40337a:	d8f9      	bhi.n	403370 <_svfprintf_r+0xee8>
  40337c:	1b9b      	subs	r3, r3, r6
  40337e:	9313      	str	r3, [sp, #76]	; 0x4c
  403380:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403382:	2b47      	cmp	r3, #71	; 0x47
  403384:	f000 80e9 	beq.w	40355a <_svfprintf_r+0x10d2>
  403388:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40338a:	2b65      	cmp	r3, #101	; 0x65
  40338c:	f340 81cd 	ble.w	40372a <_svfprintf_r+0x12a2>
  403390:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403392:	2b66      	cmp	r3, #102	; 0x66
  403394:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403396:	9312      	str	r3, [sp, #72]	; 0x48
  403398:	f000 819e 	beq.w	4036d8 <_svfprintf_r+0x1250>
  40339c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40339e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4033a0:	4619      	mov	r1, r3
  4033a2:	4291      	cmp	r1, r2
  4033a4:	f300 818a 	bgt.w	4036bc <_svfprintf_r+0x1234>
  4033a8:	f01b 0f01 	tst.w	fp, #1
  4033ac:	f040 8213 	bne.w	4037d6 <_svfprintf_r+0x134e>
  4033b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4033b4:	9308      	str	r3, [sp, #32]
  4033b6:	2367      	movs	r3, #103	; 0x67
  4033b8:	920e      	str	r2, [sp, #56]	; 0x38
  4033ba:	9311      	str	r3, [sp, #68]	; 0x44
  4033bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4033be:	2b00      	cmp	r3, #0
  4033c0:	f040 80c4 	bne.w	40354c <_svfprintf_r+0x10c4>
  4033c4:	930a      	str	r3, [sp, #40]	; 0x28
  4033c6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4033ca:	f7ff b975 	b.w	4026b8 <_svfprintf_r+0x230>
  4033ce:	4635      	mov	r5, r6
  4033d0:	460c      	mov	r4, r1
  4033d2:	4646      	mov	r6, r8
  4033d4:	4690      	mov	r8, r2
  4033d6:	3301      	adds	r3, #1
  4033d8:	443c      	add	r4, r7
  4033da:	2b07      	cmp	r3, #7
  4033dc:	9427      	str	r4, [sp, #156]	; 0x9c
  4033de:	9326      	str	r3, [sp, #152]	; 0x98
  4033e0:	e888 00a0 	stmia.w	r8, {r5, r7}
  4033e4:	f73f aed1 	bgt.w	40318a <_svfprintf_r+0xd02>
  4033e8:	f108 0808 	add.w	r8, r8, #8
  4033ec:	e6d7      	b.n	40319e <_svfprintf_r+0xd16>
  4033ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033f0:	6813      	ldr	r3, [r2, #0]
  4033f2:	3204      	adds	r2, #4
  4033f4:	920f      	str	r2, [sp, #60]	; 0x3c
  4033f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4033f8:	601a      	str	r2, [r3, #0]
  4033fa:	f7ff b86c 	b.w	4024d6 <_svfprintf_r+0x4e>
  4033fe:	aa25      	add	r2, sp, #148	; 0x94
  403400:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403402:	980c      	ldr	r0, [sp, #48]	; 0x30
  403404:	f002 f9aa 	bl	40575c <__ssprint_r>
  403408:	2800      	cmp	r0, #0
  40340a:	f47f a90f 	bne.w	40262c <_svfprintf_r+0x1a4>
  40340e:	46c8      	mov	r8, r9
  403410:	e48d      	b.n	402d2e <_svfprintf_r+0x8a6>
  403412:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403414:	4a27      	ldr	r2, [pc, #156]	; (4034b4 <_svfprintf_r+0x102c>)
  403416:	f8c8 2000 	str.w	r2, [r8]
  40341a:	3301      	adds	r3, #1
  40341c:	3401      	adds	r4, #1
  40341e:	2201      	movs	r2, #1
  403420:	2b07      	cmp	r3, #7
  403422:	9427      	str	r4, [sp, #156]	; 0x9c
  403424:	9326      	str	r3, [sp, #152]	; 0x98
  403426:	f8c8 2004 	str.w	r2, [r8, #4]
  40342a:	dc72      	bgt.n	403512 <_svfprintf_r+0x108a>
  40342c:	f108 0808 	add.w	r8, r8, #8
  403430:	b929      	cbnz	r1, 40343e <_svfprintf_r+0xfb6>
  403432:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403434:	b91b      	cbnz	r3, 40343e <_svfprintf_r+0xfb6>
  403436:	9b07      	ldr	r3, [sp, #28]
  403438:	07d8      	lsls	r0, r3, #31
  40343a:	f57f aa05 	bpl.w	402848 <_svfprintf_r+0x3c0>
  40343e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403440:	9819      	ldr	r0, [sp, #100]	; 0x64
  403442:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403444:	f8c8 2000 	str.w	r2, [r8]
  403448:	3301      	adds	r3, #1
  40344a:	4602      	mov	r2, r0
  40344c:	4422      	add	r2, r4
  40344e:	2b07      	cmp	r3, #7
  403450:	9227      	str	r2, [sp, #156]	; 0x9c
  403452:	f8c8 0004 	str.w	r0, [r8, #4]
  403456:	9326      	str	r3, [sp, #152]	; 0x98
  403458:	f300 818d 	bgt.w	403776 <_svfprintf_r+0x12ee>
  40345c:	f108 0808 	add.w	r8, r8, #8
  403460:	2900      	cmp	r1, #0
  403462:	f2c0 8165 	blt.w	403730 <_svfprintf_r+0x12a8>
  403466:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403468:	f8c8 6000 	str.w	r6, [r8]
  40346c:	3301      	adds	r3, #1
  40346e:	188c      	adds	r4, r1, r2
  403470:	2b07      	cmp	r3, #7
  403472:	9427      	str	r4, [sp, #156]	; 0x9c
  403474:	9326      	str	r3, [sp, #152]	; 0x98
  403476:	f8c8 1004 	str.w	r1, [r8, #4]
  40347a:	f77f a9e3 	ble.w	402844 <_svfprintf_r+0x3bc>
  40347e:	e52b      	b.n	402ed8 <_svfprintf_r+0xa50>
  403480:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403482:	9909      	ldr	r1, [sp, #36]	; 0x24
  403484:	6813      	ldr	r3, [r2, #0]
  403486:	17cd      	asrs	r5, r1, #31
  403488:	4608      	mov	r0, r1
  40348a:	3204      	adds	r2, #4
  40348c:	4629      	mov	r1, r5
  40348e:	920f      	str	r2, [sp, #60]	; 0x3c
  403490:	e9c3 0100 	strd	r0, r1, [r3]
  403494:	f7ff b81f 	b.w	4024d6 <_svfprintf_r+0x4e>
  403498:	aa25      	add	r2, sp, #148	; 0x94
  40349a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40349c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40349e:	f002 f95d 	bl	40575c <__ssprint_r>
  4034a2:	2800      	cmp	r0, #0
  4034a4:	f47f a8c2 	bne.w	40262c <_svfprintf_r+0x1a4>
  4034a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034aa:	46c8      	mov	r8, r9
  4034ac:	e458      	b.n	402d60 <_svfprintf_r+0x8d8>
  4034ae:	bf00      	nop
  4034b0:	00406d74 	.word	0x00406d74
  4034b4:	00406d60 	.word	0x00406d60
  4034b8:	2140      	movs	r1, #64	; 0x40
  4034ba:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034bc:	f001 fa06 	bl	4048cc <_malloc_r>
  4034c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4034c2:	6010      	str	r0, [r2, #0]
  4034c4:	6110      	str	r0, [r2, #16]
  4034c6:	2800      	cmp	r0, #0
  4034c8:	f000 81ec 	beq.w	4038a4 <_svfprintf_r+0x141c>
  4034cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4034ce:	2340      	movs	r3, #64	; 0x40
  4034d0:	6153      	str	r3, [r2, #20]
  4034d2:	f7fe bff0 	b.w	4024b6 <_svfprintf_r+0x2e>
  4034d6:	a823      	add	r0, sp, #140	; 0x8c
  4034d8:	a920      	add	r1, sp, #128	; 0x80
  4034da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4034dc:	9004      	str	r0, [sp, #16]
  4034de:	9103      	str	r1, [sp, #12]
  4034e0:	a81f      	add	r0, sp, #124	; 0x7c
  4034e2:	2103      	movs	r1, #3
  4034e4:	9002      	str	r0, [sp, #8]
  4034e6:	9a08      	ldr	r2, [sp, #32]
  4034e8:	9401      	str	r4, [sp, #4]
  4034ea:	463b      	mov	r3, r7
  4034ec:	9100      	str	r1, [sp, #0]
  4034ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034f0:	f000 fa96 	bl	403a20 <_dtoa_r>
  4034f4:	4625      	mov	r5, r4
  4034f6:	4606      	mov	r6, r0
  4034f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034fa:	2b46      	cmp	r3, #70	; 0x46
  4034fc:	eb06 0405 	add.w	r4, r6, r5
  403500:	f47f af29 	bne.w	403356 <_svfprintf_r+0xece>
  403504:	7833      	ldrb	r3, [r6, #0]
  403506:	2b30      	cmp	r3, #48	; 0x30
  403508:	f000 8172 	beq.w	4037f0 <_svfprintf_r+0x1368>
  40350c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40350e:	442c      	add	r4, r5
  403510:	e721      	b.n	403356 <_svfprintf_r+0xece>
  403512:	aa25      	add	r2, sp, #148	; 0x94
  403514:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403516:	980c      	ldr	r0, [sp, #48]	; 0x30
  403518:	f002 f920 	bl	40575c <__ssprint_r>
  40351c:	2800      	cmp	r0, #0
  40351e:	f47f a885 	bne.w	40262c <_svfprintf_r+0x1a4>
  403522:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403524:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403526:	46c8      	mov	r8, r9
  403528:	e782      	b.n	403430 <_svfprintf_r+0xfa8>
  40352a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40352c:	2b00      	cmp	r3, #0
  40352e:	bf08      	it	eq
  403530:	2301      	moveq	r3, #1
  403532:	930a      	str	r3, [sp, #40]	; 0x28
  403534:	e6db      	b.n	4032ee <_svfprintf_r+0xe66>
  403536:	4630      	mov	r0, r6
  403538:	940a      	str	r4, [sp, #40]	; 0x28
  40353a:	f002 f8a1 	bl	405680 <strlen>
  40353e:	950f      	str	r5, [sp, #60]	; 0x3c
  403540:	900e      	str	r0, [sp, #56]	; 0x38
  403542:	f8cd b01c 	str.w	fp, [sp, #28]
  403546:	4603      	mov	r3, r0
  403548:	f7ff b9fb 	b.w	402942 <_svfprintf_r+0x4ba>
  40354c:	272d      	movs	r7, #45	; 0x2d
  40354e:	2300      	movs	r3, #0
  403550:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403554:	930a      	str	r3, [sp, #40]	; 0x28
  403556:	f7ff b8b0 	b.w	4026ba <_svfprintf_r+0x232>
  40355a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40355c:	9312      	str	r3, [sp, #72]	; 0x48
  40355e:	461a      	mov	r2, r3
  403560:	3303      	adds	r3, #3
  403562:	db04      	blt.n	40356e <_svfprintf_r+0x10e6>
  403564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403566:	4619      	mov	r1, r3
  403568:	4291      	cmp	r1, r2
  40356a:	f6bf af17 	bge.w	40339c <_svfprintf_r+0xf14>
  40356e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403570:	3b02      	subs	r3, #2
  403572:	9311      	str	r3, [sp, #68]	; 0x44
  403574:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403578:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40357c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40357e:	3b01      	subs	r3, #1
  403580:	2b00      	cmp	r3, #0
  403582:	931f      	str	r3, [sp, #124]	; 0x7c
  403584:	bfbd      	ittte	lt
  403586:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403588:	f1c3 0301 	rsblt	r3, r3, #1
  40358c:	222d      	movlt	r2, #45	; 0x2d
  40358e:	222b      	movge	r2, #43	; 0x2b
  403590:	2b09      	cmp	r3, #9
  403592:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403596:	f340 8116 	ble.w	4037c6 <_svfprintf_r+0x133e>
  40359a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40359e:	4620      	mov	r0, r4
  4035a0:	4dad      	ldr	r5, [pc, #692]	; (403858 <_svfprintf_r+0x13d0>)
  4035a2:	e000      	b.n	4035a6 <_svfprintf_r+0x111e>
  4035a4:	4610      	mov	r0, r2
  4035a6:	fb85 1203 	smull	r1, r2, r5, r3
  4035aa:	17d9      	asrs	r1, r3, #31
  4035ac:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4035b0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4035b4:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4035b8:	3230      	adds	r2, #48	; 0x30
  4035ba:	2909      	cmp	r1, #9
  4035bc:	f800 2c01 	strb.w	r2, [r0, #-1]
  4035c0:	460b      	mov	r3, r1
  4035c2:	f100 32ff 	add.w	r2, r0, #4294967295
  4035c6:	dced      	bgt.n	4035a4 <_svfprintf_r+0x111c>
  4035c8:	3330      	adds	r3, #48	; 0x30
  4035ca:	3802      	subs	r0, #2
  4035cc:	b2d9      	uxtb	r1, r3
  4035ce:	4284      	cmp	r4, r0
  4035d0:	f802 1c01 	strb.w	r1, [r2, #-1]
  4035d4:	f240 815f 	bls.w	403896 <_svfprintf_r+0x140e>
  4035d8:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4035dc:	4613      	mov	r3, r2
  4035de:	e001      	b.n	4035e4 <_svfprintf_r+0x115c>
  4035e0:	f813 1b01 	ldrb.w	r1, [r3], #1
  4035e4:	f800 1b01 	strb.w	r1, [r0], #1
  4035e8:	42a3      	cmp	r3, r4
  4035ea:	d1f9      	bne.n	4035e0 <_svfprintf_r+0x1158>
  4035ec:	3301      	adds	r3, #1
  4035ee:	1a9b      	subs	r3, r3, r2
  4035f0:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4035f4:	4413      	add	r3, r2
  4035f6:	aa21      	add	r2, sp, #132	; 0x84
  4035f8:	1a9b      	subs	r3, r3, r2
  4035fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4035fc:	931b      	str	r3, [sp, #108]	; 0x6c
  4035fe:	2a01      	cmp	r2, #1
  403600:	4413      	add	r3, r2
  403602:	930e      	str	r3, [sp, #56]	; 0x38
  403604:	f340 8113 	ble.w	40382e <_svfprintf_r+0x13a6>
  403608:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40360a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40360c:	4413      	add	r3, r2
  40360e:	930e      	str	r3, [sp, #56]	; 0x38
  403610:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403614:	9308      	str	r3, [sp, #32]
  403616:	2300      	movs	r3, #0
  403618:	9312      	str	r3, [sp, #72]	; 0x48
  40361a:	e6cf      	b.n	4033bc <_svfprintf_r+0xf34>
  40361c:	aa25      	add	r2, sp, #148	; 0x94
  40361e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403620:	980c      	ldr	r0, [sp, #48]	; 0x30
  403622:	f002 f89b 	bl	40575c <__ssprint_r>
  403626:	2800      	cmp	r0, #0
  403628:	f47f a800 	bne.w	40262c <_svfprintf_r+0x1a4>
  40362c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40362e:	46c8      	mov	r8, r9
  403630:	e4d6      	b.n	402fe0 <_svfprintf_r+0xb58>
  403632:	4623      	mov	r3, r4
  403634:	e6a2      	b.n	40337c <_svfprintf_r+0xef4>
  403636:	aa25      	add	r2, sp, #148	; 0x94
  403638:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40363a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40363c:	f002 f88e 	bl	40575c <__ssprint_r>
  403640:	2800      	cmp	r0, #0
  403642:	f47e aff3 	bne.w	40262c <_svfprintf_r+0x1a4>
  403646:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403648:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40364a:	46c8      	mov	r8, r9
  40364c:	e5ae      	b.n	4031ac <_svfprintf_r+0xd24>
  40364e:	aa25      	add	r2, sp, #148	; 0x94
  403650:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403652:	980c      	ldr	r0, [sp, #48]	; 0x30
  403654:	f002 f882 	bl	40575c <__ssprint_r>
  403658:	2800      	cmp	r0, #0
  40365a:	f47e afe7 	bne.w	40262c <_svfprintf_r+0x1a4>
  40365e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403660:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403662:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403664:	1a9a      	subs	r2, r3, r2
  403666:	46c8      	mov	r8, r9
  403668:	e5b8      	b.n	4031dc <_svfprintf_r+0xd54>
  40366a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40366c:	9612      	str	r6, [sp, #72]	; 0x48
  40366e:	2b06      	cmp	r3, #6
  403670:	bf28      	it	cs
  403672:	2306      	movcs	r3, #6
  403674:	960a      	str	r6, [sp, #40]	; 0x28
  403676:	4637      	mov	r7, r6
  403678:	9308      	str	r3, [sp, #32]
  40367a:	950f      	str	r5, [sp, #60]	; 0x3c
  40367c:	f8cd b01c 	str.w	fp, [sp, #28]
  403680:	930e      	str	r3, [sp, #56]	; 0x38
  403682:	4e76      	ldr	r6, [pc, #472]	; (40385c <_svfprintf_r+0x13d4>)
  403684:	f7ff b818 	b.w	4026b8 <_svfprintf_r+0x230>
  403688:	a823      	add	r0, sp, #140	; 0x8c
  40368a:	a920      	add	r1, sp, #128	; 0x80
  40368c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40368e:	9004      	str	r0, [sp, #16]
  403690:	9103      	str	r1, [sp, #12]
  403692:	a81f      	add	r0, sp, #124	; 0x7c
  403694:	2103      	movs	r1, #3
  403696:	9002      	str	r0, [sp, #8]
  403698:	9a08      	ldr	r2, [sp, #32]
  40369a:	9501      	str	r5, [sp, #4]
  40369c:	463b      	mov	r3, r7
  40369e:	9100      	str	r1, [sp, #0]
  4036a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036a2:	f000 f9bd 	bl	403a20 <_dtoa_r>
  4036a6:	4606      	mov	r6, r0
  4036a8:	1944      	adds	r4, r0, r5
  4036aa:	e72b      	b.n	403504 <_svfprintf_r+0x107c>
  4036ac:	2306      	movs	r3, #6
  4036ae:	930a      	str	r3, [sp, #40]	; 0x28
  4036b0:	e61d      	b.n	4032ee <_svfprintf_r+0xe66>
  4036b2:	272d      	movs	r7, #45	; 0x2d
  4036b4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4036b8:	f7ff bace 	b.w	402c58 <_svfprintf_r+0x7d0>
  4036bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4036be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4036c0:	4413      	add	r3, r2
  4036c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4036c4:	930e      	str	r3, [sp, #56]	; 0x38
  4036c6:	2a00      	cmp	r2, #0
  4036c8:	f340 80aa 	ble.w	403820 <_svfprintf_r+0x1398>
  4036cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036d0:	9308      	str	r3, [sp, #32]
  4036d2:	2367      	movs	r3, #103	; 0x67
  4036d4:	9311      	str	r3, [sp, #68]	; 0x44
  4036d6:	e671      	b.n	4033bc <_svfprintf_r+0xf34>
  4036d8:	2b00      	cmp	r3, #0
  4036da:	f340 80b2 	ble.w	403842 <_svfprintf_r+0x13ba>
  4036de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4036e0:	2a00      	cmp	r2, #0
  4036e2:	f040 8093 	bne.w	40380c <_svfprintf_r+0x1384>
  4036e6:	f01b 0f01 	tst.w	fp, #1
  4036ea:	f040 808f 	bne.w	40380c <_svfprintf_r+0x1384>
  4036ee:	9308      	str	r3, [sp, #32]
  4036f0:	930e      	str	r3, [sp, #56]	; 0x38
  4036f2:	e663      	b.n	4033bc <_svfprintf_r+0xf34>
  4036f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036f6:	9308      	str	r3, [sp, #32]
  4036f8:	930e      	str	r3, [sp, #56]	; 0x38
  4036fa:	900a      	str	r0, [sp, #40]	; 0x28
  4036fc:	950f      	str	r5, [sp, #60]	; 0x3c
  4036fe:	f8cd b01c 	str.w	fp, [sp, #28]
  403702:	9012      	str	r0, [sp, #72]	; 0x48
  403704:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403708:	f7fe bfd6 	b.w	4026b8 <_svfprintf_r+0x230>
  40370c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40370e:	2b47      	cmp	r3, #71	; 0x47
  403710:	f47f ae20 	bne.w	403354 <_svfprintf_r+0xecc>
  403714:	f01b 0f01 	tst.w	fp, #1
  403718:	f47f aeee 	bne.w	4034f8 <_svfprintf_r+0x1070>
  40371c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40371e:	1b9b      	subs	r3, r3, r6
  403720:	9313      	str	r3, [sp, #76]	; 0x4c
  403722:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403724:	2b47      	cmp	r3, #71	; 0x47
  403726:	f43f af18 	beq.w	40355a <_svfprintf_r+0x10d2>
  40372a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40372c:	9312      	str	r3, [sp, #72]	; 0x48
  40372e:	e721      	b.n	403574 <_svfprintf_r+0x10ec>
  403730:	424f      	negs	r7, r1
  403732:	3110      	adds	r1, #16
  403734:	4d4a      	ldr	r5, [pc, #296]	; (403860 <_svfprintf_r+0x13d8>)
  403736:	da2f      	bge.n	403798 <_svfprintf_r+0x1310>
  403738:	2410      	movs	r4, #16
  40373a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40373e:	e004      	b.n	40374a <_svfprintf_r+0x12c2>
  403740:	f108 0808 	add.w	r8, r8, #8
  403744:	3f10      	subs	r7, #16
  403746:	2f10      	cmp	r7, #16
  403748:	dd26      	ble.n	403798 <_svfprintf_r+0x1310>
  40374a:	3301      	adds	r3, #1
  40374c:	3210      	adds	r2, #16
  40374e:	2b07      	cmp	r3, #7
  403750:	9227      	str	r2, [sp, #156]	; 0x9c
  403752:	9326      	str	r3, [sp, #152]	; 0x98
  403754:	f8c8 5000 	str.w	r5, [r8]
  403758:	f8c8 4004 	str.w	r4, [r8, #4]
  40375c:	ddf0      	ble.n	403740 <_svfprintf_r+0x12b8>
  40375e:	aa25      	add	r2, sp, #148	; 0x94
  403760:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403762:	4658      	mov	r0, fp
  403764:	f001 fffa 	bl	40575c <__ssprint_r>
  403768:	2800      	cmp	r0, #0
  40376a:	f47e af5f 	bne.w	40262c <_svfprintf_r+0x1a4>
  40376e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403770:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403772:	46c8      	mov	r8, r9
  403774:	e7e6      	b.n	403744 <_svfprintf_r+0x12bc>
  403776:	aa25      	add	r2, sp, #148	; 0x94
  403778:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40377a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40377c:	f001 ffee 	bl	40575c <__ssprint_r>
  403780:	2800      	cmp	r0, #0
  403782:	f47e af53 	bne.w	40262c <_svfprintf_r+0x1a4>
  403786:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403788:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40378a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40378c:	46c8      	mov	r8, r9
  40378e:	e667      	b.n	403460 <_svfprintf_r+0xfd8>
  403790:	2000      	movs	r0, #0
  403792:	900a      	str	r0, [sp, #40]	; 0x28
  403794:	f7fe bed2 	b.w	40253c <_svfprintf_r+0xb4>
  403798:	3301      	adds	r3, #1
  40379a:	443a      	add	r2, r7
  40379c:	2b07      	cmp	r3, #7
  40379e:	e888 00a0 	stmia.w	r8, {r5, r7}
  4037a2:	9227      	str	r2, [sp, #156]	; 0x9c
  4037a4:	9326      	str	r3, [sp, #152]	; 0x98
  4037a6:	f108 0808 	add.w	r8, r8, #8
  4037aa:	f77f ae5c 	ble.w	403466 <_svfprintf_r+0xfde>
  4037ae:	aa25      	add	r2, sp, #148	; 0x94
  4037b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4037b2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037b4:	f001 ffd2 	bl	40575c <__ssprint_r>
  4037b8:	2800      	cmp	r0, #0
  4037ba:	f47e af37 	bne.w	40262c <_svfprintf_r+0x1a4>
  4037be:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4037c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037c2:	46c8      	mov	r8, r9
  4037c4:	e64f      	b.n	403466 <_svfprintf_r+0xfde>
  4037c6:	3330      	adds	r3, #48	; 0x30
  4037c8:	2230      	movs	r2, #48	; 0x30
  4037ca:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4037ce:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4037d2:	ab22      	add	r3, sp, #136	; 0x88
  4037d4:	e70f      	b.n	4035f6 <_svfprintf_r+0x116e>
  4037d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4037d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4037da:	4413      	add	r3, r2
  4037dc:	930e      	str	r3, [sp, #56]	; 0x38
  4037de:	e775      	b.n	4036cc <_svfprintf_r+0x1244>
  4037e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4037e2:	e5cb      	b.n	40337c <_svfprintf_r+0xef4>
  4037e4:	4e1f      	ldr	r6, [pc, #124]	; (403864 <_svfprintf_r+0x13dc>)
  4037e6:	4b20      	ldr	r3, [pc, #128]	; (403868 <_svfprintf_r+0x13e0>)
  4037e8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4037ec:	f7ff ba36 	b.w	402c5c <_svfprintf_r+0x7d4>
  4037f0:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4037f2:	9808      	ldr	r0, [sp, #32]
  4037f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4037f6:	4639      	mov	r1, r7
  4037f8:	f003 f81e 	bl	406838 <__aeabi_dcmpeq>
  4037fc:	2800      	cmp	r0, #0
  4037fe:	f47f ae85 	bne.w	40350c <_svfprintf_r+0x1084>
  403802:	f1c5 0501 	rsb	r5, r5, #1
  403806:	951f      	str	r5, [sp, #124]	; 0x7c
  403808:	442c      	add	r4, r5
  40380a:	e5a4      	b.n	403356 <_svfprintf_r+0xece>
  40380c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40380e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403810:	4413      	add	r3, r2
  403812:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403814:	441a      	add	r2, r3
  403816:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40381a:	920e      	str	r2, [sp, #56]	; 0x38
  40381c:	9308      	str	r3, [sp, #32]
  40381e:	e5cd      	b.n	4033bc <_svfprintf_r+0xf34>
  403820:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403822:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403824:	f1c3 0301 	rsb	r3, r3, #1
  403828:	441a      	add	r2, r3
  40382a:	4613      	mov	r3, r2
  40382c:	e7d6      	b.n	4037dc <_svfprintf_r+0x1354>
  40382e:	f01b 0301 	ands.w	r3, fp, #1
  403832:	9312      	str	r3, [sp, #72]	; 0x48
  403834:	f47f aee8 	bne.w	403608 <_svfprintf_r+0x1180>
  403838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40383a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40383e:	9308      	str	r3, [sp, #32]
  403840:	e5bc      	b.n	4033bc <_svfprintf_r+0xf34>
  403842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403844:	b913      	cbnz	r3, 40384c <_svfprintf_r+0x13c4>
  403846:	f01b 0f01 	tst.w	fp, #1
  40384a:	d002      	beq.n	403852 <_svfprintf_r+0x13ca>
  40384c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40384e:	3301      	adds	r3, #1
  403850:	e7df      	b.n	403812 <_svfprintf_r+0x138a>
  403852:	2301      	movs	r3, #1
  403854:	e74b      	b.n	4036ee <_svfprintf_r+0x1266>
  403856:	bf00      	nop
  403858:	66666667 	.word	0x66666667
  40385c:	00406d58 	.word	0x00406d58
  403860:	00406d74 	.word	0x00406d74
  403864:	00406d2c 	.word	0x00406d2c
  403868:	00406d28 	.word	0x00406d28
  40386c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40386e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403872:	6828      	ldr	r0, [r5, #0]
  403874:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403878:	900a      	str	r0, [sp, #40]	; 0x28
  40387a:	4628      	mov	r0, r5
  40387c:	3004      	adds	r0, #4
  40387e:	46a2      	mov	sl, r4
  403880:	900f      	str	r0, [sp, #60]	; 0x3c
  403882:	f7fe be59 	b.w	402538 <_svfprintf_r+0xb0>
  403886:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40388a:	f7ff b86f 	b.w	40296c <_svfprintf_r+0x4e4>
  40388e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403892:	f7ff ba1c 	b.w	402cce <_svfprintf_r+0x846>
  403896:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40389a:	e6ac      	b.n	4035f6 <_svfprintf_r+0x116e>
  40389c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4038a0:	f7ff b8f3 	b.w	402a8a <_svfprintf_r+0x602>
  4038a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4038a6:	230c      	movs	r3, #12
  4038a8:	6013      	str	r3, [r2, #0]
  4038aa:	f04f 33ff 	mov.w	r3, #4294967295
  4038ae:	9309      	str	r3, [sp, #36]	; 0x24
  4038b0:	f7fe bec5 	b.w	40263e <_svfprintf_r+0x1b6>
  4038b4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4038b8:	f7ff b9a2 	b.w	402c00 <_svfprintf_r+0x778>
  4038bc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4038c0:	f7ff b97e 	b.w	402bc0 <_svfprintf_r+0x738>
  4038c4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4038c8:	f7ff b961 	b.w	402b8e <_svfprintf_r+0x706>
  4038cc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4038d0:	f7ff b91a 	b.w	402b08 <_svfprintf_r+0x680>

004038d4 <register_fini>:
  4038d4:	4b02      	ldr	r3, [pc, #8]	; (4038e0 <register_fini+0xc>)
  4038d6:	b113      	cbz	r3, 4038de <register_fini+0xa>
  4038d8:	4802      	ldr	r0, [pc, #8]	; (4038e4 <register_fini+0x10>)
  4038da:	f000 b805 	b.w	4038e8 <atexit>
  4038de:	4770      	bx	lr
  4038e0:	00000000 	.word	0x00000000
  4038e4:	00404875 	.word	0x00404875

004038e8 <atexit>:
  4038e8:	2300      	movs	r3, #0
  4038ea:	4601      	mov	r1, r0
  4038ec:	461a      	mov	r2, r3
  4038ee:	4618      	mov	r0, r3
  4038f0:	f001 bfc0 	b.w	405874 <__register_exitproc>

004038f4 <quorem>:
  4038f4:	6902      	ldr	r2, [r0, #16]
  4038f6:	690b      	ldr	r3, [r1, #16]
  4038f8:	4293      	cmp	r3, r2
  4038fa:	f300 808d 	bgt.w	403a18 <quorem+0x124>
  4038fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403902:	f103 38ff 	add.w	r8, r3, #4294967295
  403906:	f101 0714 	add.w	r7, r1, #20
  40390a:	f100 0b14 	add.w	fp, r0, #20
  40390e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403912:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403916:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40391a:	b083      	sub	sp, #12
  40391c:	3201      	adds	r2, #1
  40391e:	fbb3 f9f2 	udiv	r9, r3, r2
  403922:	eb0b 0304 	add.w	r3, fp, r4
  403926:	9400      	str	r4, [sp, #0]
  403928:	eb07 0a04 	add.w	sl, r7, r4
  40392c:	9301      	str	r3, [sp, #4]
  40392e:	f1b9 0f00 	cmp.w	r9, #0
  403932:	d039      	beq.n	4039a8 <quorem+0xb4>
  403934:	2500      	movs	r5, #0
  403936:	462e      	mov	r6, r5
  403938:	46bc      	mov	ip, r7
  40393a:	46de      	mov	lr, fp
  40393c:	f85c 4b04 	ldr.w	r4, [ip], #4
  403940:	f8de 3000 	ldr.w	r3, [lr]
  403944:	b2a2      	uxth	r2, r4
  403946:	fb09 5502 	mla	r5, r9, r2, r5
  40394a:	0c22      	lsrs	r2, r4, #16
  40394c:	0c2c      	lsrs	r4, r5, #16
  40394e:	fb09 4202 	mla	r2, r9, r2, r4
  403952:	b2ad      	uxth	r5, r5
  403954:	1b75      	subs	r5, r6, r5
  403956:	b296      	uxth	r6, r2
  403958:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40395c:	fa15 f383 	uxtah	r3, r5, r3
  403960:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403964:	b29b      	uxth	r3, r3
  403966:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40396a:	45e2      	cmp	sl, ip
  40396c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403970:	f84e 3b04 	str.w	r3, [lr], #4
  403974:	ea4f 4626 	mov.w	r6, r6, asr #16
  403978:	d2e0      	bcs.n	40393c <quorem+0x48>
  40397a:	9b00      	ldr	r3, [sp, #0]
  40397c:	f85b 3003 	ldr.w	r3, [fp, r3]
  403980:	b993      	cbnz	r3, 4039a8 <quorem+0xb4>
  403982:	9c01      	ldr	r4, [sp, #4]
  403984:	1f23      	subs	r3, r4, #4
  403986:	459b      	cmp	fp, r3
  403988:	d20c      	bcs.n	4039a4 <quorem+0xb0>
  40398a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40398e:	b94b      	cbnz	r3, 4039a4 <quorem+0xb0>
  403990:	f1a4 0308 	sub.w	r3, r4, #8
  403994:	e002      	b.n	40399c <quorem+0xa8>
  403996:	681a      	ldr	r2, [r3, #0]
  403998:	3b04      	subs	r3, #4
  40399a:	b91a      	cbnz	r2, 4039a4 <quorem+0xb0>
  40399c:	459b      	cmp	fp, r3
  40399e:	f108 38ff 	add.w	r8, r8, #4294967295
  4039a2:	d3f8      	bcc.n	403996 <quorem+0xa2>
  4039a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4039a8:	4604      	mov	r4, r0
  4039aa:	f001 fd45 	bl	405438 <__mcmp>
  4039ae:	2800      	cmp	r0, #0
  4039b0:	db2e      	blt.n	403a10 <quorem+0x11c>
  4039b2:	f109 0901 	add.w	r9, r9, #1
  4039b6:	465d      	mov	r5, fp
  4039b8:	2300      	movs	r3, #0
  4039ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4039be:	6828      	ldr	r0, [r5, #0]
  4039c0:	b28a      	uxth	r2, r1
  4039c2:	1a9a      	subs	r2, r3, r2
  4039c4:	0c0b      	lsrs	r3, r1, #16
  4039c6:	fa12 f280 	uxtah	r2, r2, r0
  4039ca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4039ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4039d2:	b292      	uxth	r2, r2
  4039d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4039d8:	45ba      	cmp	sl, r7
  4039da:	f845 2b04 	str.w	r2, [r5], #4
  4039de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4039e2:	d2ea      	bcs.n	4039ba <quorem+0xc6>
  4039e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4039e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4039ec:	b982      	cbnz	r2, 403a10 <quorem+0x11c>
  4039ee:	1f1a      	subs	r2, r3, #4
  4039f0:	4593      	cmp	fp, r2
  4039f2:	d20b      	bcs.n	403a0c <quorem+0x118>
  4039f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4039f8:	b942      	cbnz	r2, 403a0c <quorem+0x118>
  4039fa:	3b08      	subs	r3, #8
  4039fc:	e002      	b.n	403a04 <quorem+0x110>
  4039fe:	681a      	ldr	r2, [r3, #0]
  403a00:	3b04      	subs	r3, #4
  403a02:	b91a      	cbnz	r2, 403a0c <quorem+0x118>
  403a04:	459b      	cmp	fp, r3
  403a06:	f108 38ff 	add.w	r8, r8, #4294967295
  403a0a:	d3f8      	bcc.n	4039fe <quorem+0x10a>
  403a0c:	f8c4 8010 	str.w	r8, [r4, #16]
  403a10:	4648      	mov	r0, r9
  403a12:	b003      	add	sp, #12
  403a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a18:	2000      	movs	r0, #0
  403a1a:	4770      	bx	lr
  403a1c:	0000      	movs	r0, r0
	...

00403a20 <_dtoa_r>:
  403a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a24:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403a26:	b09b      	sub	sp, #108	; 0x6c
  403a28:	4604      	mov	r4, r0
  403a2a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403a2c:	4692      	mov	sl, r2
  403a2e:	469b      	mov	fp, r3
  403a30:	b141      	cbz	r1, 403a44 <_dtoa_r+0x24>
  403a32:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403a34:	604a      	str	r2, [r1, #4]
  403a36:	2301      	movs	r3, #1
  403a38:	4093      	lsls	r3, r2
  403a3a:	608b      	str	r3, [r1, #8]
  403a3c:	f001 fb24 	bl	405088 <_Bfree>
  403a40:	2300      	movs	r3, #0
  403a42:	6423      	str	r3, [r4, #64]	; 0x40
  403a44:	f1bb 0f00 	cmp.w	fp, #0
  403a48:	465d      	mov	r5, fp
  403a4a:	db35      	blt.n	403ab8 <_dtoa_r+0x98>
  403a4c:	2300      	movs	r3, #0
  403a4e:	6033      	str	r3, [r6, #0]
  403a50:	4b9d      	ldr	r3, [pc, #628]	; (403cc8 <_dtoa_r+0x2a8>)
  403a52:	43ab      	bics	r3, r5
  403a54:	d015      	beq.n	403a82 <_dtoa_r+0x62>
  403a56:	4650      	mov	r0, sl
  403a58:	4659      	mov	r1, fp
  403a5a:	2200      	movs	r2, #0
  403a5c:	2300      	movs	r3, #0
  403a5e:	f002 feeb 	bl	406838 <__aeabi_dcmpeq>
  403a62:	4680      	mov	r8, r0
  403a64:	2800      	cmp	r0, #0
  403a66:	d02d      	beq.n	403ac4 <_dtoa_r+0xa4>
  403a68:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a6a:	2301      	movs	r3, #1
  403a6c:	6013      	str	r3, [r2, #0]
  403a6e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a70:	2b00      	cmp	r3, #0
  403a72:	f000 80bd 	beq.w	403bf0 <_dtoa_r+0x1d0>
  403a76:	4895      	ldr	r0, [pc, #596]	; (403ccc <_dtoa_r+0x2ac>)
  403a78:	6018      	str	r0, [r3, #0]
  403a7a:	3801      	subs	r0, #1
  403a7c:	b01b      	add	sp, #108	; 0x6c
  403a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a82:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a84:	f242 730f 	movw	r3, #9999	; 0x270f
  403a88:	6013      	str	r3, [r2, #0]
  403a8a:	f1ba 0f00 	cmp.w	sl, #0
  403a8e:	d10d      	bne.n	403aac <_dtoa_r+0x8c>
  403a90:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403a94:	b955      	cbnz	r5, 403aac <_dtoa_r+0x8c>
  403a96:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a98:	488d      	ldr	r0, [pc, #564]	; (403cd0 <_dtoa_r+0x2b0>)
  403a9a:	2b00      	cmp	r3, #0
  403a9c:	d0ee      	beq.n	403a7c <_dtoa_r+0x5c>
  403a9e:	f100 0308 	add.w	r3, r0, #8
  403aa2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403aa4:	6013      	str	r3, [r2, #0]
  403aa6:	b01b      	add	sp, #108	; 0x6c
  403aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403aac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403aae:	4889      	ldr	r0, [pc, #548]	; (403cd4 <_dtoa_r+0x2b4>)
  403ab0:	2b00      	cmp	r3, #0
  403ab2:	d0e3      	beq.n	403a7c <_dtoa_r+0x5c>
  403ab4:	1cc3      	adds	r3, r0, #3
  403ab6:	e7f4      	b.n	403aa2 <_dtoa_r+0x82>
  403ab8:	2301      	movs	r3, #1
  403aba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403abe:	6033      	str	r3, [r6, #0]
  403ac0:	46ab      	mov	fp, r5
  403ac2:	e7c5      	b.n	403a50 <_dtoa_r+0x30>
  403ac4:	aa18      	add	r2, sp, #96	; 0x60
  403ac6:	ab19      	add	r3, sp, #100	; 0x64
  403ac8:	9201      	str	r2, [sp, #4]
  403aca:	9300      	str	r3, [sp, #0]
  403acc:	4652      	mov	r2, sl
  403ace:	465b      	mov	r3, fp
  403ad0:	4620      	mov	r0, r4
  403ad2:	f001 fd51 	bl	405578 <__d2b>
  403ad6:	0d2b      	lsrs	r3, r5, #20
  403ad8:	4681      	mov	r9, r0
  403ada:	d071      	beq.n	403bc0 <_dtoa_r+0x1a0>
  403adc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403ae0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403ae4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403ae6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403aea:	4650      	mov	r0, sl
  403aec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403af0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403af4:	2200      	movs	r2, #0
  403af6:	4b78      	ldr	r3, [pc, #480]	; (403cd8 <_dtoa_r+0x2b8>)
  403af8:	f002 fa82 	bl	406000 <__aeabi_dsub>
  403afc:	a36c      	add	r3, pc, #432	; (adr r3, 403cb0 <_dtoa_r+0x290>)
  403afe:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b02:	f002 fc31 	bl	406368 <__aeabi_dmul>
  403b06:	a36c      	add	r3, pc, #432	; (adr r3, 403cb8 <_dtoa_r+0x298>)
  403b08:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b0c:	f002 fa7a 	bl	406004 <__adddf3>
  403b10:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403b14:	4630      	mov	r0, r6
  403b16:	f002 fbc1 	bl	40629c <__aeabi_i2d>
  403b1a:	a369      	add	r3, pc, #420	; (adr r3, 403cc0 <_dtoa_r+0x2a0>)
  403b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b20:	f002 fc22 	bl	406368 <__aeabi_dmul>
  403b24:	4602      	mov	r2, r0
  403b26:	460b      	mov	r3, r1
  403b28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b2c:	f002 fa6a 	bl	406004 <__adddf3>
  403b30:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403b34:	f002 fec8 	bl	4068c8 <__aeabi_d2iz>
  403b38:	2200      	movs	r2, #0
  403b3a:	9002      	str	r0, [sp, #8]
  403b3c:	2300      	movs	r3, #0
  403b3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403b42:	f002 fe83 	bl	40684c <__aeabi_dcmplt>
  403b46:	2800      	cmp	r0, #0
  403b48:	f040 8173 	bne.w	403e32 <_dtoa_r+0x412>
  403b4c:	9d02      	ldr	r5, [sp, #8]
  403b4e:	2d16      	cmp	r5, #22
  403b50:	f200 815d 	bhi.w	403e0e <_dtoa_r+0x3ee>
  403b54:	4b61      	ldr	r3, [pc, #388]	; (403cdc <_dtoa_r+0x2bc>)
  403b56:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403b5a:	e9d3 0100 	ldrd	r0, r1, [r3]
  403b5e:	4652      	mov	r2, sl
  403b60:	465b      	mov	r3, fp
  403b62:	f002 fe91 	bl	406888 <__aeabi_dcmpgt>
  403b66:	2800      	cmp	r0, #0
  403b68:	f000 81c5 	beq.w	403ef6 <_dtoa_r+0x4d6>
  403b6c:	1e6b      	subs	r3, r5, #1
  403b6e:	9302      	str	r3, [sp, #8]
  403b70:	2300      	movs	r3, #0
  403b72:	930e      	str	r3, [sp, #56]	; 0x38
  403b74:	1bbf      	subs	r7, r7, r6
  403b76:	1e7b      	subs	r3, r7, #1
  403b78:	9306      	str	r3, [sp, #24]
  403b7a:	f100 8154 	bmi.w	403e26 <_dtoa_r+0x406>
  403b7e:	2300      	movs	r3, #0
  403b80:	9308      	str	r3, [sp, #32]
  403b82:	9b02      	ldr	r3, [sp, #8]
  403b84:	2b00      	cmp	r3, #0
  403b86:	f2c0 8145 	blt.w	403e14 <_dtoa_r+0x3f4>
  403b8a:	9a06      	ldr	r2, [sp, #24]
  403b8c:	930d      	str	r3, [sp, #52]	; 0x34
  403b8e:	4611      	mov	r1, r2
  403b90:	4419      	add	r1, r3
  403b92:	2300      	movs	r3, #0
  403b94:	9106      	str	r1, [sp, #24]
  403b96:	930c      	str	r3, [sp, #48]	; 0x30
  403b98:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b9a:	2b09      	cmp	r3, #9
  403b9c:	d82a      	bhi.n	403bf4 <_dtoa_r+0x1d4>
  403b9e:	2b05      	cmp	r3, #5
  403ba0:	f340 865b 	ble.w	40485a <_dtoa_r+0xe3a>
  403ba4:	3b04      	subs	r3, #4
  403ba6:	9324      	str	r3, [sp, #144]	; 0x90
  403ba8:	2500      	movs	r5, #0
  403baa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403bac:	3b02      	subs	r3, #2
  403bae:	2b03      	cmp	r3, #3
  403bb0:	f200 8642 	bhi.w	404838 <_dtoa_r+0xe18>
  403bb4:	e8df f013 	tbh	[pc, r3, lsl #1]
  403bb8:	02c903d4 	.word	0x02c903d4
  403bbc:	046103df 	.word	0x046103df
  403bc0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403bc2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403bc4:	443e      	add	r6, r7
  403bc6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403bca:	2b20      	cmp	r3, #32
  403bcc:	f340 818e 	ble.w	403eec <_dtoa_r+0x4cc>
  403bd0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403bd4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403bd8:	409d      	lsls	r5, r3
  403bda:	fa2a f000 	lsr.w	r0, sl, r0
  403bde:	4328      	orrs	r0, r5
  403be0:	f002 fb4c 	bl	40627c <__aeabi_ui2d>
  403be4:	2301      	movs	r3, #1
  403be6:	3e01      	subs	r6, #1
  403be8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403bec:	9314      	str	r3, [sp, #80]	; 0x50
  403bee:	e781      	b.n	403af4 <_dtoa_r+0xd4>
  403bf0:	483b      	ldr	r0, [pc, #236]	; (403ce0 <_dtoa_r+0x2c0>)
  403bf2:	e743      	b.n	403a7c <_dtoa_r+0x5c>
  403bf4:	2100      	movs	r1, #0
  403bf6:	6461      	str	r1, [r4, #68]	; 0x44
  403bf8:	4620      	mov	r0, r4
  403bfa:	9125      	str	r1, [sp, #148]	; 0x94
  403bfc:	f001 fa1e 	bl	40503c <_Balloc>
  403c00:	f04f 33ff 	mov.w	r3, #4294967295
  403c04:	930a      	str	r3, [sp, #40]	; 0x28
  403c06:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403c08:	930f      	str	r3, [sp, #60]	; 0x3c
  403c0a:	2301      	movs	r3, #1
  403c0c:	9004      	str	r0, [sp, #16]
  403c0e:	6420      	str	r0, [r4, #64]	; 0x40
  403c10:	9224      	str	r2, [sp, #144]	; 0x90
  403c12:	930b      	str	r3, [sp, #44]	; 0x2c
  403c14:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403c16:	2b00      	cmp	r3, #0
  403c18:	f2c0 80d9 	blt.w	403dce <_dtoa_r+0x3ae>
  403c1c:	9a02      	ldr	r2, [sp, #8]
  403c1e:	2a0e      	cmp	r2, #14
  403c20:	f300 80d5 	bgt.w	403dce <_dtoa_r+0x3ae>
  403c24:	4b2d      	ldr	r3, [pc, #180]	; (403cdc <_dtoa_r+0x2bc>)
  403c26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c2e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403c32:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403c34:	2b00      	cmp	r3, #0
  403c36:	f2c0 83ba 	blt.w	4043ae <_dtoa_r+0x98e>
  403c3a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403c3e:	4650      	mov	r0, sl
  403c40:	462a      	mov	r2, r5
  403c42:	4633      	mov	r3, r6
  403c44:	4659      	mov	r1, fp
  403c46:	f002 fcb9 	bl	4065bc <__aeabi_ddiv>
  403c4a:	f002 fe3d 	bl	4068c8 <__aeabi_d2iz>
  403c4e:	4680      	mov	r8, r0
  403c50:	f002 fb24 	bl	40629c <__aeabi_i2d>
  403c54:	462a      	mov	r2, r5
  403c56:	4633      	mov	r3, r6
  403c58:	f002 fb86 	bl	406368 <__aeabi_dmul>
  403c5c:	460b      	mov	r3, r1
  403c5e:	4602      	mov	r2, r0
  403c60:	4659      	mov	r1, fp
  403c62:	4650      	mov	r0, sl
  403c64:	f002 f9cc 	bl	406000 <__aeabi_dsub>
  403c68:	9d04      	ldr	r5, [sp, #16]
  403c6a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403c6e:	702b      	strb	r3, [r5, #0]
  403c70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c72:	2b01      	cmp	r3, #1
  403c74:	4606      	mov	r6, r0
  403c76:	460f      	mov	r7, r1
  403c78:	f105 0501 	add.w	r5, r5, #1
  403c7c:	d068      	beq.n	403d50 <_dtoa_r+0x330>
  403c7e:	2200      	movs	r2, #0
  403c80:	4b18      	ldr	r3, [pc, #96]	; (403ce4 <_dtoa_r+0x2c4>)
  403c82:	f002 fb71 	bl	406368 <__aeabi_dmul>
  403c86:	2200      	movs	r2, #0
  403c88:	2300      	movs	r3, #0
  403c8a:	4606      	mov	r6, r0
  403c8c:	460f      	mov	r7, r1
  403c8e:	f002 fdd3 	bl	406838 <__aeabi_dcmpeq>
  403c92:	2800      	cmp	r0, #0
  403c94:	f040 8088 	bne.w	403da8 <_dtoa_r+0x388>
  403c98:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403c9c:	f04f 0a00 	mov.w	sl, #0
  403ca0:	f8df b040 	ldr.w	fp, [pc, #64]	; 403ce4 <_dtoa_r+0x2c4>
  403ca4:	940c      	str	r4, [sp, #48]	; 0x30
  403ca6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403caa:	e028      	b.n	403cfe <_dtoa_r+0x2de>
  403cac:	f3af 8000 	nop.w
  403cb0:	636f4361 	.word	0x636f4361
  403cb4:	3fd287a7 	.word	0x3fd287a7
  403cb8:	8b60c8b3 	.word	0x8b60c8b3
  403cbc:	3fc68a28 	.word	0x3fc68a28
  403cc0:	509f79fb 	.word	0x509f79fb
  403cc4:	3fd34413 	.word	0x3fd34413
  403cc8:	7ff00000 	.word	0x7ff00000
  403ccc:	00406d61 	.word	0x00406d61
  403cd0:	00406d84 	.word	0x00406d84
  403cd4:	00406d90 	.word	0x00406d90
  403cd8:	3ff80000 	.word	0x3ff80000
  403cdc:	00406dd0 	.word	0x00406dd0
  403ce0:	00406d60 	.word	0x00406d60
  403ce4:	40240000 	.word	0x40240000
  403ce8:	f002 fb3e 	bl	406368 <__aeabi_dmul>
  403cec:	2200      	movs	r2, #0
  403cee:	2300      	movs	r3, #0
  403cf0:	4606      	mov	r6, r0
  403cf2:	460f      	mov	r7, r1
  403cf4:	f002 fda0 	bl	406838 <__aeabi_dcmpeq>
  403cf8:	2800      	cmp	r0, #0
  403cfa:	f040 83c1 	bne.w	404480 <_dtoa_r+0xa60>
  403cfe:	4642      	mov	r2, r8
  403d00:	464b      	mov	r3, r9
  403d02:	4630      	mov	r0, r6
  403d04:	4639      	mov	r1, r7
  403d06:	f002 fc59 	bl	4065bc <__aeabi_ddiv>
  403d0a:	f002 fddd 	bl	4068c8 <__aeabi_d2iz>
  403d0e:	4604      	mov	r4, r0
  403d10:	f002 fac4 	bl	40629c <__aeabi_i2d>
  403d14:	4642      	mov	r2, r8
  403d16:	464b      	mov	r3, r9
  403d18:	f002 fb26 	bl	406368 <__aeabi_dmul>
  403d1c:	4602      	mov	r2, r0
  403d1e:	460b      	mov	r3, r1
  403d20:	4630      	mov	r0, r6
  403d22:	4639      	mov	r1, r7
  403d24:	f002 f96c 	bl	406000 <__aeabi_dsub>
  403d28:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403d2c:	9e04      	ldr	r6, [sp, #16]
  403d2e:	f805 eb01 	strb.w	lr, [r5], #1
  403d32:	eba5 0e06 	sub.w	lr, r5, r6
  403d36:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403d38:	45b6      	cmp	lr, r6
  403d3a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403d3e:	4652      	mov	r2, sl
  403d40:	465b      	mov	r3, fp
  403d42:	d1d1      	bne.n	403ce8 <_dtoa_r+0x2c8>
  403d44:	46a0      	mov	r8, r4
  403d46:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403d4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d4c:	4606      	mov	r6, r0
  403d4e:	460f      	mov	r7, r1
  403d50:	4632      	mov	r2, r6
  403d52:	463b      	mov	r3, r7
  403d54:	4630      	mov	r0, r6
  403d56:	4639      	mov	r1, r7
  403d58:	f002 f954 	bl	406004 <__adddf3>
  403d5c:	4606      	mov	r6, r0
  403d5e:	460f      	mov	r7, r1
  403d60:	4602      	mov	r2, r0
  403d62:	460b      	mov	r3, r1
  403d64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d68:	f002 fd70 	bl	40684c <__aeabi_dcmplt>
  403d6c:	b948      	cbnz	r0, 403d82 <_dtoa_r+0x362>
  403d6e:	4632      	mov	r2, r6
  403d70:	463b      	mov	r3, r7
  403d72:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d76:	f002 fd5f 	bl	406838 <__aeabi_dcmpeq>
  403d7a:	b1a8      	cbz	r0, 403da8 <_dtoa_r+0x388>
  403d7c:	f018 0f01 	tst.w	r8, #1
  403d80:	d012      	beq.n	403da8 <_dtoa_r+0x388>
  403d82:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403d86:	9a04      	ldr	r2, [sp, #16]
  403d88:	1e6b      	subs	r3, r5, #1
  403d8a:	e004      	b.n	403d96 <_dtoa_r+0x376>
  403d8c:	429a      	cmp	r2, r3
  403d8e:	f000 8401 	beq.w	404594 <_dtoa_r+0xb74>
  403d92:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403d96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403d9a:	f103 0501 	add.w	r5, r3, #1
  403d9e:	d0f5      	beq.n	403d8c <_dtoa_r+0x36c>
  403da0:	f108 0801 	add.w	r8, r8, #1
  403da4:	f883 8000 	strb.w	r8, [r3]
  403da8:	4649      	mov	r1, r9
  403daa:	4620      	mov	r0, r4
  403dac:	f001 f96c 	bl	405088 <_Bfree>
  403db0:	2200      	movs	r2, #0
  403db2:	9b02      	ldr	r3, [sp, #8]
  403db4:	702a      	strb	r2, [r5, #0]
  403db6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403db8:	3301      	adds	r3, #1
  403dba:	6013      	str	r3, [r2, #0]
  403dbc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403dbe:	2b00      	cmp	r3, #0
  403dc0:	f000 839e 	beq.w	404500 <_dtoa_r+0xae0>
  403dc4:	9804      	ldr	r0, [sp, #16]
  403dc6:	601d      	str	r5, [r3, #0]
  403dc8:	b01b      	add	sp, #108	; 0x6c
  403dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403dd0:	2a00      	cmp	r2, #0
  403dd2:	d03e      	beq.n	403e52 <_dtoa_r+0x432>
  403dd4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403dd6:	2a01      	cmp	r2, #1
  403dd8:	f340 8311 	ble.w	4043fe <_dtoa_r+0x9de>
  403ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403dde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403de0:	1e5f      	subs	r7, r3, #1
  403de2:	42ba      	cmp	r2, r7
  403de4:	f2c0 838f 	blt.w	404506 <_dtoa_r+0xae6>
  403de8:	1bd7      	subs	r7, r2, r7
  403dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403dec:	2b00      	cmp	r3, #0
  403dee:	f2c0 848b 	blt.w	404708 <_dtoa_r+0xce8>
  403df2:	9d08      	ldr	r5, [sp, #32]
  403df4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403df6:	9a08      	ldr	r2, [sp, #32]
  403df8:	441a      	add	r2, r3
  403dfa:	9208      	str	r2, [sp, #32]
  403dfc:	9a06      	ldr	r2, [sp, #24]
  403dfe:	2101      	movs	r1, #1
  403e00:	441a      	add	r2, r3
  403e02:	4620      	mov	r0, r4
  403e04:	9206      	str	r2, [sp, #24]
  403e06:	f001 f9d9 	bl	4051bc <__i2b>
  403e0a:	4606      	mov	r6, r0
  403e0c:	e024      	b.n	403e58 <_dtoa_r+0x438>
  403e0e:	2301      	movs	r3, #1
  403e10:	930e      	str	r3, [sp, #56]	; 0x38
  403e12:	e6af      	b.n	403b74 <_dtoa_r+0x154>
  403e14:	9a08      	ldr	r2, [sp, #32]
  403e16:	9b02      	ldr	r3, [sp, #8]
  403e18:	1ad2      	subs	r2, r2, r3
  403e1a:	425b      	negs	r3, r3
  403e1c:	930c      	str	r3, [sp, #48]	; 0x30
  403e1e:	2300      	movs	r3, #0
  403e20:	9208      	str	r2, [sp, #32]
  403e22:	930d      	str	r3, [sp, #52]	; 0x34
  403e24:	e6b8      	b.n	403b98 <_dtoa_r+0x178>
  403e26:	f1c7 0301 	rsb	r3, r7, #1
  403e2a:	9308      	str	r3, [sp, #32]
  403e2c:	2300      	movs	r3, #0
  403e2e:	9306      	str	r3, [sp, #24]
  403e30:	e6a7      	b.n	403b82 <_dtoa_r+0x162>
  403e32:	9d02      	ldr	r5, [sp, #8]
  403e34:	4628      	mov	r0, r5
  403e36:	f002 fa31 	bl	40629c <__aeabi_i2d>
  403e3a:	4602      	mov	r2, r0
  403e3c:	460b      	mov	r3, r1
  403e3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403e42:	f002 fcf9 	bl	406838 <__aeabi_dcmpeq>
  403e46:	2800      	cmp	r0, #0
  403e48:	f47f ae80 	bne.w	403b4c <_dtoa_r+0x12c>
  403e4c:	1e6b      	subs	r3, r5, #1
  403e4e:	9302      	str	r3, [sp, #8]
  403e50:	e67c      	b.n	403b4c <_dtoa_r+0x12c>
  403e52:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403e54:	9d08      	ldr	r5, [sp, #32]
  403e56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403e58:	2d00      	cmp	r5, #0
  403e5a:	dd0c      	ble.n	403e76 <_dtoa_r+0x456>
  403e5c:	9906      	ldr	r1, [sp, #24]
  403e5e:	2900      	cmp	r1, #0
  403e60:	460b      	mov	r3, r1
  403e62:	dd08      	ble.n	403e76 <_dtoa_r+0x456>
  403e64:	42a9      	cmp	r1, r5
  403e66:	9a08      	ldr	r2, [sp, #32]
  403e68:	bfa8      	it	ge
  403e6a:	462b      	movge	r3, r5
  403e6c:	1ad2      	subs	r2, r2, r3
  403e6e:	1aed      	subs	r5, r5, r3
  403e70:	1acb      	subs	r3, r1, r3
  403e72:	9208      	str	r2, [sp, #32]
  403e74:	9306      	str	r3, [sp, #24]
  403e76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e78:	b1d3      	cbz	r3, 403eb0 <_dtoa_r+0x490>
  403e7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e7c:	2b00      	cmp	r3, #0
  403e7e:	f000 82b7 	beq.w	4043f0 <_dtoa_r+0x9d0>
  403e82:	2f00      	cmp	r7, #0
  403e84:	dd10      	ble.n	403ea8 <_dtoa_r+0x488>
  403e86:	4631      	mov	r1, r6
  403e88:	463a      	mov	r2, r7
  403e8a:	4620      	mov	r0, r4
  403e8c:	f001 fa32 	bl	4052f4 <__pow5mult>
  403e90:	464a      	mov	r2, r9
  403e92:	4601      	mov	r1, r0
  403e94:	4606      	mov	r6, r0
  403e96:	4620      	mov	r0, r4
  403e98:	f001 f99a 	bl	4051d0 <__multiply>
  403e9c:	4649      	mov	r1, r9
  403e9e:	4680      	mov	r8, r0
  403ea0:	4620      	mov	r0, r4
  403ea2:	f001 f8f1 	bl	405088 <_Bfree>
  403ea6:	46c1      	mov	r9, r8
  403ea8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403eaa:	1bda      	subs	r2, r3, r7
  403eac:	f040 82a1 	bne.w	4043f2 <_dtoa_r+0x9d2>
  403eb0:	2101      	movs	r1, #1
  403eb2:	4620      	mov	r0, r4
  403eb4:	f001 f982 	bl	4051bc <__i2b>
  403eb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403eba:	2b00      	cmp	r3, #0
  403ebc:	4680      	mov	r8, r0
  403ebe:	dd1c      	ble.n	403efa <_dtoa_r+0x4da>
  403ec0:	4601      	mov	r1, r0
  403ec2:	461a      	mov	r2, r3
  403ec4:	4620      	mov	r0, r4
  403ec6:	f001 fa15 	bl	4052f4 <__pow5mult>
  403eca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ecc:	2b01      	cmp	r3, #1
  403ece:	4680      	mov	r8, r0
  403ed0:	f340 8254 	ble.w	40437c <_dtoa_r+0x95c>
  403ed4:	2300      	movs	r3, #0
  403ed6:	930c      	str	r3, [sp, #48]	; 0x30
  403ed8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403edc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403ee0:	6918      	ldr	r0, [r3, #16]
  403ee2:	f001 f91b 	bl	40511c <__hi0bits>
  403ee6:	f1c0 0020 	rsb	r0, r0, #32
  403eea:	e010      	b.n	403f0e <_dtoa_r+0x4ee>
  403eec:	f1c3 0520 	rsb	r5, r3, #32
  403ef0:	fa0a f005 	lsl.w	r0, sl, r5
  403ef4:	e674      	b.n	403be0 <_dtoa_r+0x1c0>
  403ef6:	900e      	str	r0, [sp, #56]	; 0x38
  403ef8:	e63c      	b.n	403b74 <_dtoa_r+0x154>
  403efa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403efc:	2b01      	cmp	r3, #1
  403efe:	f340 8287 	ble.w	404410 <_dtoa_r+0x9f0>
  403f02:	2300      	movs	r3, #0
  403f04:	930c      	str	r3, [sp, #48]	; 0x30
  403f06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403f08:	2001      	movs	r0, #1
  403f0a:	2b00      	cmp	r3, #0
  403f0c:	d1e4      	bne.n	403ed8 <_dtoa_r+0x4b8>
  403f0e:	9a06      	ldr	r2, [sp, #24]
  403f10:	4410      	add	r0, r2
  403f12:	f010 001f 	ands.w	r0, r0, #31
  403f16:	f000 80a1 	beq.w	40405c <_dtoa_r+0x63c>
  403f1a:	f1c0 0320 	rsb	r3, r0, #32
  403f1e:	2b04      	cmp	r3, #4
  403f20:	f340 849e 	ble.w	404860 <_dtoa_r+0xe40>
  403f24:	9b08      	ldr	r3, [sp, #32]
  403f26:	f1c0 001c 	rsb	r0, r0, #28
  403f2a:	4403      	add	r3, r0
  403f2c:	9308      	str	r3, [sp, #32]
  403f2e:	4613      	mov	r3, r2
  403f30:	4403      	add	r3, r0
  403f32:	4405      	add	r5, r0
  403f34:	9306      	str	r3, [sp, #24]
  403f36:	9b08      	ldr	r3, [sp, #32]
  403f38:	2b00      	cmp	r3, #0
  403f3a:	dd05      	ble.n	403f48 <_dtoa_r+0x528>
  403f3c:	4649      	mov	r1, r9
  403f3e:	461a      	mov	r2, r3
  403f40:	4620      	mov	r0, r4
  403f42:	f001 fa27 	bl	405394 <__lshift>
  403f46:	4681      	mov	r9, r0
  403f48:	9b06      	ldr	r3, [sp, #24]
  403f4a:	2b00      	cmp	r3, #0
  403f4c:	dd05      	ble.n	403f5a <_dtoa_r+0x53a>
  403f4e:	4641      	mov	r1, r8
  403f50:	461a      	mov	r2, r3
  403f52:	4620      	mov	r0, r4
  403f54:	f001 fa1e 	bl	405394 <__lshift>
  403f58:	4680      	mov	r8, r0
  403f5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403f5c:	2b00      	cmp	r3, #0
  403f5e:	f040 8086 	bne.w	40406e <_dtoa_r+0x64e>
  403f62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f64:	2b00      	cmp	r3, #0
  403f66:	f340 8266 	ble.w	404436 <_dtoa_r+0xa16>
  403f6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f6c:	2b00      	cmp	r3, #0
  403f6e:	f000 8098 	beq.w	4040a2 <_dtoa_r+0x682>
  403f72:	2d00      	cmp	r5, #0
  403f74:	dd05      	ble.n	403f82 <_dtoa_r+0x562>
  403f76:	4631      	mov	r1, r6
  403f78:	462a      	mov	r2, r5
  403f7a:	4620      	mov	r0, r4
  403f7c:	f001 fa0a 	bl	405394 <__lshift>
  403f80:	4606      	mov	r6, r0
  403f82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f84:	2b00      	cmp	r3, #0
  403f86:	f040 8337 	bne.w	4045f8 <_dtoa_r+0xbd8>
  403f8a:	9606      	str	r6, [sp, #24]
  403f8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f8e:	9a04      	ldr	r2, [sp, #16]
  403f90:	f8dd b018 	ldr.w	fp, [sp, #24]
  403f94:	3b01      	subs	r3, #1
  403f96:	18d3      	adds	r3, r2, r3
  403f98:	930b      	str	r3, [sp, #44]	; 0x2c
  403f9a:	f00a 0301 	and.w	r3, sl, #1
  403f9e:	930c      	str	r3, [sp, #48]	; 0x30
  403fa0:	4617      	mov	r7, r2
  403fa2:	46c2      	mov	sl, r8
  403fa4:	4651      	mov	r1, sl
  403fa6:	4648      	mov	r0, r9
  403fa8:	f7ff fca4 	bl	4038f4 <quorem>
  403fac:	4631      	mov	r1, r6
  403fae:	4605      	mov	r5, r0
  403fb0:	4648      	mov	r0, r9
  403fb2:	f001 fa41 	bl	405438 <__mcmp>
  403fb6:	465a      	mov	r2, fp
  403fb8:	900a      	str	r0, [sp, #40]	; 0x28
  403fba:	4651      	mov	r1, sl
  403fbc:	4620      	mov	r0, r4
  403fbe:	f001 fa57 	bl	405470 <__mdiff>
  403fc2:	68c2      	ldr	r2, [r0, #12]
  403fc4:	4680      	mov	r8, r0
  403fc6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403fca:	2a00      	cmp	r2, #0
  403fcc:	f040 822b 	bne.w	404426 <_dtoa_r+0xa06>
  403fd0:	4601      	mov	r1, r0
  403fd2:	4648      	mov	r0, r9
  403fd4:	9308      	str	r3, [sp, #32]
  403fd6:	f001 fa2f 	bl	405438 <__mcmp>
  403fda:	4641      	mov	r1, r8
  403fdc:	9006      	str	r0, [sp, #24]
  403fde:	4620      	mov	r0, r4
  403fe0:	f001 f852 	bl	405088 <_Bfree>
  403fe4:	9a06      	ldr	r2, [sp, #24]
  403fe6:	9b08      	ldr	r3, [sp, #32]
  403fe8:	b932      	cbnz	r2, 403ff8 <_dtoa_r+0x5d8>
  403fea:	9924      	ldr	r1, [sp, #144]	; 0x90
  403fec:	b921      	cbnz	r1, 403ff8 <_dtoa_r+0x5d8>
  403fee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403ff0:	2a00      	cmp	r2, #0
  403ff2:	f000 83ef 	beq.w	4047d4 <_dtoa_r+0xdb4>
  403ff6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403ff8:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ffa:	2900      	cmp	r1, #0
  403ffc:	f2c0 829f 	blt.w	40453e <_dtoa_r+0xb1e>
  404000:	d105      	bne.n	40400e <_dtoa_r+0x5ee>
  404002:	9924      	ldr	r1, [sp, #144]	; 0x90
  404004:	b919      	cbnz	r1, 40400e <_dtoa_r+0x5ee>
  404006:	990c      	ldr	r1, [sp, #48]	; 0x30
  404008:	2900      	cmp	r1, #0
  40400a:	f000 8298 	beq.w	40453e <_dtoa_r+0xb1e>
  40400e:	2a00      	cmp	r2, #0
  404010:	f300 8306 	bgt.w	404620 <_dtoa_r+0xc00>
  404014:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404016:	703b      	strb	r3, [r7, #0]
  404018:	f107 0801 	add.w	r8, r7, #1
  40401c:	4297      	cmp	r7, r2
  40401e:	4645      	mov	r5, r8
  404020:	f000 830c 	beq.w	40463c <_dtoa_r+0xc1c>
  404024:	4649      	mov	r1, r9
  404026:	2300      	movs	r3, #0
  404028:	220a      	movs	r2, #10
  40402a:	4620      	mov	r0, r4
  40402c:	f001 f836 	bl	40509c <__multadd>
  404030:	455e      	cmp	r6, fp
  404032:	4681      	mov	r9, r0
  404034:	4631      	mov	r1, r6
  404036:	f04f 0300 	mov.w	r3, #0
  40403a:	f04f 020a 	mov.w	r2, #10
  40403e:	4620      	mov	r0, r4
  404040:	f000 81eb 	beq.w	40441a <_dtoa_r+0x9fa>
  404044:	f001 f82a 	bl	40509c <__multadd>
  404048:	4659      	mov	r1, fp
  40404a:	4606      	mov	r6, r0
  40404c:	2300      	movs	r3, #0
  40404e:	220a      	movs	r2, #10
  404050:	4620      	mov	r0, r4
  404052:	f001 f823 	bl	40509c <__multadd>
  404056:	4647      	mov	r7, r8
  404058:	4683      	mov	fp, r0
  40405a:	e7a3      	b.n	403fa4 <_dtoa_r+0x584>
  40405c:	201c      	movs	r0, #28
  40405e:	9b08      	ldr	r3, [sp, #32]
  404060:	4403      	add	r3, r0
  404062:	9308      	str	r3, [sp, #32]
  404064:	9b06      	ldr	r3, [sp, #24]
  404066:	4403      	add	r3, r0
  404068:	4405      	add	r5, r0
  40406a:	9306      	str	r3, [sp, #24]
  40406c:	e763      	b.n	403f36 <_dtoa_r+0x516>
  40406e:	4641      	mov	r1, r8
  404070:	4648      	mov	r0, r9
  404072:	f001 f9e1 	bl	405438 <__mcmp>
  404076:	2800      	cmp	r0, #0
  404078:	f6bf af73 	bge.w	403f62 <_dtoa_r+0x542>
  40407c:	9f02      	ldr	r7, [sp, #8]
  40407e:	4649      	mov	r1, r9
  404080:	2300      	movs	r3, #0
  404082:	220a      	movs	r2, #10
  404084:	4620      	mov	r0, r4
  404086:	3f01      	subs	r7, #1
  404088:	9702      	str	r7, [sp, #8]
  40408a:	f001 f807 	bl	40509c <__multadd>
  40408e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404090:	4681      	mov	r9, r0
  404092:	2b00      	cmp	r3, #0
  404094:	f040 83b6 	bne.w	404804 <_dtoa_r+0xde4>
  404098:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40409a:	2b00      	cmp	r3, #0
  40409c:	f340 83bf 	ble.w	40481e <_dtoa_r+0xdfe>
  4040a0:	930a      	str	r3, [sp, #40]	; 0x28
  4040a2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4040a6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4040a8:	465d      	mov	r5, fp
  4040aa:	e002      	b.n	4040b2 <_dtoa_r+0x692>
  4040ac:	f000 fff6 	bl	40509c <__multadd>
  4040b0:	4681      	mov	r9, r0
  4040b2:	4641      	mov	r1, r8
  4040b4:	4648      	mov	r0, r9
  4040b6:	f7ff fc1d 	bl	4038f4 <quorem>
  4040ba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4040be:	f805 ab01 	strb.w	sl, [r5], #1
  4040c2:	eba5 030b 	sub.w	r3, r5, fp
  4040c6:	42bb      	cmp	r3, r7
  4040c8:	f04f 020a 	mov.w	r2, #10
  4040cc:	f04f 0300 	mov.w	r3, #0
  4040d0:	4649      	mov	r1, r9
  4040d2:	4620      	mov	r0, r4
  4040d4:	dbea      	blt.n	4040ac <_dtoa_r+0x68c>
  4040d6:	9b04      	ldr	r3, [sp, #16]
  4040d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4040da:	2a01      	cmp	r2, #1
  4040dc:	bfac      	ite	ge
  4040de:	189b      	addge	r3, r3, r2
  4040e0:	3301      	addlt	r3, #1
  4040e2:	461d      	mov	r5, r3
  4040e4:	f04f 0b00 	mov.w	fp, #0
  4040e8:	4649      	mov	r1, r9
  4040ea:	2201      	movs	r2, #1
  4040ec:	4620      	mov	r0, r4
  4040ee:	f001 f951 	bl	405394 <__lshift>
  4040f2:	4641      	mov	r1, r8
  4040f4:	4681      	mov	r9, r0
  4040f6:	f001 f99f 	bl	405438 <__mcmp>
  4040fa:	2800      	cmp	r0, #0
  4040fc:	f340 823d 	ble.w	40457a <_dtoa_r+0xb5a>
  404100:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404104:	9904      	ldr	r1, [sp, #16]
  404106:	1e6b      	subs	r3, r5, #1
  404108:	e004      	b.n	404114 <_dtoa_r+0x6f4>
  40410a:	428b      	cmp	r3, r1
  40410c:	f000 81ae 	beq.w	40446c <_dtoa_r+0xa4c>
  404110:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404114:	2a39      	cmp	r2, #57	; 0x39
  404116:	f103 0501 	add.w	r5, r3, #1
  40411a:	d0f6      	beq.n	40410a <_dtoa_r+0x6ea>
  40411c:	3201      	adds	r2, #1
  40411e:	701a      	strb	r2, [r3, #0]
  404120:	4641      	mov	r1, r8
  404122:	4620      	mov	r0, r4
  404124:	f000 ffb0 	bl	405088 <_Bfree>
  404128:	2e00      	cmp	r6, #0
  40412a:	f43f ae3d 	beq.w	403da8 <_dtoa_r+0x388>
  40412e:	f1bb 0f00 	cmp.w	fp, #0
  404132:	d005      	beq.n	404140 <_dtoa_r+0x720>
  404134:	45b3      	cmp	fp, r6
  404136:	d003      	beq.n	404140 <_dtoa_r+0x720>
  404138:	4659      	mov	r1, fp
  40413a:	4620      	mov	r0, r4
  40413c:	f000 ffa4 	bl	405088 <_Bfree>
  404140:	4631      	mov	r1, r6
  404142:	4620      	mov	r0, r4
  404144:	f000 ffa0 	bl	405088 <_Bfree>
  404148:	e62e      	b.n	403da8 <_dtoa_r+0x388>
  40414a:	2300      	movs	r3, #0
  40414c:	930b      	str	r3, [sp, #44]	; 0x2c
  40414e:	9b02      	ldr	r3, [sp, #8]
  404150:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404152:	4413      	add	r3, r2
  404154:	930f      	str	r3, [sp, #60]	; 0x3c
  404156:	3301      	adds	r3, #1
  404158:	2b01      	cmp	r3, #1
  40415a:	461f      	mov	r7, r3
  40415c:	461e      	mov	r6, r3
  40415e:	930a      	str	r3, [sp, #40]	; 0x28
  404160:	bfb8      	it	lt
  404162:	2701      	movlt	r7, #1
  404164:	2100      	movs	r1, #0
  404166:	2f17      	cmp	r7, #23
  404168:	6461      	str	r1, [r4, #68]	; 0x44
  40416a:	d90a      	bls.n	404182 <_dtoa_r+0x762>
  40416c:	2201      	movs	r2, #1
  40416e:	2304      	movs	r3, #4
  404170:	005b      	lsls	r3, r3, #1
  404172:	f103 0014 	add.w	r0, r3, #20
  404176:	4287      	cmp	r7, r0
  404178:	4611      	mov	r1, r2
  40417a:	f102 0201 	add.w	r2, r2, #1
  40417e:	d2f7      	bcs.n	404170 <_dtoa_r+0x750>
  404180:	6461      	str	r1, [r4, #68]	; 0x44
  404182:	4620      	mov	r0, r4
  404184:	f000 ff5a 	bl	40503c <_Balloc>
  404188:	2e0e      	cmp	r6, #14
  40418a:	9004      	str	r0, [sp, #16]
  40418c:	6420      	str	r0, [r4, #64]	; 0x40
  40418e:	f63f ad41 	bhi.w	403c14 <_dtoa_r+0x1f4>
  404192:	2d00      	cmp	r5, #0
  404194:	f43f ad3e 	beq.w	403c14 <_dtoa_r+0x1f4>
  404198:	9902      	ldr	r1, [sp, #8]
  40419a:	2900      	cmp	r1, #0
  40419c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4041a0:	f340 8202 	ble.w	4045a8 <_dtoa_r+0xb88>
  4041a4:	4bb8      	ldr	r3, [pc, #736]	; (404488 <_dtoa_r+0xa68>)
  4041a6:	f001 020f 	and.w	r2, r1, #15
  4041aa:	110d      	asrs	r5, r1, #4
  4041ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4041b0:	06e9      	lsls	r1, r5, #27
  4041b2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4041b6:	f140 81ae 	bpl.w	404516 <_dtoa_r+0xaf6>
  4041ba:	4bb4      	ldr	r3, [pc, #720]	; (40448c <_dtoa_r+0xa6c>)
  4041bc:	4650      	mov	r0, sl
  4041be:	4659      	mov	r1, fp
  4041c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4041c4:	f002 f9fa 	bl	4065bc <__aeabi_ddiv>
  4041c8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4041cc:	f005 050f 	and.w	r5, r5, #15
  4041d0:	f04f 0a03 	mov.w	sl, #3
  4041d4:	b18d      	cbz	r5, 4041fa <_dtoa_r+0x7da>
  4041d6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40448c <_dtoa_r+0xa6c>
  4041da:	07ea      	lsls	r2, r5, #31
  4041dc:	d509      	bpl.n	4041f2 <_dtoa_r+0x7d2>
  4041de:	4630      	mov	r0, r6
  4041e0:	4639      	mov	r1, r7
  4041e2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4041e6:	f002 f8bf 	bl	406368 <__aeabi_dmul>
  4041ea:	f10a 0a01 	add.w	sl, sl, #1
  4041ee:	4606      	mov	r6, r0
  4041f0:	460f      	mov	r7, r1
  4041f2:	106d      	asrs	r5, r5, #1
  4041f4:	f108 0808 	add.w	r8, r8, #8
  4041f8:	d1ef      	bne.n	4041da <_dtoa_r+0x7ba>
  4041fa:	463b      	mov	r3, r7
  4041fc:	4632      	mov	r2, r6
  4041fe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404202:	f002 f9db 	bl	4065bc <__aeabi_ddiv>
  404206:	4607      	mov	r7, r0
  404208:	4688      	mov	r8, r1
  40420a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40420c:	b143      	cbz	r3, 404220 <_dtoa_r+0x800>
  40420e:	2200      	movs	r2, #0
  404210:	4b9f      	ldr	r3, [pc, #636]	; (404490 <_dtoa_r+0xa70>)
  404212:	4638      	mov	r0, r7
  404214:	4641      	mov	r1, r8
  404216:	f002 fb19 	bl	40684c <__aeabi_dcmplt>
  40421a:	2800      	cmp	r0, #0
  40421c:	f040 8286 	bne.w	40472c <_dtoa_r+0xd0c>
  404220:	4650      	mov	r0, sl
  404222:	f002 f83b 	bl	40629c <__aeabi_i2d>
  404226:	463a      	mov	r2, r7
  404228:	4643      	mov	r3, r8
  40422a:	f002 f89d 	bl	406368 <__aeabi_dmul>
  40422e:	4b99      	ldr	r3, [pc, #612]	; (404494 <_dtoa_r+0xa74>)
  404230:	2200      	movs	r2, #0
  404232:	f001 fee7 	bl	406004 <__adddf3>
  404236:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404238:	4605      	mov	r5, r0
  40423a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40423e:	2b00      	cmp	r3, #0
  404240:	f000 813e 	beq.w	4044c0 <_dtoa_r+0xaa0>
  404244:	9b02      	ldr	r3, [sp, #8]
  404246:	9315      	str	r3, [sp, #84]	; 0x54
  404248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40424a:	9312      	str	r3, [sp, #72]	; 0x48
  40424c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40424e:	2b00      	cmp	r3, #0
  404250:	f000 81fa 	beq.w	404648 <_dtoa_r+0xc28>
  404254:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404256:	4b8c      	ldr	r3, [pc, #560]	; (404488 <_dtoa_r+0xa68>)
  404258:	498f      	ldr	r1, [pc, #572]	; (404498 <_dtoa_r+0xa78>)
  40425a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40425e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404262:	2000      	movs	r0, #0
  404264:	f002 f9aa 	bl	4065bc <__aeabi_ddiv>
  404268:	462a      	mov	r2, r5
  40426a:	4633      	mov	r3, r6
  40426c:	f001 fec8 	bl	406000 <__aeabi_dsub>
  404270:	4682      	mov	sl, r0
  404272:	468b      	mov	fp, r1
  404274:	4638      	mov	r0, r7
  404276:	4641      	mov	r1, r8
  404278:	f002 fb26 	bl	4068c8 <__aeabi_d2iz>
  40427c:	4605      	mov	r5, r0
  40427e:	f002 f80d 	bl	40629c <__aeabi_i2d>
  404282:	4602      	mov	r2, r0
  404284:	460b      	mov	r3, r1
  404286:	4638      	mov	r0, r7
  404288:	4641      	mov	r1, r8
  40428a:	f001 feb9 	bl	406000 <__aeabi_dsub>
  40428e:	3530      	adds	r5, #48	; 0x30
  404290:	fa5f f885 	uxtb.w	r8, r5
  404294:	9d04      	ldr	r5, [sp, #16]
  404296:	4606      	mov	r6, r0
  404298:	460f      	mov	r7, r1
  40429a:	f885 8000 	strb.w	r8, [r5]
  40429e:	4602      	mov	r2, r0
  4042a0:	460b      	mov	r3, r1
  4042a2:	4650      	mov	r0, sl
  4042a4:	4659      	mov	r1, fp
  4042a6:	3501      	adds	r5, #1
  4042a8:	f002 faee 	bl	406888 <__aeabi_dcmpgt>
  4042ac:	2800      	cmp	r0, #0
  4042ae:	d154      	bne.n	40435a <_dtoa_r+0x93a>
  4042b0:	4632      	mov	r2, r6
  4042b2:	463b      	mov	r3, r7
  4042b4:	2000      	movs	r0, #0
  4042b6:	4976      	ldr	r1, [pc, #472]	; (404490 <_dtoa_r+0xa70>)
  4042b8:	f001 fea2 	bl	406000 <__aeabi_dsub>
  4042bc:	4602      	mov	r2, r0
  4042be:	460b      	mov	r3, r1
  4042c0:	4650      	mov	r0, sl
  4042c2:	4659      	mov	r1, fp
  4042c4:	f002 fae0 	bl	406888 <__aeabi_dcmpgt>
  4042c8:	2800      	cmp	r0, #0
  4042ca:	f040 8270 	bne.w	4047ae <_dtoa_r+0xd8e>
  4042ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4042d0:	2a01      	cmp	r2, #1
  4042d2:	f000 8111 	beq.w	4044f8 <_dtoa_r+0xad8>
  4042d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4042d8:	9a04      	ldr	r2, [sp, #16]
  4042da:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4042de:	4413      	add	r3, r2
  4042e0:	4699      	mov	r9, r3
  4042e2:	e00d      	b.n	404300 <_dtoa_r+0x8e0>
  4042e4:	2000      	movs	r0, #0
  4042e6:	496a      	ldr	r1, [pc, #424]	; (404490 <_dtoa_r+0xa70>)
  4042e8:	f001 fe8a 	bl	406000 <__aeabi_dsub>
  4042ec:	4652      	mov	r2, sl
  4042ee:	465b      	mov	r3, fp
  4042f0:	f002 faac 	bl	40684c <__aeabi_dcmplt>
  4042f4:	2800      	cmp	r0, #0
  4042f6:	f040 8258 	bne.w	4047aa <_dtoa_r+0xd8a>
  4042fa:	454d      	cmp	r5, r9
  4042fc:	f000 80fa 	beq.w	4044f4 <_dtoa_r+0xad4>
  404300:	4650      	mov	r0, sl
  404302:	4659      	mov	r1, fp
  404304:	2200      	movs	r2, #0
  404306:	4b65      	ldr	r3, [pc, #404]	; (40449c <_dtoa_r+0xa7c>)
  404308:	f002 f82e 	bl	406368 <__aeabi_dmul>
  40430c:	2200      	movs	r2, #0
  40430e:	4b63      	ldr	r3, [pc, #396]	; (40449c <_dtoa_r+0xa7c>)
  404310:	4682      	mov	sl, r0
  404312:	468b      	mov	fp, r1
  404314:	4630      	mov	r0, r6
  404316:	4639      	mov	r1, r7
  404318:	f002 f826 	bl	406368 <__aeabi_dmul>
  40431c:	460f      	mov	r7, r1
  40431e:	4606      	mov	r6, r0
  404320:	f002 fad2 	bl	4068c8 <__aeabi_d2iz>
  404324:	4680      	mov	r8, r0
  404326:	f001 ffb9 	bl	40629c <__aeabi_i2d>
  40432a:	4602      	mov	r2, r0
  40432c:	460b      	mov	r3, r1
  40432e:	4630      	mov	r0, r6
  404330:	4639      	mov	r1, r7
  404332:	f001 fe65 	bl	406000 <__aeabi_dsub>
  404336:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40433a:	fa5f f888 	uxtb.w	r8, r8
  40433e:	4652      	mov	r2, sl
  404340:	465b      	mov	r3, fp
  404342:	f805 8b01 	strb.w	r8, [r5], #1
  404346:	4606      	mov	r6, r0
  404348:	460f      	mov	r7, r1
  40434a:	f002 fa7f 	bl	40684c <__aeabi_dcmplt>
  40434e:	4632      	mov	r2, r6
  404350:	463b      	mov	r3, r7
  404352:	2800      	cmp	r0, #0
  404354:	d0c6      	beq.n	4042e4 <_dtoa_r+0x8c4>
  404356:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40435a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40435c:	9302      	str	r3, [sp, #8]
  40435e:	e523      	b.n	403da8 <_dtoa_r+0x388>
  404360:	2300      	movs	r3, #0
  404362:	930b      	str	r3, [sp, #44]	; 0x2c
  404364:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404366:	2b00      	cmp	r3, #0
  404368:	f340 80dc 	ble.w	404524 <_dtoa_r+0xb04>
  40436c:	461f      	mov	r7, r3
  40436e:	461e      	mov	r6, r3
  404370:	930f      	str	r3, [sp, #60]	; 0x3c
  404372:	930a      	str	r3, [sp, #40]	; 0x28
  404374:	e6f6      	b.n	404164 <_dtoa_r+0x744>
  404376:	2301      	movs	r3, #1
  404378:	930b      	str	r3, [sp, #44]	; 0x2c
  40437a:	e7f3      	b.n	404364 <_dtoa_r+0x944>
  40437c:	f1ba 0f00 	cmp.w	sl, #0
  404380:	f47f ada8 	bne.w	403ed4 <_dtoa_r+0x4b4>
  404384:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404388:	2b00      	cmp	r3, #0
  40438a:	f47f adba 	bne.w	403f02 <_dtoa_r+0x4e2>
  40438e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404392:	0d3f      	lsrs	r7, r7, #20
  404394:	053f      	lsls	r7, r7, #20
  404396:	2f00      	cmp	r7, #0
  404398:	f000 820d 	beq.w	4047b6 <_dtoa_r+0xd96>
  40439c:	9b08      	ldr	r3, [sp, #32]
  40439e:	3301      	adds	r3, #1
  4043a0:	9308      	str	r3, [sp, #32]
  4043a2:	9b06      	ldr	r3, [sp, #24]
  4043a4:	3301      	adds	r3, #1
  4043a6:	9306      	str	r3, [sp, #24]
  4043a8:	2301      	movs	r3, #1
  4043aa:	930c      	str	r3, [sp, #48]	; 0x30
  4043ac:	e5ab      	b.n	403f06 <_dtoa_r+0x4e6>
  4043ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043b0:	2b00      	cmp	r3, #0
  4043b2:	f73f ac42 	bgt.w	403c3a <_dtoa_r+0x21a>
  4043b6:	f040 8221 	bne.w	4047fc <_dtoa_r+0xddc>
  4043ba:	2200      	movs	r2, #0
  4043bc:	4b38      	ldr	r3, [pc, #224]	; (4044a0 <_dtoa_r+0xa80>)
  4043be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4043c2:	f001 ffd1 	bl	406368 <__aeabi_dmul>
  4043c6:	4652      	mov	r2, sl
  4043c8:	465b      	mov	r3, fp
  4043ca:	f002 fa53 	bl	406874 <__aeabi_dcmpge>
  4043ce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4043d2:	4646      	mov	r6, r8
  4043d4:	2800      	cmp	r0, #0
  4043d6:	d041      	beq.n	40445c <_dtoa_r+0xa3c>
  4043d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4043da:	9d04      	ldr	r5, [sp, #16]
  4043dc:	43db      	mvns	r3, r3
  4043de:	9302      	str	r3, [sp, #8]
  4043e0:	4641      	mov	r1, r8
  4043e2:	4620      	mov	r0, r4
  4043e4:	f000 fe50 	bl	405088 <_Bfree>
  4043e8:	2e00      	cmp	r6, #0
  4043ea:	f43f acdd 	beq.w	403da8 <_dtoa_r+0x388>
  4043ee:	e6a7      	b.n	404140 <_dtoa_r+0x720>
  4043f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4043f2:	4649      	mov	r1, r9
  4043f4:	4620      	mov	r0, r4
  4043f6:	f000 ff7d 	bl	4052f4 <__pow5mult>
  4043fa:	4681      	mov	r9, r0
  4043fc:	e558      	b.n	403eb0 <_dtoa_r+0x490>
  4043fe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404400:	2a00      	cmp	r2, #0
  404402:	f000 8187 	beq.w	404714 <_dtoa_r+0xcf4>
  404406:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40440a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40440c:	9d08      	ldr	r5, [sp, #32]
  40440e:	e4f2      	b.n	403df6 <_dtoa_r+0x3d6>
  404410:	f1ba 0f00 	cmp.w	sl, #0
  404414:	f47f ad75 	bne.w	403f02 <_dtoa_r+0x4e2>
  404418:	e7b4      	b.n	404384 <_dtoa_r+0x964>
  40441a:	f000 fe3f 	bl	40509c <__multadd>
  40441e:	4647      	mov	r7, r8
  404420:	4606      	mov	r6, r0
  404422:	4683      	mov	fp, r0
  404424:	e5be      	b.n	403fa4 <_dtoa_r+0x584>
  404426:	4601      	mov	r1, r0
  404428:	4620      	mov	r0, r4
  40442a:	9306      	str	r3, [sp, #24]
  40442c:	f000 fe2c 	bl	405088 <_Bfree>
  404430:	2201      	movs	r2, #1
  404432:	9b06      	ldr	r3, [sp, #24]
  404434:	e5e0      	b.n	403ff8 <_dtoa_r+0x5d8>
  404436:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404438:	2b02      	cmp	r3, #2
  40443a:	f77f ad96 	ble.w	403f6a <_dtoa_r+0x54a>
  40443e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404440:	2b00      	cmp	r3, #0
  404442:	d1c9      	bne.n	4043d8 <_dtoa_r+0x9b8>
  404444:	4641      	mov	r1, r8
  404446:	2205      	movs	r2, #5
  404448:	4620      	mov	r0, r4
  40444a:	f000 fe27 	bl	40509c <__multadd>
  40444e:	4601      	mov	r1, r0
  404450:	4680      	mov	r8, r0
  404452:	4648      	mov	r0, r9
  404454:	f000 fff0 	bl	405438 <__mcmp>
  404458:	2800      	cmp	r0, #0
  40445a:	ddbd      	ble.n	4043d8 <_dtoa_r+0x9b8>
  40445c:	9a02      	ldr	r2, [sp, #8]
  40445e:	9904      	ldr	r1, [sp, #16]
  404460:	2331      	movs	r3, #49	; 0x31
  404462:	3201      	adds	r2, #1
  404464:	9202      	str	r2, [sp, #8]
  404466:	700b      	strb	r3, [r1, #0]
  404468:	1c4d      	adds	r5, r1, #1
  40446a:	e7b9      	b.n	4043e0 <_dtoa_r+0x9c0>
  40446c:	9a02      	ldr	r2, [sp, #8]
  40446e:	3201      	adds	r2, #1
  404470:	9202      	str	r2, [sp, #8]
  404472:	9a04      	ldr	r2, [sp, #16]
  404474:	2331      	movs	r3, #49	; 0x31
  404476:	7013      	strb	r3, [r2, #0]
  404478:	e652      	b.n	404120 <_dtoa_r+0x700>
  40447a:	2301      	movs	r3, #1
  40447c:	930b      	str	r3, [sp, #44]	; 0x2c
  40447e:	e666      	b.n	40414e <_dtoa_r+0x72e>
  404480:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404484:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404486:	e48f      	b.n	403da8 <_dtoa_r+0x388>
  404488:	00406dd0 	.word	0x00406dd0
  40448c:	00406da8 	.word	0x00406da8
  404490:	3ff00000 	.word	0x3ff00000
  404494:	401c0000 	.word	0x401c0000
  404498:	3fe00000 	.word	0x3fe00000
  40449c:	40240000 	.word	0x40240000
  4044a0:	40140000 	.word	0x40140000
  4044a4:	4650      	mov	r0, sl
  4044a6:	f001 fef9 	bl	40629c <__aeabi_i2d>
  4044aa:	463a      	mov	r2, r7
  4044ac:	4643      	mov	r3, r8
  4044ae:	f001 ff5b 	bl	406368 <__aeabi_dmul>
  4044b2:	2200      	movs	r2, #0
  4044b4:	4bc1      	ldr	r3, [pc, #772]	; (4047bc <_dtoa_r+0xd9c>)
  4044b6:	f001 fda5 	bl	406004 <__adddf3>
  4044ba:	4605      	mov	r5, r0
  4044bc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4044c0:	4641      	mov	r1, r8
  4044c2:	2200      	movs	r2, #0
  4044c4:	4bbe      	ldr	r3, [pc, #760]	; (4047c0 <_dtoa_r+0xda0>)
  4044c6:	4638      	mov	r0, r7
  4044c8:	f001 fd9a 	bl	406000 <__aeabi_dsub>
  4044cc:	462a      	mov	r2, r5
  4044ce:	4633      	mov	r3, r6
  4044d0:	4682      	mov	sl, r0
  4044d2:	468b      	mov	fp, r1
  4044d4:	f002 f9d8 	bl	406888 <__aeabi_dcmpgt>
  4044d8:	4680      	mov	r8, r0
  4044da:	2800      	cmp	r0, #0
  4044dc:	f040 8110 	bne.w	404700 <_dtoa_r+0xce0>
  4044e0:	462a      	mov	r2, r5
  4044e2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4044e6:	4650      	mov	r0, sl
  4044e8:	4659      	mov	r1, fp
  4044ea:	f002 f9af 	bl	40684c <__aeabi_dcmplt>
  4044ee:	b118      	cbz	r0, 4044f8 <_dtoa_r+0xad8>
  4044f0:	4646      	mov	r6, r8
  4044f2:	e771      	b.n	4043d8 <_dtoa_r+0x9b8>
  4044f4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4044f8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4044fc:	f7ff bb8a 	b.w	403c14 <_dtoa_r+0x1f4>
  404500:	9804      	ldr	r0, [sp, #16]
  404502:	f7ff babb 	b.w	403a7c <_dtoa_r+0x5c>
  404506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404508:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40450a:	970c      	str	r7, [sp, #48]	; 0x30
  40450c:	1afb      	subs	r3, r7, r3
  40450e:	441a      	add	r2, r3
  404510:	920d      	str	r2, [sp, #52]	; 0x34
  404512:	2700      	movs	r7, #0
  404514:	e469      	b.n	403dea <_dtoa_r+0x3ca>
  404516:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40451a:	f04f 0a02 	mov.w	sl, #2
  40451e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404522:	e657      	b.n	4041d4 <_dtoa_r+0x7b4>
  404524:	2100      	movs	r1, #0
  404526:	2301      	movs	r3, #1
  404528:	6461      	str	r1, [r4, #68]	; 0x44
  40452a:	4620      	mov	r0, r4
  40452c:	9325      	str	r3, [sp, #148]	; 0x94
  40452e:	f000 fd85 	bl	40503c <_Balloc>
  404532:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404534:	9004      	str	r0, [sp, #16]
  404536:	6420      	str	r0, [r4, #64]	; 0x40
  404538:	930a      	str	r3, [sp, #40]	; 0x28
  40453a:	930f      	str	r3, [sp, #60]	; 0x3c
  40453c:	e629      	b.n	404192 <_dtoa_r+0x772>
  40453e:	2a00      	cmp	r2, #0
  404540:	46d0      	mov	r8, sl
  404542:	f8cd b018 	str.w	fp, [sp, #24]
  404546:	469a      	mov	sl, r3
  404548:	dd11      	ble.n	40456e <_dtoa_r+0xb4e>
  40454a:	4649      	mov	r1, r9
  40454c:	2201      	movs	r2, #1
  40454e:	4620      	mov	r0, r4
  404550:	f000 ff20 	bl	405394 <__lshift>
  404554:	4641      	mov	r1, r8
  404556:	4681      	mov	r9, r0
  404558:	f000 ff6e 	bl	405438 <__mcmp>
  40455c:	2800      	cmp	r0, #0
  40455e:	f340 8146 	ble.w	4047ee <_dtoa_r+0xdce>
  404562:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404566:	f000 8106 	beq.w	404776 <_dtoa_r+0xd56>
  40456a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40456e:	46b3      	mov	fp, r6
  404570:	f887 a000 	strb.w	sl, [r7]
  404574:	1c7d      	adds	r5, r7, #1
  404576:	9e06      	ldr	r6, [sp, #24]
  404578:	e5d2      	b.n	404120 <_dtoa_r+0x700>
  40457a:	d104      	bne.n	404586 <_dtoa_r+0xb66>
  40457c:	f01a 0f01 	tst.w	sl, #1
  404580:	d001      	beq.n	404586 <_dtoa_r+0xb66>
  404582:	e5bd      	b.n	404100 <_dtoa_r+0x6e0>
  404584:	4615      	mov	r5, r2
  404586:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40458a:	2b30      	cmp	r3, #48	; 0x30
  40458c:	f105 32ff 	add.w	r2, r5, #4294967295
  404590:	d0f8      	beq.n	404584 <_dtoa_r+0xb64>
  404592:	e5c5      	b.n	404120 <_dtoa_r+0x700>
  404594:	9904      	ldr	r1, [sp, #16]
  404596:	2230      	movs	r2, #48	; 0x30
  404598:	700a      	strb	r2, [r1, #0]
  40459a:	9a02      	ldr	r2, [sp, #8]
  40459c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4045a0:	3201      	adds	r2, #1
  4045a2:	9202      	str	r2, [sp, #8]
  4045a4:	f7ff bbfc 	b.w	403da0 <_dtoa_r+0x380>
  4045a8:	f000 80bb 	beq.w	404722 <_dtoa_r+0xd02>
  4045ac:	9b02      	ldr	r3, [sp, #8]
  4045ae:	425d      	negs	r5, r3
  4045b0:	4b84      	ldr	r3, [pc, #528]	; (4047c4 <_dtoa_r+0xda4>)
  4045b2:	f005 020f 	and.w	r2, r5, #15
  4045b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4045ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4045be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4045c2:	f001 fed1 	bl	406368 <__aeabi_dmul>
  4045c6:	112d      	asrs	r5, r5, #4
  4045c8:	4607      	mov	r7, r0
  4045ca:	4688      	mov	r8, r1
  4045cc:	f000 812c 	beq.w	404828 <_dtoa_r+0xe08>
  4045d0:	4e7d      	ldr	r6, [pc, #500]	; (4047c8 <_dtoa_r+0xda8>)
  4045d2:	f04f 0a02 	mov.w	sl, #2
  4045d6:	07eb      	lsls	r3, r5, #31
  4045d8:	d509      	bpl.n	4045ee <_dtoa_r+0xbce>
  4045da:	4638      	mov	r0, r7
  4045dc:	4641      	mov	r1, r8
  4045de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4045e2:	f001 fec1 	bl	406368 <__aeabi_dmul>
  4045e6:	f10a 0a01 	add.w	sl, sl, #1
  4045ea:	4607      	mov	r7, r0
  4045ec:	4688      	mov	r8, r1
  4045ee:	106d      	asrs	r5, r5, #1
  4045f0:	f106 0608 	add.w	r6, r6, #8
  4045f4:	d1ef      	bne.n	4045d6 <_dtoa_r+0xbb6>
  4045f6:	e608      	b.n	40420a <_dtoa_r+0x7ea>
  4045f8:	6871      	ldr	r1, [r6, #4]
  4045fa:	4620      	mov	r0, r4
  4045fc:	f000 fd1e 	bl	40503c <_Balloc>
  404600:	6933      	ldr	r3, [r6, #16]
  404602:	3302      	adds	r3, #2
  404604:	009a      	lsls	r2, r3, #2
  404606:	4605      	mov	r5, r0
  404608:	f106 010c 	add.w	r1, r6, #12
  40460c:	300c      	adds	r0, #12
  40460e:	f000 fc77 	bl	404f00 <memcpy>
  404612:	4629      	mov	r1, r5
  404614:	2201      	movs	r2, #1
  404616:	4620      	mov	r0, r4
  404618:	f000 febc 	bl	405394 <__lshift>
  40461c:	9006      	str	r0, [sp, #24]
  40461e:	e4b5      	b.n	403f8c <_dtoa_r+0x56c>
  404620:	2b39      	cmp	r3, #57	; 0x39
  404622:	f8cd b018 	str.w	fp, [sp, #24]
  404626:	46d0      	mov	r8, sl
  404628:	f000 80a5 	beq.w	404776 <_dtoa_r+0xd56>
  40462c:	f103 0a01 	add.w	sl, r3, #1
  404630:	46b3      	mov	fp, r6
  404632:	f887 a000 	strb.w	sl, [r7]
  404636:	1c7d      	adds	r5, r7, #1
  404638:	9e06      	ldr	r6, [sp, #24]
  40463a:	e571      	b.n	404120 <_dtoa_r+0x700>
  40463c:	465a      	mov	r2, fp
  40463e:	46d0      	mov	r8, sl
  404640:	46b3      	mov	fp, r6
  404642:	469a      	mov	sl, r3
  404644:	4616      	mov	r6, r2
  404646:	e54f      	b.n	4040e8 <_dtoa_r+0x6c8>
  404648:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40464a:	495e      	ldr	r1, [pc, #376]	; (4047c4 <_dtoa_r+0xda4>)
  40464c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404650:	462a      	mov	r2, r5
  404652:	4633      	mov	r3, r6
  404654:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404658:	f001 fe86 	bl	406368 <__aeabi_dmul>
  40465c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404660:	4638      	mov	r0, r7
  404662:	4641      	mov	r1, r8
  404664:	f002 f930 	bl	4068c8 <__aeabi_d2iz>
  404668:	4605      	mov	r5, r0
  40466a:	f001 fe17 	bl	40629c <__aeabi_i2d>
  40466e:	460b      	mov	r3, r1
  404670:	4602      	mov	r2, r0
  404672:	4641      	mov	r1, r8
  404674:	4638      	mov	r0, r7
  404676:	f001 fcc3 	bl	406000 <__aeabi_dsub>
  40467a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40467c:	460f      	mov	r7, r1
  40467e:	9904      	ldr	r1, [sp, #16]
  404680:	3530      	adds	r5, #48	; 0x30
  404682:	2b01      	cmp	r3, #1
  404684:	700d      	strb	r5, [r1, #0]
  404686:	4606      	mov	r6, r0
  404688:	f101 0501 	add.w	r5, r1, #1
  40468c:	d026      	beq.n	4046dc <_dtoa_r+0xcbc>
  40468e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404690:	9a04      	ldr	r2, [sp, #16]
  404692:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4047d0 <_dtoa_r+0xdb0>
  404696:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40469a:	4413      	add	r3, r2
  40469c:	f04f 0a00 	mov.w	sl, #0
  4046a0:	4699      	mov	r9, r3
  4046a2:	4652      	mov	r2, sl
  4046a4:	465b      	mov	r3, fp
  4046a6:	4630      	mov	r0, r6
  4046a8:	4639      	mov	r1, r7
  4046aa:	f001 fe5d 	bl	406368 <__aeabi_dmul>
  4046ae:	460f      	mov	r7, r1
  4046b0:	4606      	mov	r6, r0
  4046b2:	f002 f909 	bl	4068c8 <__aeabi_d2iz>
  4046b6:	4680      	mov	r8, r0
  4046b8:	f001 fdf0 	bl	40629c <__aeabi_i2d>
  4046bc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4046c0:	4602      	mov	r2, r0
  4046c2:	460b      	mov	r3, r1
  4046c4:	4630      	mov	r0, r6
  4046c6:	4639      	mov	r1, r7
  4046c8:	f001 fc9a 	bl	406000 <__aeabi_dsub>
  4046cc:	f805 8b01 	strb.w	r8, [r5], #1
  4046d0:	454d      	cmp	r5, r9
  4046d2:	4606      	mov	r6, r0
  4046d4:	460f      	mov	r7, r1
  4046d6:	d1e4      	bne.n	4046a2 <_dtoa_r+0xc82>
  4046d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4046dc:	4b3b      	ldr	r3, [pc, #236]	; (4047cc <_dtoa_r+0xdac>)
  4046de:	2200      	movs	r2, #0
  4046e0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4046e4:	f001 fc8e 	bl	406004 <__adddf3>
  4046e8:	4632      	mov	r2, r6
  4046ea:	463b      	mov	r3, r7
  4046ec:	f002 f8ae 	bl	40684c <__aeabi_dcmplt>
  4046f0:	2800      	cmp	r0, #0
  4046f2:	d046      	beq.n	404782 <_dtoa_r+0xd62>
  4046f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4046f6:	9302      	str	r3, [sp, #8]
  4046f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4046fc:	f7ff bb43 	b.w	403d86 <_dtoa_r+0x366>
  404700:	f04f 0800 	mov.w	r8, #0
  404704:	4646      	mov	r6, r8
  404706:	e6a9      	b.n	40445c <_dtoa_r+0xa3c>
  404708:	9b08      	ldr	r3, [sp, #32]
  40470a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40470c:	1a9d      	subs	r5, r3, r2
  40470e:	2300      	movs	r3, #0
  404710:	f7ff bb71 	b.w	403df6 <_dtoa_r+0x3d6>
  404714:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404716:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404718:	9d08      	ldr	r5, [sp, #32]
  40471a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40471e:	f7ff bb6a 	b.w	403df6 <_dtoa_r+0x3d6>
  404722:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404726:	f04f 0a02 	mov.w	sl, #2
  40472a:	e56e      	b.n	40420a <_dtoa_r+0x7ea>
  40472c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40472e:	2b00      	cmp	r3, #0
  404730:	f43f aeb8 	beq.w	4044a4 <_dtoa_r+0xa84>
  404734:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404736:	2b00      	cmp	r3, #0
  404738:	f77f aede 	ble.w	4044f8 <_dtoa_r+0xad8>
  40473c:	2200      	movs	r2, #0
  40473e:	4b24      	ldr	r3, [pc, #144]	; (4047d0 <_dtoa_r+0xdb0>)
  404740:	4638      	mov	r0, r7
  404742:	4641      	mov	r1, r8
  404744:	f001 fe10 	bl	406368 <__aeabi_dmul>
  404748:	4607      	mov	r7, r0
  40474a:	4688      	mov	r8, r1
  40474c:	f10a 0001 	add.w	r0, sl, #1
  404750:	f001 fda4 	bl	40629c <__aeabi_i2d>
  404754:	463a      	mov	r2, r7
  404756:	4643      	mov	r3, r8
  404758:	f001 fe06 	bl	406368 <__aeabi_dmul>
  40475c:	2200      	movs	r2, #0
  40475e:	4b17      	ldr	r3, [pc, #92]	; (4047bc <_dtoa_r+0xd9c>)
  404760:	f001 fc50 	bl	406004 <__adddf3>
  404764:	9a02      	ldr	r2, [sp, #8]
  404766:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404768:	9312      	str	r3, [sp, #72]	; 0x48
  40476a:	3a01      	subs	r2, #1
  40476c:	4605      	mov	r5, r0
  40476e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404772:	9215      	str	r2, [sp, #84]	; 0x54
  404774:	e56a      	b.n	40424c <_dtoa_r+0x82c>
  404776:	2239      	movs	r2, #57	; 0x39
  404778:	46b3      	mov	fp, r6
  40477a:	703a      	strb	r2, [r7, #0]
  40477c:	9e06      	ldr	r6, [sp, #24]
  40477e:	1c7d      	adds	r5, r7, #1
  404780:	e4c0      	b.n	404104 <_dtoa_r+0x6e4>
  404782:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404786:	2000      	movs	r0, #0
  404788:	4910      	ldr	r1, [pc, #64]	; (4047cc <_dtoa_r+0xdac>)
  40478a:	f001 fc39 	bl	406000 <__aeabi_dsub>
  40478e:	4632      	mov	r2, r6
  404790:	463b      	mov	r3, r7
  404792:	f002 f879 	bl	406888 <__aeabi_dcmpgt>
  404796:	b908      	cbnz	r0, 40479c <_dtoa_r+0xd7c>
  404798:	e6ae      	b.n	4044f8 <_dtoa_r+0xad8>
  40479a:	4615      	mov	r5, r2
  40479c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4047a0:	2b30      	cmp	r3, #48	; 0x30
  4047a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4047a6:	d0f8      	beq.n	40479a <_dtoa_r+0xd7a>
  4047a8:	e5d7      	b.n	40435a <_dtoa_r+0x93a>
  4047aa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4047ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4047b0:	9302      	str	r3, [sp, #8]
  4047b2:	f7ff bae8 	b.w	403d86 <_dtoa_r+0x366>
  4047b6:	970c      	str	r7, [sp, #48]	; 0x30
  4047b8:	f7ff bba5 	b.w	403f06 <_dtoa_r+0x4e6>
  4047bc:	401c0000 	.word	0x401c0000
  4047c0:	40140000 	.word	0x40140000
  4047c4:	00406dd0 	.word	0x00406dd0
  4047c8:	00406da8 	.word	0x00406da8
  4047cc:	3fe00000 	.word	0x3fe00000
  4047d0:	40240000 	.word	0x40240000
  4047d4:	2b39      	cmp	r3, #57	; 0x39
  4047d6:	f8cd b018 	str.w	fp, [sp, #24]
  4047da:	46d0      	mov	r8, sl
  4047dc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4047e0:	469a      	mov	sl, r3
  4047e2:	d0c8      	beq.n	404776 <_dtoa_r+0xd56>
  4047e4:	f1bb 0f00 	cmp.w	fp, #0
  4047e8:	f73f aebf 	bgt.w	40456a <_dtoa_r+0xb4a>
  4047ec:	e6bf      	b.n	40456e <_dtoa_r+0xb4e>
  4047ee:	f47f aebe 	bne.w	40456e <_dtoa_r+0xb4e>
  4047f2:	f01a 0f01 	tst.w	sl, #1
  4047f6:	f43f aeba 	beq.w	40456e <_dtoa_r+0xb4e>
  4047fa:	e6b2      	b.n	404562 <_dtoa_r+0xb42>
  4047fc:	f04f 0800 	mov.w	r8, #0
  404800:	4646      	mov	r6, r8
  404802:	e5e9      	b.n	4043d8 <_dtoa_r+0x9b8>
  404804:	4631      	mov	r1, r6
  404806:	2300      	movs	r3, #0
  404808:	220a      	movs	r2, #10
  40480a:	4620      	mov	r0, r4
  40480c:	f000 fc46 	bl	40509c <__multadd>
  404810:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404812:	2b00      	cmp	r3, #0
  404814:	4606      	mov	r6, r0
  404816:	dd0a      	ble.n	40482e <_dtoa_r+0xe0e>
  404818:	930a      	str	r3, [sp, #40]	; 0x28
  40481a:	f7ff bbaa 	b.w	403f72 <_dtoa_r+0x552>
  40481e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404820:	2b02      	cmp	r3, #2
  404822:	dc23      	bgt.n	40486c <_dtoa_r+0xe4c>
  404824:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404826:	e43b      	b.n	4040a0 <_dtoa_r+0x680>
  404828:	f04f 0a02 	mov.w	sl, #2
  40482c:	e4ed      	b.n	40420a <_dtoa_r+0x7ea>
  40482e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404830:	2b02      	cmp	r3, #2
  404832:	dc1b      	bgt.n	40486c <_dtoa_r+0xe4c>
  404834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404836:	e7ef      	b.n	404818 <_dtoa_r+0xdf8>
  404838:	2500      	movs	r5, #0
  40483a:	6465      	str	r5, [r4, #68]	; 0x44
  40483c:	4629      	mov	r1, r5
  40483e:	4620      	mov	r0, r4
  404840:	f000 fbfc 	bl	40503c <_Balloc>
  404844:	f04f 33ff 	mov.w	r3, #4294967295
  404848:	930a      	str	r3, [sp, #40]	; 0x28
  40484a:	930f      	str	r3, [sp, #60]	; 0x3c
  40484c:	2301      	movs	r3, #1
  40484e:	9004      	str	r0, [sp, #16]
  404850:	9525      	str	r5, [sp, #148]	; 0x94
  404852:	6420      	str	r0, [r4, #64]	; 0x40
  404854:	930b      	str	r3, [sp, #44]	; 0x2c
  404856:	f7ff b9dd 	b.w	403c14 <_dtoa_r+0x1f4>
  40485a:	2501      	movs	r5, #1
  40485c:	f7ff b9a5 	b.w	403baa <_dtoa_r+0x18a>
  404860:	f43f ab69 	beq.w	403f36 <_dtoa_r+0x516>
  404864:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404868:	f7ff bbf9 	b.w	40405e <_dtoa_r+0x63e>
  40486c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40486e:	930a      	str	r3, [sp, #40]	; 0x28
  404870:	e5e5      	b.n	40443e <_dtoa_r+0xa1e>
  404872:	bf00      	nop

00404874 <__libc_fini_array>:
  404874:	b538      	push	{r3, r4, r5, lr}
  404876:	4c0a      	ldr	r4, [pc, #40]	; (4048a0 <__libc_fini_array+0x2c>)
  404878:	4d0a      	ldr	r5, [pc, #40]	; (4048a4 <__libc_fini_array+0x30>)
  40487a:	1b64      	subs	r4, r4, r5
  40487c:	10a4      	asrs	r4, r4, #2
  40487e:	d00a      	beq.n	404896 <__libc_fini_array+0x22>
  404880:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404884:	3b01      	subs	r3, #1
  404886:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40488a:	3c01      	subs	r4, #1
  40488c:	f855 3904 	ldr.w	r3, [r5], #-4
  404890:	4798      	blx	r3
  404892:	2c00      	cmp	r4, #0
  404894:	d1f9      	bne.n	40488a <__libc_fini_array+0x16>
  404896:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40489a:	f002 bb8f 	b.w	406fbc <_fini>
  40489e:	bf00      	nop
  4048a0:	00406fcc 	.word	0x00406fcc
  4048a4:	00406fc8 	.word	0x00406fc8

004048a8 <__locale_ctype_ptr_l>:
  4048a8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  4048ac:	4770      	bx	lr
  4048ae:	bf00      	nop

004048b0 <_localeconv_r>:
  4048b0:	4a04      	ldr	r2, [pc, #16]	; (4048c4 <_localeconv_r+0x14>)
  4048b2:	4b05      	ldr	r3, [pc, #20]	; (4048c8 <_localeconv_r+0x18>)
  4048b4:	6812      	ldr	r2, [r2, #0]
  4048b6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4048b8:	2800      	cmp	r0, #0
  4048ba:	bf08      	it	eq
  4048bc:	4618      	moveq	r0, r3
  4048be:	30f0      	adds	r0, #240	; 0xf0
  4048c0:	4770      	bx	lr
  4048c2:	bf00      	nop
  4048c4:	20400008 	.word	0x20400008
  4048c8:	20400438 	.word	0x20400438

004048cc <_malloc_r>:
  4048cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048d0:	f101 060b 	add.w	r6, r1, #11
  4048d4:	2e16      	cmp	r6, #22
  4048d6:	b083      	sub	sp, #12
  4048d8:	4605      	mov	r5, r0
  4048da:	f240 809e 	bls.w	404a1a <_malloc_r+0x14e>
  4048de:	f036 0607 	bics.w	r6, r6, #7
  4048e2:	f100 80bd 	bmi.w	404a60 <_malloc_r+0x194>
  4048e6:	42b1      	cmp	r1, r6
  4048e8:	f200 80ba 	bhi.w	404a60 <_malloc_r+0x194>
  4048ec:	f000 fba2 	bl	405034 <__malloc_lock>
  4048f0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4048f4:	f0c0 8293 	bcc.w	404e1e <_malloc_r+0x552>
  4048f8:	0a73      	lsrs	r3, r6, #9
  4048fa:	f000 80b8 	beq.w	404a6e <_malloc_r+0x1a2>
  4048fe:	2b04      	cmp	r3, #4
  404900:	f200 8179 	bhi.w	404bf6 <_malloc_r+0x32a>
  404904:	09b3      	lsrs	r3, r6, #6
  404906:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40490a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40490e:	00c3      	lsls	r3, r0, #3
  404910:	4fbf      	ldr	r7, [pc, #764]	; (404c10 <_malloc_r+0x344>)
  404912:	443b      	add	r3, r7
  404914:	f1a3 0108 	sub.w	r1, r3, #8
  404918:	685c      	ldr	r4, [r3, #4]
  40491a:	42a1      	cmp	r1, r4
  40491c:	d106      	bne.n	40492c <_malloc_r+0x60>
  40491e:	e00c      	b.n	40493a <_malloc_r+0x6e>
  404920:	2a00      	cmp	r2, #0
  404922:	f280 80aa 	bge.w	404a7a <_malloc_r+0x1ae>
  404926:	68e4      	ldr	r4, [r4, #12]
  404928:	42a1      	cmp	r1, r4
  40492a:	d006      	beq.n	40493a <_malloc_r+0x6e>
  40492c:	6863      	ldr	r3, [r4, #4]
  40492e:	f023 0303 	bic.w	r3, r3, #3
  404932:	1b9a      	subs	r2, r3, r6
  404934:	2a0f      	cmp	r2, #15
  404936:	ddf3      	ble.n	404920 <_malloc_r+0x54>
  404938:	4670      	mov	r0, lr
  40493a:	693c      	ldr	r4, [r7, #16]
  40493c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404c24 <_malloc_r+0x358>
  404940:	4574      	cmp	r4, lr
  404942:	f000 81ab 	beq.w	404c9c <_malloc_r+0x3d0>
  404946:	6863      	ldr	r3, [r4, #4]
  404948:	f023 0303 	bic.w	r3, r3, #3
  40494c:	1b9a      	subs	r2, r3, r6
  40494e:	2a0f      	cmp	r2, #15
  404950:	f300 8190 	bgt.w	404c74 <_malloc_r+0x3a8>
  404954:	2a00      	cmp	r2, #0
  404956:	f8c7 e014 	str.w	lr, [r7, #20]
  40495a:	f8c7 e010 	str.w	lr, [r7, #16]
  40495e:	f280 809d 	bge.w	404a9c <_malloc_r+0x1d0>
  404962:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404966:	f080 8161 	bcs.w	404c2c <_malloc_r+0x360>
  40496a:	08db      	lsrs	r3, r3, #3
  40496c:	f103 0c01 	add.w	ip, r3, #1
  404970:	1099      	asrs	r1, r3, #2
  404972:	687a      	ldr	r2, [r7, #4]
  404974:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404978:	f8c4 8008 	str.w	r8, [r4, #8]
  40497c:	2301      	movs	r3, #1
  40497e:	408b      	lsls	r3, r1
  404980:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404984:	4313      	orrs	r3, r2
  404986:	3908      	subs	r1, #8
  404988:	60e1      	str	r1, [r4, #12]
  40498a:	607b      	str	r3, [r7, #4]
  40498c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404990:	f8c8 400c 	str.w	r4, [r8, #12]
  404994:	1082      	asrs	r2, r0, #2
  404996:	2401      	movs	r4, #1
  404998:	4094      	lsls	r4, r2
  40499a:	429c      	cmp	r4, r3
  40499c:	f200 808b 	bhi.w	404ab6 <_malloc_r+0x1ea>
  4049a0:	421c      	tst	r4, r3
  4049a2:	d106      	bne.n	4049b2 <_malloc_r+0xe6>
  4049a4:	f020 0003 	bic.w	r0, r0, #3
  4049a8:	0064      	lsls	r4, r4, #1
  4049aa:	421c      	tst	r4, r3
  4049ac:	f100 0004 	add.w	r0, r0, #4
  4049b0:	d0fa      	beq.n	4049a8 <_malloc_r+0xdc>
  4049b2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4049b6:	46cc      	mov	ip, r9
  4049b8:	4680      	mov	r8, r0
  4049ba:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4049be:	459c      	cmp	ip, r3
  4049c0:	d107      	bne.n	4049d2 <_malloc_r+0x106>
  4049c2:	e16d      	b.n	404ca0 <_malloc_r+0x3d4>
  4049c4:	2a00      	cmp	r2, #0
  4049c6:	f280 817b 	bge.w	404cc0 <_malloc_r+0x3f4>
  4049ca:	68db      	ldr	r3, [r3, #12]
  4049cc:	459c      	cmp	ip, r3
  4049ce:	f000 8167 	beq.w	404ca0 <_malloc_r+0x3d4>
  4049d2:	6859      	ldr	r1, [r3, #4]
  4049d4:	f021 0103 	bic.w	r1, r1, #3
  4049d8:	1b8a      	subs	r2, r1, r6
  4049da:	2a0f      	cmp	r2, #15
  4049dc:	ddf2      	ble.n	4049c4 <_malloc_r+0xf8>
  4049de:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4049e2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4049e6:	9300      	str	r3, [sp, #0]
  4049e8:	199c      	adds	r4, r3, r6
  4049ea:	4628      	mov	r0, r5
  4049ec:	f046 0601 	orr.w	r6, r6, #1
  4049f0:	f042 0501 	orr.w	r5, r2, #1
  4049f4:	605e      	str	r6, [r3, #4]
  4049f6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4049fa:	f8cc 8008 	str.w	r8, [ip, #8]
  4049fe:	617c      	str	r4, [r7, #20]
  404a00:	613c      	str	r4, [r7, #16]
  404a02:	f8c4 e00c 	str.w	lr, [r4, #12]
  404a06:	f8c4 e008 	str.w	lr, [r4, #8]
  404a0a:	6065      	str	r5, [r4, #4]
  404a0c:	505a      	str	r2, [r3, r1]
  404a0e:	f000 fb13 	bl	405038 <__malloc_unlock>
  404a12:	9b00      	ldr	r3, [sp, #0]
  404a14:	f103 0408 	add.w	r4, r3, #8
  404a18:	e01e      	b.n	404a58 <_malloc_r+0x18c>
  404a1a:	2910      	cmp	r1, #16
  404a1c:	d820      	bhi.n	404a60 <_malloc_r+0x194>
  404a1e:	f000 fb09 	bl	405034 <__malloc_lock>
  404a22:	2610      	movs	r6, #16
  404a24:	2318      	movs	r3, #24
  404a26:	2002      	movs	r0, #2
  404a28:	4f79      	ldr	r7, [pc, #484]	; (404c10 <_malloc_r+0x344>)
  404a2a:	443b      	add	r3, r7
  404a2c:	f1a3 0208 	sub.w	r2, r3, #8
  404a30:	685c      	ldr	r4, [r3, #4]
  404a32:	4294      	cmp	r4, r2
  404a34:	f000 813d 	beq.w	404cb2 <_malloc_r+0x3e6>
  404a38:	6863      	ldr	r3, [r4, #4]
  404a3a:	68e1      	ldr	r1, [r4, #12]
  404a3c:	68a6      	ldr	r6, [r4, #8]
  404a3e:	f023 0303 	bic.w	r3, r3, #3
  404a42:	4423      	add	r3, r4
  404a44:	4628      	mov	r0, r5
  404a46:	685a      	ldr	r2, [r3, #4]
  404a48:	60f1      	str	r1, [r6, #12]
  404a4a:	f042 0201 	orr.w	r2, r2, #1
  404a4e:	608e      	str	r6, [r1, #8]
  404a50:	605a      	str	r2, [r3, #4]
  404a52:	f000 faf1 	bl	405038 <__malloc_unlock>
  404a56:	3408      	adds	r4, #8
  404a58:	4620      	mov	r0, r4
  404a5a:	b003      	add	sp, #12
  404a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a60:	2400      	movs	r4, #0
  404a62:	230c      	movs	r3, #12
  404a64:	4620      	mov	r0, r4
  404a66:	602b      	str	r3, [r5, #0]
  404a68:	b003      	add	sp, #12
  404a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a6e:	2040      	movs	r0, #64	; 0x40
  404a70:	f44f 7300 	mov.w	r3, #512	; 0x200
  404a74:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404a78:	e74a      	b.n	404910 <_malloc_r+0x44>
  404a7a:	4423      	add	r3, r4
  404a7c:	68e1      	ldr	r1, [r4, #12]
  404a7e:	685a      	ldr	r2, [r3, #4]
  404a80:	68a6      	ldr	r6, [r4, #8]
  404a82:	f042 0201 	orr.w	r2, r2, #1
  404a86:	60f1      	str	r1, [r6, #12]
  404a88:	4628      	mov	r0, r5
  404a8a:	608e      	str	r6, [r1, #8]
  404a8c:	605a      	str	r2, [r3, #4]
  404a8e:	f000 fad3 	bl	405038 <__malloc_unlock>
  404a92:	3408      	adds	r4, #8
  404a94:	4620      	mov	r0, r4
  404a96:	b003      	add	sp, #12
  404a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a9c:	4423      	add	r3, r4
  404a9e:	4628      	mov	r0, r5
  404aa0:	685a      	ldr	r2, [r3, #4]
  404aa2:	f042 0201 	orr.w	r2, r2, #1
  404aa6:	605a      	str	r2, [r3, #4]
  404aa8:	f000 fac6 	bl	405038 <__malloc_unlock>
  404aac:	3408      	adds	r4, #8
  404aae:	4620      	mov	r0, r4
  404ab0:	b003      	add	sp, #12
  404ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ab6:	68bc      	ldr	r4, [r7, #8]
  404ab8:	6863      	ldr	r3, [r4, #4]
  404aba:	f023 0803 	bic.w	r8, r3, #3
  404abe:	45b0      	cmp	r8, r6
  404ac0:	d304      	bcc.n	404acc <_malloc_r+0x200>
  404ac2:	eba8 0306 	sub.w	r3, r8, r6
  404ac6:	2b0f      	cmp	r3, #15
  404ac8:	f300 8085 	bgt.w	404bd6 <_malloc_r+0x30a>
  404acc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404c28 <_malloc_r+0x35c>
  404ad0:	4b50      	ldr	r3, [pc, #320]	; (404c14 <_malloc_r+0x348>)
  404ad2:	f8d9 2000 	ldr.w	r2, [r9]
  404ad6:	681b      	ldr	r3, [r3, #0]
  404ad8:	3201      	adds	r2, #1
  404ada:	4433      	add	r3, r6
  404adc:	eb04 0a08 	add.w	sl, r4, r8
  404ae0:	f000 8155 	beq.w	404d8e <_malloc_r+0x4c2>
  404ae4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404ae8:	330f      	adds	r3, #15
  404aea:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404aee:	f02b 0b0f 	bic.w	fp, fp, #15
  404af2:	4659      	mov	r1, fp
  404af4:	4628      	mov	r0, r5
  404af6:	f000 fd9b 	bl	405630 <_sbrk_r>
  404afa:	1c41      	adds	r1, r0, #1
  404afc:	4602      	mov	r2, r0
  404afe:	f000 80fc 	beq.w	404cfa <_malloc_r+0x42e>
  404b02:	4582      	cmp	sl, r0
  404b04:	f200 80f7 	bhi.w	404cf6 <_malloc_r+0x42a>
  404b08:	4b43      	ldr	r3, [pc, #268]	; (404c18 <_malloc_r+0x34c>)
  404b0a:	6819      	ldr	r1, [r3, #0]
  404b0c:	4459      	add	r1, fp
  404b0e:	6019      	str	r1, [r3, #0]
  404b10:	f000 814d 	beq.w	404dae <_malloc_r+0x4e2>
  404b14:	f8d9 0000 	ldr.w	r0, [r9]
  404b18:	3001      	adds	r0, #1
  404b1a:	bf1b      	ittet	ne
  404b1c:	eba2 0a0a 	subne.w	sl, r2, sl
  404b20:	4451      	addne	r1, sl
  404b22:	f8c9 2000 	streq.w	r2, [r9]
  404b26:	6019      	strne	r1, [r3, #0]
  404b28:	f012 0107 	ands.w	r1, r2, #7
  404b2c:	f000 8115 	beq.w	404d5a <_malloc_r+0x48e>
  404b30:	f1c1 0008 	rsb	r0, r1, #8
  404b34:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404b38:	4402      	add	r2, r0
  404b3a:	3108      	adds	r1, #8
  404b3c:	eb02 090b 	add.w	r9, r2, fp
  404b40:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404b44:	eba1 0909 	sub.w	r9, r1, r9
  404b48:	4649      	mov	r1, r9
  404b4a:	4628      	mov	r0, r5
  404b4c:	9301      	str	r3, [sp, #4]
  404b4e:	9200      	str	r2, [sp, #0]
  404b50:	f000 fd6e 	bl	405630 <_sbrk_r>
  404b54:	1c43      	adds	r3, r0, #1
  404b56:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404b5a:	f000 8143 	beq.w	404de4 <_malloc_r+0x518>
  404b5e:	1a80      	subs	r0, r0, r2
  404b60:	4448      	add	r0, r9
  404b62:	f040 0001 	orr.w	r0, r0, #1
  404b66:	6819      	ldr	r1, [r3, #0]
  404b68:	60ba      	str	r2, [r7, #8]
  404b6a:	4449      	add	r1, r9
  404b6c:	42bc      	cmp	r4, r7
  404b6e:	6050      	str	r0, [r2, #4]
  404b70:	6019      	str	r1, [r3, #0]
  404b72:	d017      	beq.n	404ba4 <_malloc_r+0x2d8>
  404b74:	f1b8 0f0f 	cmp.w	r8, #15
  404b78:	f240 80fb 	bls.w	404d72 <_malloc_r+0x4a6>
  404b7c:	6860      	ldr	r0, [r4, #4]
  404b7e:	f1a8 020c 	sub.w	r2, r8, #12
  404b82:	f022 0207 	bic.w	r2, r2, #7
  404b86:	eb04 0e02 	add.w	lr, r4, r2
  404b8a:	f000 0001 	and.w	r0, r0, #1
  404b8e:	f04f 0c05 	mov.w	ip, #5
  404b92:	4310      	orrs	r0, r2
  404b94:	2a0f      	cmp	r2, #15
  404b96:	6060      	str	r0, [r4, #4]
  404b98:	f8ce c004 	str.w	ip, [lr, #4]
  404b9c:	f8ce c008 	str.w	ip, [lr, #8]
  404ba0:	f200 8117 	bhi.w	404dd2 <_malloc_r+0x506>
  404ba4:	4b1d      	ldr	r3, [pc, #116]	; (404c1c <_malloc_r+0x350>)
  404ba6:	68bc      	ldr	r4, [r7, #8]
  404ba8:	681a      	ldr	r2, [r3, #0]
  404baa:	4291      	cmp	r1, r2
  404bac:	bf88      	it	hi
  404bae:	6019      	strhi	r1, [r3, #0]
  404bb0:	4b1b      	ldr	r3, [pc, #108]	; (404c20 <_malloc_r+0x354>)
  404bb2:	681a      	ldr	r2, [r3, #0]
  404bb4:	4291      	cmp	r1, r2
  404bb6:	6862      	ldr	r2, [r4, #4]
  404bb8:	bf88      	it	hi
  404bba:	6019      	strhi	r1, [r3, #0]
  404bbc:	f022 0203 	bic.w	r2, r2, #3
  404bc0:	4296      	cmp	r6, r2
  404bc2:	eba2 0306 	sub.w	r3, r2, r6
  404bc6:	d801      	bhi.n	404bcc <_malloc_r+0x300>
  404bc8:	2b0f      	cmp	r3, #15
  404bca:	dc04      	bgt.n	404bd6 <_malloc_r+0x30a>
  404bcc:	4628      	mov	r0, r5
  404bce:	f000 fa33 	bl	405038 <__malloc_unlock>
  404bd2:	2400      	movs	r4, #0
  404bd4:	e740      	b.n	404a58 <_malloc_r+0x18c>
  404bd6:	19a2      	adds	r2, r4, r6
  404bd8:	f043 0301 	orr.w	r3, r3, #1
  404bdc:	f046 0601 	orr.w	r6, r6, #1
  404be0:	6066      	str	r6, [r4, #4]
  404be2:	4628      	mov	r0, r5
  404be4:	60ba      	str	r2, [r7, #8]
  404be6:	6053      	str	r3, [r2, #4]
  404be8:	f000 fa26 	bl	405038 <__malloc_unlock>
  404bec:	3408      	adds	r4, #8
  404bee:	4620      	mov	r0, r4
  404bf0:	b003      	add	sp, #12
  404bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bf6:	2b14      	cmp	r3, #20
  404bf8:	d971      	bls.n	404cde <_malloc_r+0x412>
  404bfa:	2b54      	cmp	r3, #84	; 0x54
  404bfc:	f200 80a3 	bhi.w	404d46 <_malloc_r+0x47a>
  404c00:	0b33      	lsrs	r3, r6, #12
  404c02:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404c06:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404c0a:	00c3      	lsls	r3, r0, #3
  404c0c:	e680      	b.n	404910 <_malloc_r+0x44>
  404c0e:	bf00      	nop
  404c10:	204005a4 	.word	0x204005a4
  404c14:	20400a84 	.word	0x20400a84
  404c18:	20400a54 	.word	0x20400a54
  404c1c:	20400a7c 	.word	0x20400a7c
  404c20:	20400a80 	.word	0x20400a80
  404c24:	204005ac 	.word	0x204005ac
  404c28:	204009ac 	.word	0x204009ac
  404c2c:	0a5a      	lsrs	r2, r3, #9
  404c2e:	2a04      	cmp	r2, #4
  404c30:	d95b      	bls.n	404cea <_malloc_r+0x41e>
  404c32:	2a14      	cmp	r2, #20
  404c34:	f200 80ae 	bhi.w	404d94 <_malloc_r+0x4c8>
  404c38:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404c3c:	00c9      	lsls	r1, r1, #3
  404c3e:	325b      	adds	r2, #91	; 0x5b
  404c40:	eb07 0c01 	add.w	ip, r7, r1
  404c44:	5879      	ldr	r1, [r7, r1]
  404c46:	f1ac 0c08 	sub.w	ip, ip, #8
  404c4a:	458c      	cmp	ip, r1
  404c4c:	f000 8088 	beq.w	404d60 <_malloc_r+0x494>
  404c50:	684a      	ldr	r2, [r1, #4]
  404c52:	f022 0203 	bic.w	r2, r2, #3
  404c56:	4293      	cmp	r3, r2
  404c58:	d273      	bcs.n	404d42 <_malloc_r+0x476>
  404c5a:	6889      	ldr	r1, [r1, #8]
  404c5c:	458c      	cmp	ip, r1
  404c5e:	d1f7      	bne.n	404c50 <_malloc_r+0x384>
  404c60:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404c64:	687b      	ldr	r3, [r7, #4]
  404c66:	60e2      	str	r2, [r4, #12]
  404c68:	f8c4 c008 	str.w	ip, [r4, #8]
  404c6c:	6094      	str	r4, [r2, #8]
  404c6e:	f8cc 400c 	str.w	r4, [ip, #12]
  404c72:	e68f      	b.n	404994 <_malloc_r+0xc8>
  404c74:	19a1      	adds	r1, r4, r6
  404c76:	f046 0c01 	orr.w	ip, r6, #1
  404c7a:	f042 0601 	orr.w	r6, r2, #1
  404c7e:	f8c4 c004 	str.w	ip, [r4, #4]
  404c82:	4628      	mov	r0, r5
  404c84:	6179      	str	r1, [r7, #20]
  404c86:	6139      	str	r1, [r7, #16]
  404c88:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c8c:	f8c1 e008 	str.w	lr, [r1, #8]
  404c90:	604e      	str	r6, [r1, #4]
  404c92:	50e2      	str	r2, [r4, r3]
  404c94:	f000 f9d0 	bl	405038 <__malloc_unlock>
  404c98:	3408      	adds	r4, #8
  404c9a:	e6dd      	b.n	404a58 <_malloc_r+0x18c>
  404c9c:	687b      	ldr	r3, [r7, #4]
  404c9e:	e679      	b.n	404994 <_malloc_r+0xc8>
  404ca0:	f108 0801 	add.w	r8, r8, #1
  404ca4:	f018 0f03 	tst.w	r8, #3
  404ca8:	f10c 0c08 	add.w	ip, ip, #8
  404cac:	f47f ae85 	bne.w	4049ba <_malloc_r+0xee>
  404cb0:	e02d      	b.n	404d0e <_malloc_r+0x442>
  404cb2:	68dc      	ldr	r4, [r3, #12]
  404cb4:	42a3      	cmp	r3, r4
  404cb6:	bf08      	it	eq
  404cb8:	3002      	addeq	r0, #2
  404cba:	f43f ae3e 	beq.w	40493a <_malloc_r+0x6e>
  404cbe:	e6bb      	b.n	404a38 <_malloc_r+0x16c>
  404cc0:	4419      	add	r1, r3
  404cc2:	461c      	mov	r4, r3
  404cc4:	684a      	ldr	r2, [r1, #4]
  404cc6:	68db      	ldr	r3, [r3, #12]
  404cc8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404ccc:	f042 0201 	orr.w	r2, r2, #1
  404cd0:	604a      	str	r2, [r1, #4]
  404cd2:	4628      	mov	r0, r5
  404cd4:	60f3      	str	r3, [r6, #12]
  404cd6:	609e      	str	r6, [r3, #8]
  404cd8:	f000 f9ae 	bl	405038 <__malloc_unlock>
  404cdc:	e6bc      	b.n	404a58 <_malloc_r+0x18c>
  404cde:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404ce2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404ce6:	00c3      	lsls	r3, r0, #3
  404ce8:	e612      	b.n	404910 <_malloc_r+0x44>
  404cea:	099a      	lsrs	r2, r3, #6
  404cec:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404cf0:	00c9      	lsls	r1, r1, #3
  404cf2:	3238      	adds	r2, #56	; 0x38
  404cf4:	e7a4      	b.n	404c40 <_malloc_r+0x374>
  404cf6:	42bc      	cmp	r4, r7
  404cf8:	d054      	beq.n	404da4 <_malloc_r+0x4d8>
  404cfa:	68bc      	ldr	r4, [r7, #8]
  404cfc:	6862      	ldr	r2, [r4, #4]
  404cfe:	f022 0203 	bic.w	r2, r2, #3
  404d02:	e75d      	b.n	404bc0 <_malloc_r+0x2f4>
  404d04:	f859 3908 	ldr.w	r3, [r9], #-8
  404d08:	4599      	cmp	r9, r3
  404d0a:	f040 8086 	bne.w	404e1a <_malloc_r+0x54e>
  404d0e:	f010 0f03 	tst.w	r0, #3
  404d12:	f100 30ff 	add.w	r0, r0, #4294967295
  404d16:	d1f5      	bne.n	404d04 <_malloc_r+0x438>
  404d18:	687b      	ldr	r3, [r7, #4]
  404d1a:	ea23 0304 	bic.w	r3, r3, r4
  404d1e:	607b      	str	r3, [r7, #4]
  404d20:	0064      	lsls	r4, r4, #1
  404d22:	429c      	cmp	r4, r3
  404d24:	f63f aec7 	bhi.w	404ab6 <_malloc_r+0x1ea>
  404d28:	2c00      	cmp	r4, #0
  404d2a:	f43f aec4 	beq.w	404ab6 <_malloc_r+0x1ea>
  404d2e:	421c      	tst	r4, r3
  404d30:	4640      	mov	r0, r8
  404d32:	f47f ae3e 	bne.w	4049b2 <_malloc_r+0xe6>
  404d36:	0064      	lsls	r4, r4, #1
  404d38:	421c      	tst	r4, r3
  404d3a:	f100 0004 	add.w	r0, r0, #4
  404d3e:	d0fa      	beq.n	404d36 <_malloc_r+0x46a>
  404d40:	e637      	b.n	4049b2 <_malloc_r+0xe6>
  404d42:	468c      	mov	ip, r1
  404d44:	e78c      	b.n	404c60 <_malloc_r+0x394>
  404d46:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404d4a:	d815      	bhi.n	404d78 <_malloc_r+0x4ac>
  404d4c:	0bf3      	lsrs	r3, r6, #15
  404d4e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404d52:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404d56:	00c3      	lsls	r3, r0, #3
  404d58:	e5da      	b.n	404910 <_malloc_r+0x44>
  404d5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404d5e:	e6ed      	b.n	404b3c <_malloc_r+0x270>
  404d60:	687b      	ldr	r3, [r7, #4]
  404d62:	1092      	asrs	r2, r2, #2
  404d64:	2101      	movs	r1, #1
  404d66:	fa01 f202 	lsl.w	r2, r1, r2
  404d6a:	4313      	orrs	r3, r2
  404d6c:	607b      	str	r3, [r7, #4]
  404d6e:	4662      	mov	r2, ip
  404d70:	e779      	b.n	404c66 <_malloc_r+0x39a>
  404d72:	2301      	movs	r3, #1
  404d74:	6053      	str	r3, [r2, #4]
  404d76:	e729      	b.n	404bcc <_malloc_r+0x300>
  404d78:	f240 5254 	movw	r2, #1364	; 0x554
  404d7c:	4293      	cmp	r3, r2
  404d7e:	d822      	bhi.n	404dc6 <_malloc_r+0x4fa>
  404d80:	0cb3      	lsrs	r3, r6, #18
  404d82:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d86:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d8a:	00c3      	lsls	r3, r0, #3
  404d8c:	e5c0      	b.n	404910 <_malloc_r+0x44>
  404d8e:	f103 0b10 	add.w	fp, r3, #16
  404d92:	e6ae      	b.n	404af2 <_malloc_r+0x226>
  404d94:	2a54      	cmp	r2, #84	; 0x54
  404d96:	d829      	bhi.n	404dec <_malloc_r+0x520>
  404d98:	0b1a      	lsrs	r2, r3, #12
  404d9a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404d9e:	00c9      	lsls	r1, r1, #3
  404da0:	326e      	adds	r2, #110	; 0x6e
  404da2:	e74d      	b.n	404c40 <_malloc_r+0x374>
  404da4:	4b20      	ldr	r3, [pc, #128]	; (404e28 <_malloc_r+0x55c>)
  404da6:	6819      	ldr	r1, [r3, #0]
  404da8:	4459      	add	r1, fp
  404daa:	6019      	str	r1, [r3, #0]
  404dac:	e6b2      	b.n	404b14 <_malloc_r+0x248>
  404dae:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404db2:	2800      	cmp	r0, #0
  404db4:	f47f aeae 	bne.w	404b14 <_malloc_r+0x248>
  404db8:	eb08 030b 	add.w	r3, r8, fp
  404dbc:	68ba      	ldr	r2, [r7, #8]
  404dbe:	f043 0301 	orr.w	r3, r3, #1
  404dc2:	6053      	str	r3, [r2, #4]
  404dc4:	e6ee      	b.n	404ba4 <_malloc_r+0x2d8>
  404dc6:	207f      	movs	r0, #127	; 0x7f
  404dc8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404dcc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404dd0:	e59e      	b.n	404910 <_malloc_r+0x44>
  404dd2:	f104 0108 	add.w	r1, r4, #8
  404dd6:	4628      	mov	r0, r5
  404dd8:	9300      	str	r3, [sp, #0]
  404dda:	f000 fe1d 	bl	405a18 <_free_r>
  404dde:	9b00      	ldr	r3, [sp, #0]
  404de0:	6819      	ldr	r1, [r3, #0]
  404de2:	e6df      	b.n	404ba4 <_malloc_r+0x2d8>
  404de4:	2001      	movs	r0, #1
  404de6:	f04f 0900 	mov.w	r9, #0
  404dea:	e6bc      	b.n	404b66 <_malloc_r+0x29a>
  404dec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404df0:	d805      	bhi.n	404dfe <_malloc_r+0x532>
  404df2:	0bda      	lsrs	r2, r3, #15
  404df4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404df8:	00c9      	lsls	r1, r1, #3
  404dfa:	3277      	adds	r2, #119	; 0x77
  404dfc:	e720      	b.n	404c40 <_malloc_r+0x374>
  404dfe:	f240 5154 	movw	r1, #1364	; 0x554
  404e02:	428a      	cmp	r2, r1
  404e04:	d805      	bhi.n	404e12 <_malloc_r+0x546>
  404e06:	0c9a      	lsrs	r2, r3, #18
  404e08:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404e0c:	00c9      	lsls	r1, r1, #3
  404e0e:	327c      	adds	r2, #124	; 0x7c
  404e10:	e716      	b.n	404c40 <_malloc_r+0x374>
  404e12:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404e16:	227e      	movs	r2, #126	; 0x7e
  404e18:	e712      	b.n	404c40 <_malloc_r+0x374>
  404e1a:	687b      	ldr	r3, [r7, #4]
  404e1c:	e780      	b.n	404d20 <_malloc_r+0x454>
  404e1e:	08f0      	lsrs	r0, r6, #3
  404e20:	f106 0308 	add.w	r3, r6, #8
  404e24:	e600      	b.n	404a28 <_malloc_r+0x15c>
  404e26:	bf00      	nop
  404e28:	20400a54 	.word	0x20400a54

00404e2c <__ascii_mbtowc>:
  404e2c:	b082      	sub	sp, #8
  404e2e:	b149      	cbz	r1, 404e44 <__ascii_mbtowc+0x18>
  404e30:	b15a      	cbz	r2, 404e4a <__ascii_mbtowc+0x1e>
  404e32:	b16b      	cbz	r3, 404e50 <__ascii_mbtowc+0x24>
  404e34:	7813      	ldrb	r3, [r2, #0]
  404e36:	600b      	str	r3, [r1, #0]
  404e38:	7812      	ldrb	r2, [r2, #0]
  404e3a:	1c10      	adds	r0, r2, #0
  404e3c:	bf18      	it	ne
  404e3e:	2001      	movne	r0, #1
  404e40:	b002      	add	sp, #8
  404e42:	4770      	bx	lr
  404e44:	a901      	add	r1, sp, #4
  404e46:	2a00      	cmp	r2, #0
  404e48:	d1f3      	bne.n	404e32 <__ascii_mbtowc+0x6>
  404e4a:	4610      	mov	r0, r2
  404e4c:	b002      	add	sp, #8
  404e4e:	4770      	bx	lr
  404e50:	f06f 0001 	mvn.w	r0, #1
  404e54:	e7f4      	b.n	404e40 <__ascii_mbtowc+0x14>
  404e56:	bf00      	nop
	...

00404e60 <memchr>:
  404e60:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404e64:	2a10      	cmp	r2, #16
  404e66:	db2b      	blt.n	404ec0 <memchr+0x60>
  404e68:	f010 0f07 	tst.w	r0, #7
  404e6c:	d008      	beq.n	404e80 <memchr+0x20>
  404e6e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404e72:	3a01      	subs	r2, #1
  404e74:	428b      	cmp	r3, r1
  404e76:	d02d      	beq.n	404ed4 <memchr+0x74>
  404e78:	f010 0f07 	tst.w	r0, #7
  404e7c:	b342      	cbz	r2, 404ed0 <memchr+0x70>
  404e7e:	d1f6      	bne.n	404e6e <memchr+0xe>
  404e80:	b4f0      	push	{r4, r5, r6, r7}
  404e82:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404e86:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404e8a:	f022 0407 	bic.w	r4, r2, #7
  404e8e:	f07f 0700 	mvns.w	r7, #0
  404e92:	2300      	movs	r3, #0
  404e94:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404e98:	3c08      	subs	r4, #8
  404e9a:	ea85 0501 	eor.w	r5, r5, r1
  404e9e:	ea86 0601 	eor.w	r6, r6, r1
  404ea2:	fa85 f547 	uadd8	r5, r5, r7
  404ea6:	faa3 f587 	sel	r5, r3, r7
  404eaa:	fa86 f647 	uadd8	r6, r6, r7
  404eae:	faa5 f687 	sel	r6, r5, r7
  404eb2:	b98e      	cbnz	r6, 404ed8 <memchr+0x78>
  404eb4:	d1ee      	bne.n	404e94 <memchr+0x34>
  404eb6:	bcf0      	pop	{r4, r5, r6, r7}
  404eb8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404ebc:	f002 0207 	and.w	r2, r2, #7
  404ec0:	b132      	cbz	r2, 404ed0 <memchr+0x70>
  404ec2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404ec6:	3a01      	subs	r2, #1
  404ec8:	ea83 0301 	eor.w	r3, r3, r1
  404ecc:	b113      	cbz	r3, 404ed4 <memchr+0x74>
  404ece:	d1f8      	bne.n	404ec2 <memchr+0x62>
  404ed0:	2000      	movs	r0, #0
  404ed2:	4770      	bx	lr
  404ed4:	3801      	subs	r0, #1
  404ed6:	4770      	bx	lr
  404ed8:	2d00      	cmp	r5, #0
  404eda:	bf06      	itte	eq
  404edc:	4635      	moveq	r5, r6
  404ede:	3803      	subeq	r0, #3
  404ee0:	3807      	subne	r0, #7
  404ee2:	f015 0f01 	tst.w	r5, #1
  404ee6:	d107      	bne.n	404ef8 <memchr+0x98>
  404ee8:	3001      	adds	r0, #1
  404eea:	f415 7f80 	tst.w	r5, #256	; 0x100
  404eee:	bf02      	ittt	eq
  404ef0:	3001      	addeq	r0, #1
  404ef2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404ef6:	3001      	addeq	r0, #1
  404ef8:	bcf0      	pop	{r4, r5, r6, r7}
  404efa:	3801      	subs	r0, #1
  404efc:	4770      	bx	lr
  404efe:	bf00      	nop

00404f00 <memcpy>:
  404f00:	4684      	mov	ip, r0
  404f02:	ea41 0300 	orr.w	r3, r1, r0
  404f06:	f013 0303 	ands.w	r3, r3, #3
  404f0a:	d16d      	bne.n	404fe8 <memcpy+0xe8>
  404f0c:	3a40      	subs	r2, #64	; 0x40
  404f0e:	d341      	bcc.n	404f94 <memcpy+0x94>
  404f10:	f851 3b04 	ldr.w	r3, [r1], #4
  404f14:	f840 3b04 	str.w	r3, [r0], #4
  404f18:	f851 3b04 	ldr.w	r3, [r1], #4
  404f1c:	f840 3b04 	str.w	r3, [r0], #4
  404f20:	f851 3b04 	ldr.w	r3, [r1], #4
  404f24:	f840 3b04 	str.w	r3, [r0], #4
  404f28:	f851 3b04 	ldr.w	r3, [r1], #4
  404f2c:	f840 3b04 	str.w	r3, [r0], #4
  404f30:	f851 3b04 	ldr.w	r3, [r1], #4
  404f34:	f840 3b04 	str.w	r3, [r0], #4
  404f38:	f851 3b04 	ldr.w	r3, [r1], #4
  404f3c:	f840 3b04 	str.w	r3, [r0], #4
  404f40:	f851 3b04 	ldr.w	r3, [r1], #4
  404f44:	f840 3b04 	str.w	r3, [r0], #4
  404f48:	f851 3b04 	ldr.w	r3, [r1], #4
  404f4c:	f840 3b04 	str.w	r3, [r0], #4
  404f50:	f851 3b04 	ldr.w	r3, [r1], #4
  404f54:	f840 3b04 	str.w	r3, [r0], #4
  404f58:	f851 3b04 	ldr.w	r3, [r1], #4
  404f5c:	f840 3b04 	str.w	r3, [r0], #4
  404f60:	f851 3b04 	ldr.w	r3, [r1], #4
  404f64:	f840 3b04 	str.w	r3, [r0], #4
  404f68:	f851 3b04 	ldr.w	r3, [r1], #4
  404f6c:	f840 3b04 	str.w	r3, [r0], #4
  404f70:	f851 3b04 	ldr.w	r3, [r1], #4
  404f74:	f840 3b04 	str.w	r3, [r0], #4
  404f78:	f851 3b04 	ldr.w	r3, [r1], #4
  404f7c:	f840 3b04 	str.w	r3, [r0], #4
  404f80:	f851 3b04 	ldr.w	r3, [r1], #4
  404f84:	f840 3b04 	str.w	r3, [r0], #4
  404f88:	f851 3b04 	ldr.w	r3, [r1], #4
  404f8c:	f840 3b04 	str.w	r3, [r0], #4
  404f90:	3a40      	subs	r2, #64	; 0x40
  404f92:	d2bd      	bcs.n	404f10 <memcpy+0x10>
  404f94:	3230      	adds	r2, #48	; 0x30
  404f96:	d311      	bcc.n	404fbc <memcpy+0xbc>
  404f98:	f851 3b04 	ldr.w	r3, [r1], #4
  404f9c:	f840 3b04 	str.w	r3, [r0], #4
  404fa0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fa4:	f840 3b04 	str.w	r3, [r0], #4
  404fa8:	f851 3b04 	ldr.w	r3, [r1], #4
  404fac:	f840 3b04 	str.w	r3, [r0], #4
  404fb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fb4:	f840 3b04 	str.w	r3, [r0], #4
  404fb8:	3a10      	subs	r2, #16
  404fba:	d2ed      	bcs.n	404f98 <memcpy+0x98>
  404fbc:	320c      	adds	r2, #12
  404fbe:	d305      	bcc.n	404fcc <memcpy+0xcc>
  404fc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404fc4:	f840 3b04 	str.w	r3, [r0], #4
  404fc8:	3a04      	subs	r2, #4
  404fca:	d2f9      	bcs.n	404fc0 <memcpy+0xc0>
  404fcc:	3204      	adds	r2, #4
  404fce:	d008      	beq.n	404fe2 <memcpy+0xe2>
  404fd0:	07d2      	lsls	r2, r2, #31
  404fd2:	bf1c      	itt	ne
  404fd4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404fd8:	f800 3b01 	strbne.w	r3, [r0], #1
  404fdc:	d301      	bcc.n	404fe2 <memcpy+0xe2>
  404fde:	880b      	ldrh	r3, [r1, #0]
  404fe0:	8003      	strh	r3, [r0, #0]
  404fe2:	4660      	mov	r0, ip
  404fe4:	4770      	bx	lr
  404fe6:	bf00      	nop
  404fe8:	2a08      	cmp	r2, #8
  404fea:	d313      	bcc.n	405014 <memcpy+0x114>
  404fec:	078b      	lsls	r3, r1, #30
  404fee:	d08d      	beq.n	404f0c <memcpy+0xc>
  404ff0:	f010 0303 	ands.w	r3, r0, #3
  404ff4:	d08a      	beq.n	404f0c <memcpy+0xc>
  404ff6:	f1c3 0304 	rsb	r3, r3, #4
  404ffa:	1ad2      	subs	r2, r2, r3
  404ffc:	07db      	lsls	r3, r3, #31
  404ffe:	bf1c      	itt	ne
  405000:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405004:	f800 3b01 	strbne.w	r3, [r0], #1
  405008:	d380      	bcc.n	404f0c <memcpy+0xc>
  40500a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40500e:	f820 3b02 	strh.w	r3, [r0], #2
  405012:	e77b      	b.n	404f0c <memcpy+0xc>
  405014:	3a04      	subs	r2, #4
  405016:	d3d9      	bcc.n	404fcc <memcpy+0xcc>
  405018:	3a01      	subs	r2, #1
  40501a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40501e:	f800 3b01 	strb.w	r3, [r0], #1
  405022:	d2f9      	bcs.n	405018 <memcpy+0x118>
  405024:	780b      	ldrb	r3, [r1, #0]
  405026:	7003      	strb	r3, [r0, #0]
  405028:	784b      	ldrb	r3, [r1, #1]
  40502a:	7043      	strb	r3, [r0, #1]
  40502c:	788b      	ldrb	r3, [r1, #2]
  40502e:	7083      	strb	r3, [r0, #2]
  405030:	4660      	mov	r0, ip
  405032:	4770      	bx	lr

00405034 <__malloc_lock>:
  405034:	4770      	bx	lr
  405036:	bf00      	nop

00405038 <__malloc_unlock>:
  405038:	4770      	bx	lr
  40503a:	bf00      	nop

0040503c <_Balloc>:
  40503c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40503e:	b570      	push	{r4, r5, r6, lr}
  405040:	4605      	mov	r5, r0
  405042:	460c      	mov	r4, r1
  405044:	b14b      	cbz	r3, 40505a <_Balloc+0x1e>
  405046:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40504a:	b180      	cbz	r0, 40506e <_Balloc+0x32>
  40504c:	6802      	ldr	r2, [r0, #0]
  40504e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405052:	2300      	movs	r3, #0
  405054:	6103      	str	r3, [r0, #16]
  405056:	60c3      	str	r3, [r0, #12]
  405058:	bd70      	pop	{r4, r5, r6, pc}
  40505a:	2221      	movs	r2, #33	; 0x21
  40505c:	2104      	movs	r1, #4
  40505e:	f000 fc5b 	bl	405918 <_calloc_r>
  405062:	64e8      	str	r0, [r5, #76]	; 0x4c
  405064:	4603      	mov	r3, r0
  405066:	2800      	cmp	r0, #0
  405068:	d1ed      	bne.n	405046 <_Balloc+0xa>
  40506a:	2000      	movs	r0, #0
  40506c:	bd70      	pop	{r4, r5, r6, pc}
  40506e:	2101      	movs	r1, #1
  405070:	fa01 f604 	lsl.w	r6, r1, r4
  405074:	1d72      	adds	r2, r6, #5
  405076:	4628      	mov	r0, r5
  405078:	0092      	lsls	r2, r2, #2
  40507a:	f000 fc4d 	bl	405918 <_calloc_r>
  40507e:	2800      	cmp	r0, #0
  405080:	d0f3      	beq.n	40506a <_Balloc+0x2e>
  405082:	6044      	str	r4, [r0, #4]
  405084:	6086      	str	r6, [r0, #8]
  405086:	e7e4      	b.n	405052 <_Balloc+0x16>

00405088 <_Bfree>:
  405088:	b131      	cbz	r1, 405098 <_Bfree+0x10>
  40508a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40508c:	684a      	ldr	r2, [r1, #4]
  40508e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405092:	6008      	str	r0, [r1, #0]
  405094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405098:	4770      	bx	lr
  40509a:	bf00      	nop

0040509c <__multadd>:
  40509c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40509e:	690c      	ldr	r4, [r1, #16]
  4050a0:	b083      	sub	sp, #12
  4050a2:	460d      	mov	r5, r1
  4050a4:	4606      	mov	r6, r0
  4050a6:	f101 0e14 	add.w	lr, r1, #20
  4050aa:	2700      	movs	r7, #0
  4050ac:	f8de 0000 	ldr.w	r0, [lr]
  4050b0:	b281      	uxth	r1, r0
  4050b2:	fb02 3301 	mla	r3, r2, r1, r3
  4050b6:	0c01      	lsrs	r1, r0, #16
  4050b8:	0c18      	lsrs	r0, r3, #16
  4050ba:	fb02 0101 	mla	r1, r2, r1, r0
  4050be:	b29b      	uxth	r3, r3
  4050c0:	3701      	adds	r7, #1
  4050c2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4050c6:	42bc      	cmp	r4, r7
  4050c8:	f84e 3b04 	str.w	r3, [lr], #4
  4050cc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4050d0:	dcec      	bgt.n	4050ac <__multadd+0x10>
  4050d2:	b13b      	cbz	r3, 4050e4 <__multadd+0x48>
  4050d4:	68aa      	ldr	r2, [r5, #8]
  4050d6:	4294      	cmp	r4, r2
  4050d8:	da07      	bge.n	4050ea <__multadd+0x4e>
  4050da:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4050de:	3401      	adds	r4, #1
  4050e0:	6153      	str	r3, [r2, #20]
  4050e2:	612c      	str	r4, [r5, #16]
  4050e4:	4628      	mov	r0, r5
  4050e6:	b003      	add	sp, #12
  4050e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4050ea:	6869      	ldr	r1, [r5, #4]
  4050ec:	9301      	str	r3, [sp, #4]
  4050ee:	3101      	adds	r1, #1
  4050f0:	4630      	mov	r0, r6
  4050f2:	f7ff ffa3 	bl	40503c <_Balloc>
  4050f6:	692a      	ldr	r2, [r5, #16]
  4050f8:	3202      	adds	r2, #2
  4050fa:	f105 010c 	add.w	r1, r5, #12
  4050fe:	4607      	mov	r7, r0
  405100:	0092      	lsls	r2, r2, #2
  405102:	300c      	adds	r0, #12
  405104:	f7ff fefc 	bl	404f00 <memcpy>
  405108:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40510a:	6869      	ldr	r1, [r5, #4]
  40510c:	9b01      	ldr	r3, [sp, #4]
  40510e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405112:	6028      	str	r0, [r5, #0]
  405114:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405118:	463d      	mov	r5, r7
  40511a:	e7de      	b.n	4050da <__multadd+0x3e>

0040511c <__hi0bits>:
  40511c:	0c02      	lsrs	r2, r0, #16
  40511e:	0412      	lsls	r2, r2, #16
  405120:	4603      	mov	r3, r0
  405122:	b9b2      	cbnz	r2, 405152 <__hi0bits+0x36>
  405124:	0403      	lsls	r3, r0, #16
  405126:	2010      	movs	r0, #16
  405128:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40512c:	bf04      	itt	eq
  40512e:	021b      	lsleq	r3, r3, #8
  405130:	3008      	addeq	r0, #8
  405132:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405136:	bf04      	itt	eq
  405138:	011b      	lsleq	r3, r3, #4
  40513a:	3004      	addeq	r0, #4
  40513c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405140:	bf04      	itt	eq
  405142:	009b      	lsleq	r3, r3, #2
  405144:	3002      	addeq	r0, #2
  405146:	2b00      	cmp	r3, #0
  405148:	db02      	blt.n	405150 <__hi0bits+0x34>
  40514a:	005b      	lsls	r3, r3, #1
  40514c:	d403      	bmi.n	405156 <__hi0bits+0x3a>
  40514e:	2020      	movs	r0, #32
  405150:	4770      	bx	lr
  405152:	2000      	movs	r0, #0
  405154:	e7e8      	b.n	405128 <__hi0bits+0xc>
  405156:	3001      	adds	r0, #1
  405158:	4770      	bx	lr
  40515a:	bf00      	nop

0040515c <__lo0bits>:
  40515c:	6803      	ldr	r3, [r0, #0]
  40515e:	f013 0207 	ands.w	r2, r3, #7
  405162:	4601      	mov	r1, r0
  405164:	d007      	beq.n	405176 <__lo0bits+0x1a>
  405166:	07da      	lsls	r2, r3, #31
  405168:	d421      	bmi.n	4051ae <__lo0bits+0x52>
  40516a:	0798      	lsls	r0, r3, #30
  40516c:	d421      	bmi.n	4051b2 <__lo0bits+0x56>
  40516e:	089b      	lsrs	r3, r3, #2
  405170:	600b      	str	r3, [r1, #0]
  405172:	2002      	movs	r0, #2
  405174:	4770      	bx	lr
  405176:	b298      	uxth	r0, r3
  405178:	b198      	cbz	r0, 4051a2 <__lo0bits+0x46>
  40517a:	4610      	mov	r0, r2
  40517c:	f013 0fff 	tst.w	r3, #255	; 0xff
  405180:	bf04      	itt	eq
  405182:	0a1b      	lsreq	r3, r3, #8
  405184:	3008      	addeq	r0, #8
  405186:	071a      	lsls	r2, r3, #28
  405188:	bf04      	itt	eq
  40518a:	091b      	lsreq	r3, r3, #4
  40518c:	3004      	addeq	r0, #4
  40518e:	079a      	lsls	r2, r3, #30
  405190:	bf04      	itt	eq
  405192:	089b      	lsreq	r3, r3, #2
  405194:	3002      	addeq	r0, #2
  405196:	07da      	lsls	r2, r3, #31
  405198:	d407      	bmi.n	4051aa <__lo0bits+0x4e>
  40519a:	085b      	lsrs	r3, r3, #1
  40519c:	d104      	bne.n	4051a8 <__lo0bits+0x4c>
  40519e:	2020      	movs	r0, #32
  4051a0:	4770      	bx	lr
  4051a2:	0c1b      	lsrs	r3, r3, #16
  4051a4:	2010      	movs	r0, #16
  4051a6:	e7e9      	b.n	40517c <__lo0bits+0x20>
  4051a8:	3001      	adds	r0, #1
  4051aa:	600b      	str	r3, [r1, #0]
  4051ac:	4770      	bx	lr
  4051ae:	2000      	movs	r0, #0
  4051b0:	4770      	bx	lr
  4051b2:	085b      	lsrs	r3, r3, #1
  4051b4:	600b      	str	r3, [r1, #0]
  4051b6:	2001      	movs	r0, #1
  4051b8:	4770      	bx	lr
  4051ba:	bf00      	nop

004051bc <__i2b>:
  4051bc:	b510      	push	{r4, lr}
  4051be:	460c      	mov	r4, r1
  4051c0:	2101      	movs	r1, #1
  4051c2:	f7ff ff3b 	bl	40503c <_Balloc>
  4051c6:	2201      	movs	r2, #1
  4051c8:	6144      	str	r4, [r0, #20]
  4051ca:	6102      	str	r2, [r0, #16]
  4051cc:	bd10      	pop	{r4, pc}
  4051ce:	bf00      	nop

004051d0 <__multiply>:
  4051d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051d4:	690c      	ldr	r4, [r1, #16]
  4051d6:	6915      	ldr	r5, [r2, #16]
  4051d8:	42ac      	cmp	r4, r5
  4051da:	b083      	sub	sp, #12
  4051dc:	468b      	mov	fp, r1
  4051de:	4616      	mov	r6, r2
  4051e0:	da04      	bge.n	4051ec <__multiply+0x1c>
  4051e2:	4622      	mov	r2, r4
  4051e4:	46b3      	mov	fp, r6
  4051e6:	462c      	mov	r4, r5
  4051e8:	460e      	mov	r6, r1
  4051ea:	4615      	mov	r5, r2
  4051ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4051f0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4051f4:	eb04 0805 	add.w	r8, r4, r5
  4051f8:	4598      	cmp	r8, r3
  4051fa:	bfc8      	it	gt
  4051fc:	3101      	addgt	r1, #1
  4051fe:	f7ff ff1d 	bl	40503c <_Balloc>
  405202:	f100 0914 	add.w	r9, r0, #20
  405206:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40520a:	45d1      	cmp	r9, sl
  40520c:	9000      	str	r0, [sp, #0]
  40520e:	d205      	bcs.n	40521c <__multiply+0x4c>
  405210:	464b      	mov	r3, r9
  405212:	2100      	movs	r1, #0
  405214:	f843 1b04 	str.w	r1, [r3], #4
  405218:	459a      	cmp	sl, r3
  40521a:	d8fb      	bhi.n	405214 <__multiply+0x44>
  40521c:	f106 0c14 	add.w	ip, r6, #20
  405220:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405224:	f10b 0b14 	add.w	fp, fp, #20
  405228:	459c      	cmp	ip, r3
  40522a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40522e:	d24c      	bcs.n	4052ca <__multiply+0xfa>
  405230:	f8cd a004 	str.w	sl, [sp, #4]
  405234:	469a      	mov	sl, r3
  405236:	f8dc 5000 	ldr.w	r5, [ip]
  40523a:	b2af      	uxth	r7, r5
  40523c:	b1ef      	cbz	r7, 40527a <__multiply+0xaa>
  40523e:	2100      	movs	r1, #0
  405240:	464d      	mov	r5, r9
  405242:	465e      	mov	r6, fp
  405244:	460c      	mov	r4, r1
  405246:	f856 2b04 	ldr.w	r2, [r6], #4
  40524a:	6828      	ldr	r0, [r5, #0]
  40524c:	b293      	uxth	r3, r2
  40524e:	b281      	uxth	r1, r0
  405250:	fb07 1303 	mla	r3, r7, r3, r1
  405254:	0c12      	lsrs	r2, r2, #16
  405256:	0c01      	lsrs	r1, r0, #16
  405258:	4423      	add	r3, r4
  40525a:	fb07 1102 	mla	r1, r7, r2, r1
  40525e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405262:	b29b      	uxth	r3, r3
  405264:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405268:	45b6      	cmp	lr, r6
  40526a:	f845 3b04 	str.w	r3, [r5], #4
  40526e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405272:	d8e8      	bhi.n	405246 <__multiply+0x76>
  405274:	602c      	str	r4, [r5, #0]
  405276:	f8dc 5000 	ldr.w	r5, [ip]
  40527a:	0c2d      	lsrs	r5, r5, #16
  40527c:	d01d      	beq.n	4052ba <__multiply+0xea>
  40527e:	f8d9 3000 	ldr.w	r3, [r9]
  405282:	4648      	mov	r0, r9
  405284:	461c      	mov	r4, r3
  405286:	4659      	mov	r1, fp
  405288:	2200      	movs	r2, #0
  40528a:	880e      	ldrh	r6, [r1, #0]
  40528c:	0c24      	lsrs	r4, r4, #16
  40528e:	fb05 4406 	mla	r4, r5, r6, r4
  405292:	4422      	add	r2, r4
  405294:	b29b      	uxth	r3, r3
  405296:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40529a:	f840 3b04 	str.w	r3, [r0], #4
  40529e:	f851 3b04 	ldr.w	r3, [r1], #4
  4052a2:	6804      	ldr	r4, [r0, #0]
  4052a4:	0c1b      	lsrs	r3, r3, #16
  4052a6:	b2a6      	uxth	r6, r4
  4052a8:	fb05 6303 	mla	r3, r5, r3, r6
  4052ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4052b0:	458e      	cmp	lr, r1
  4052b2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4052b6:	d8e8      	bhi.n	40528a <__multiply+0xba>
  4052b8:	6003      	str	r3, [r0, #0]
  4052ba:	f10c 0c04 	add.w	ip, ip, #4
  4052be:	45e2      	cmp	sl, ip
  4052c0:	f109 0904 	add.w	r9, r9, #4
  4052c4:	d8b7      	bhi.n	405236 <__multiply+0x66>
  4052c6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4052ca:	f1b8 0f00 	cmp.w	r8, #0
  4052ce:	dd0b      	ble.n	4052e8 <__multiply+0x118>
  4052d0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4052d4:	f1aa 0a04 	sub.w	sl, sl, #4
  4052d8:	b11b      	cbz	r3, 4052e2 <__multiply+0x112>
  4052da:	e005      	b.n	4052e8 <__multiply+0x118>
  4052dc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4052e0:	b913      	cbnz	r3, 4052e8 <__multiply+0x118>
  4052e2:	f1b8 0801 	subs.w	r8, r8, #1
  4052e6:	d1f9      	bne.n	4052dc <__multiply+0x10c>
  4052e8:	9800      	ldr	r0, [sp, #0]
  4052ea:	f8c0 8010 	str.w	r8, [r0, #16]
  4052ee:	b003      	add	sp, #12
  4052f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004052f4 <__pow5mult>:
  4052f4:	f012 0303 	ands.w	r3, r2, #3
  4052f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052fc:	4614      	mov	r4, r2
  4052fe:	4607      	mov	r7, r0
  405300:	d12e      	bne.n	405360 <__pow5mult+0x6c>
  405302:	460d      	mov	r5, r1
  405304:	10a4      	asrs	r4, r4, #2
  405306:	d01c      	beq.n	405342 <__pow5mult+0x4e>
  405308:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40530a:	b396      	cbz	r6, 405372 <__pow5mult+0x7e>
  40530c:	07e3      	lsls	r3, r4, #31
  40530e:	f04f 0800 	mov.w	r8, #0
  405312:	d406      	bmi.n	405322 <__pow5mult+0x2e>
  405314:	1064      	asrs	r4, r4, #1
  405316:	d014      	beq.n	405342 <__pow5mult+0x4e>
  405318:	6830      	ldr	r0, [r6, #0]
  40531a:	b1a8      	cbz	r0, 405348 <__pow5mult+0x54>
  40531c:	4606      	mov	r6, r0
  40531e:	07e3      	lsls	r3, r4, #31
  405320:	d5f8      	bpl.n	405314 <__pow5mult+0x20>
  405322:	4632      	mov	r2, r6
  405324:	4629      	mov	r1, r5
  405326:	4638      	mov	r0, r7
  405328:	f7ff ff52 	bl	4051d0 <__multiply>
  40532c:	b1b5      	cbz	r5, 40535c <__pow5mult+0x68>
  40532e:	686a      	ldr	r2, [r5, #4]
  405330:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405332:	1064      	asrs	r4, r4, #1
  405334:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405338:	6029      	str	r1, [r5, #0]
  40533a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40533e:	4605      	mov	r5, r0
  405340:	d1ea      	bne.n	405318 <__pow5mult+0x24>
  405342:	4628      	mov	r0, r5
  405344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405348:	4632      	mov	r2, r6
  40534a:	4631      	mov	r1, r6
  40534c:	4638      	mov	r0, r7
  40534e:	f7ff ff3f 	bl	4051d0 <__multiply>
  405352:	6030      	str	r0, [r6, #0]
  405354:	f8c0 8000 	str.w	r8, [r0]
  405358:	4606      	mov	r6, r0
  40535a:	e7e0      	b.n	40531e <__pow5mult+0x2a>
  40535c:	4605      	mov	r5, r0
  40535e:	e7d9      	b.n	405314 <__pow5mult+0x20>
  405360:	1e5a      	subs	r2, r3, #1
  405362:	4d0b      	ldr	r5, [pc, #44]	; (405390 <__pow5mult+0x9c>)
  405364:	2300      	movs	r3, #0
  405366:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40536a:	f7ff fe97 	bl	40509c <__multadd>
  40536e:	4605      	mov	r5, r0
  405370:	e7c8      	b.n	405304 <__pow5mult+0x10>
  405372:	2101      	movs	r1, #1
  405374:	4638      	mov	r0, r7
  405376:	f7ff fe61 	bl	40503c <_Balloc>
  40537a:	f240 2171 	movw	r1, #625	; 0x271
  40537e:	2201      	movs	r2, #1
  405380:	2300      	movs	r3, #0
  405382:	6141      	str	r1, [r0, #20]
  405384:	6102      	str	r2, [r0, #16]
  405386:	4606      	mov	r6, r0
  405388:	64b8      	str	r0, [r7, #72]	; 0x48
  40538a:	6003      	str	r3, [r0, #0]
  40538c:	e7be      	b.n	40530c <__pow5mult+0x18>
  40538e:	bf00      	nop
  405390:	00406e98 	.word	0x00406e98

00405394 <__lshift>:
  405394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405398:	4691      	mov	r9, r2
  40539a:	690a      	ldr	r2, [r1, #16]
  40539c:	688b      	ldr	r3, [r1, #8]
  40539e:	ea4f 1469 	mov.w	r4, r9, asr #5
  4053a2:	eb04 0802 	add.w	r8, r4, r2
  4053a6:	f108 0501 	add.w	r5, r8, #1
  4053aa:	429d      	cmp	r5, r3
  4053ac:	460e      	mov	r6, r1
  4053ae:	4607      	mov	r7, r0
  4053b0:	6849      	ldr	r1, [r1, #4]
  4053b2:	dd04      	ble.n	4053be <__lshift+0x2a>
  4053b4:	005b      	lsls	r3, r3, #1
  4053b6:	429d      	cmp	r5, r3
  4053b8:	f101 0101 	add.w	r1, r1, #1
  4053bc:	dcfa      	bgt.n	4053b4 <__lshift+0x20>
  4053be:	4638      	mov	r0, r7
  4053c0:	f7ff fe3c 	bl	40503c <_Balloc>
  4053c4:	2c00      	cmp	r4, #0
  4053c6:	f100 0314 	add.w	r3, r0, #20
  4053ca:	dd06      	ble.n	4053da <__lshift+0x46>
  4053cc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4053d0:	2100      	movs	r1, #0
  4053d2:	f843 1b04 	str.w	r1, [r3], #4
  4053d6:	429a      	cmp	r2, r3
  4053d8:	d1fb      	bne.n	4053d2 <__lshift+0x3e>
  4053da:	6934      	ldr	r4, [r6, #16]
  4053dc:	f106 0114 	add.w	r1, r6, #20
  4053e0:	f019 091f 	ands.w	r9, r9, #31
  4053e4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4053e8:	d01d      	beq.n	405426 <__lshift+0x92>
  4053ea:	f1c9 0c20 	rsb	ip, r9, #32
  4053ee:	2200      	movs	r2, #0
  4053f0:	680c      	ldr	r4, [r1, #0]
  4053f2:	fa04 f409 	lsl.w	r4, r4, r9
  4053f6:	4314      	orrs	r4, r2
  4053f8:	f843 4b04 	str.w	r4, [r3], #4
  4053fc:	f851 2b04 	ldr.w	r2, [r1], #4
  405400:	458e      	cmp	lr, r1
  405402:	fa22 f20c 	lsr.w	r2, r2, ip
  405406:	d8f3      	bhi.n	4053f0 <__lshift+0x5c>
  405408:	601a      	str	r2, [r3, #0]
  40540a:	b10a      	cbz	r2, 405410 <__lshift+0x7c>
  40540c:	f108 0502 	add.w	r5, r8, #2
  405410:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405412:	6872      	ldr	r2, [r6, #4]
  405414:	3d01      	subs	r5, #1
  405416:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40541a:	6105      	str	r5, [r0, #16]
  40541c:	6031      	str	r1, [r6, #0]
  40541e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405426:	3b04      	subs	r3, #4
  405428:	f851 2b04 	ldr.w	r2, [r1], #4
  40542c:	f843 2f04 	str.w	r2, [r3, #4]!
  405430:	458e      	cmp	lr, r1
  405432:	d8f9      	bhi.n	405428 <__lshift+0x94>
  405434:	e7ec      	b.n	405410 <__lshift+0x7c>
  405436:	bf00      	nop

00405438 <__mcmp>:
  405438:	b430      	push	{r4, r5}
  40543a:	690b      	ldr	r3, [r1, #16]
  40543c:	4605      	mov	r5, r0
  40543e:	6900      	ldr	r0, [r0, #16]
  405440:	1ac0      	subs	r0, r0, r3
  405442:	d10f      	bne.n	405464 <__mcmp+0x2c>
  405444:	009b      	lsls	r3, r3, #2
  405446:	3514      	adds	r5, #20
  405448:	3114      	adds	r1, #20
  40544a:	4419      	add	r1, r3
  40544c:	442b      	add	r3, r5
  40544e:	e001      	b.n	405454 <__mcmp+0x1c>
  405450:	429d      	cmp	r5, r3
  405452:	d207      	bcs.n	405464 <__mcmp+0x2c>
  405454:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405458:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40545c:	4294      	cmp	r4, r2
  40545e:	d0f7      	beq.n	405450 <__mcmp+0x18>
  405460:	d302      	bcc.n	405468 <__mcmp+0x30>
  405462:	2001      	movs	r0, #1
  405464:	bc30      	pop	{r4, r5}
  405466:	4770      	bx	lr
  405468:	f04f 30ff 	mov.w	r0, #4294967295
  40546c:	e7fa      	b.n	405464 <__mcmp+0x2c>
  40546e:	bf00      	nop

00405470 <__mdiff>:
  405470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405474:	690f      	ldr	r7, [r1, #16]
  405476:	460e      	mov	r6, r1
  405478:	6911      	ldr	r1, [r2, #16]
  40547a:	1a7f      	subs	r7, r7, r1
  40547c:	2f00      	cmp	r7, #0
  40547e:	4690      	mov	r8, r2
  405480:	d117      	bne.n	4054b2 <__mdiff+0x42>
  405482:	0089      	lsls	r1, r1, #2
  405484:	f106 0514 	add.w	r5, r6, #20
  405488:	f102 0e14 	add.w	lr, r2, #20
  40548c:	186b      	adds	r3, r5, r1
  40548e:	4471      	add	r1, lr
  405490:	e001      	b.n	405496 <__mdiff+0x26>
  405492:	429d      	cmp	r5, r3
  405494:	d25c      	bcs.n	405550 <__mdiff+0xe0>
  405496:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40549a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40549e:	42a2      	cmp	r2, r4
  4054a0:	d0f7      	beq.n	405492 <__mdiff+0x22>
  4054a2:	d25e      	bcs.n	405562 <__mdiff+0xf2>
  4054a4:	4633      	mov	r3, r6
  4054a6:	462c      	mov	r4, r5
  4054a8:	4646      	mov	r6, r8
  4054aa:	4675      	mov	r5, lr
  4054ac:	4698      	mov	r8, r3
  4054ae:	2701      	movs	r7, #1
  4054b0:	e005      	b.n	4054be <__mdiff+0x4e>
  4054b2:	db58      	blt.n	405566 <__mdiff+0xf6>
  4054b4:	f106 0514 	add.w	r5, r6, #20
  4054b8:	f108 0414 	add.w	r4, r8, #20
  4054bc:	2700      	movs	r7, #0
  4054be:	6871      	ldr	r1, [r6, #4]
  4054c0:	f7ff fdbc 	bl	40503c <_Balloc>
  4054c4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4054c8:	6936      	ldr	r6, [r6, #16]
  4054ca:	60c7      	str	r7, [r0, #12]
  4054cc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4054d0:	46a6      	mov	lr, r4
  4054d2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4054d6:	f100 0414 	add.w	r4, r0, #20
  4054da:	2300      	movs	r3, #0
  4054dc:	f85e 1b04 	ldr.w	r1, [lr], #4
  4054e0:	f855 8b04 	ldr.w	r8, [r5], #4
  4054e4:	b28a      	uxth	r2, r1
  4054e6:	fa13 f388 	uxtah	r3, r3, r8
  4054ea:	0c09      	lsrs	r1, r1, #16
  4054ec:	1a9a      	subs	r2, r3, r2
  4054ee:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4054f2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4054f6:	b292      	uxth	r2, r2
  4054f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4054fc:	45f4      	cmp	ip, lr
  4054fe:	f844 2b04 	str.w	r2, [r4], #4
  405502:	ea4f 4323 	mov.w	r3, r3, asr #16
  405506:	d8e9      	bhi.n	4054dc <__mdiff+0x6c>
  405508:	42af      	cmp	r7, r5
  40550a:	d917      	bls.n	40553c <__mdiff+0xcc>
  40550c:	46a4      	mov	ip, r4
  40550e:	46ae      	mov	lr, r5
  405510:	f85e 2b04 	ldr.w	r2, [lr], #4
  405514:	fa13 f382 	uxtah	r3, r3, r2
  405518:	1419      	asrs	r1, r3, #16
  40551a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40551e:	b29b      	uxth	r3, r3
  405520:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405524:	4577      	cmp	r7, lr
  405526:	f84c 2b04 	str.w	r2, [ip], #4
  40552a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40552e:	d8ef      	bhi.n	405510 <__mdiff+0xa0>
  405530:	43ed      	mvns	r5, r5
  405532:	442f      	add	r7, r5
  405534:	f027 0703 	bic.w	r7, r7, #3
  405538:	3704      	adds	r7, #4
  40553a:	443c      	add	r4, r7
  40553c:	3c04      	subs	r4, #4
  40553e:	b922      	cbnz	r2, 40554a <__mdiff+0xda>
  405540:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405544:	3e01      	subs	r6, #1
  405546:	2b00      	cmp	r3, #0
  405548:	d0fa      	beq.n	405540 <__mdiff+0xd0>
  40554a:	6106      	str	r6, [r0, #16]
  40554c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405550:	2100      	movs	r1, #0
  405552:	f7ff fd73 	bl	40503c <_Balloc>
  405556:	2201      	movs	r2, #1
  405558:	2300      	movs	r3, #0
  40555a:	6102      	str	r2, [r0, #16]
  40555c:	6143      	str	r3, [r0, #20]
  40555e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405562:	4674      	mov	r4, lr
  405564:	e7ab      	b.n	4054be <__mdiff+0x4e>
  405566:	4633      	mov	r3, r6
  405568:	f106 0414 	add.w	r4, r6, #20
  40556c:	f102 0514 	add.w	r5, r2, #20
  405570:	4616      	mov	r6, r2
  405572:	2701      	movs	r7, #1
  405574:	4698      	mov	r8, r3
  405576:	e7a2      	b.n	4054be <__mdiff+0x4e>

00405578 <__d2b>:
  405578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40557c:	b082      	sub	sp, #8
  40557e:	2101      	movs	r1, #1
  405580:	461c      	mov	r4, r3
  405582:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405586:	4615      	mov	r5, r2
  405588:	9e08      	ldr	r6, [sp, #32]
  40558a:	f7ff fd57 	bl	40503c <_Balloc>
  40558e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405592:	4680      	mov	r8, r0
  405594:	b10f      	cbz	r7, 40559a <__d2b+0x22>
  405596:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40559a:	9401      	str	r4, [sp, #4]
  40559c:	b31d      	cbz	r5, 4055e6 <__d2b+0x6e>
  40559e:	a802      	add	r0, sp, #8
  4055a0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4055a4:	f7ff fdda 	bl	40515c <__lo0bits>
  4055a8:	2800      	cmp	r0, #0
  4055aa:	d134      	bne.n	405616 <__d2b+0x9e>
  4055ac:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4055b0:	f8c8 2014 	str.w	r2, [r8, #20]
  4055b4:	2b00      	cmp	r3, #0
  4055b6:	bf0c      	ite	eq
  4055b8:	2101      	moveq	r1, #1
  4055ba:	2102      	movne	r1, #2
  4055bc:	f8c8 3018 	str.w	r3, [r8, #24]
  4055c0:	f8c8 1010 	str.w	r1, [r8, #16]
  4055c4:	b9df      	cbnz	r7, 4055fe <__d2b+0x86>
  4055c6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4055ca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4055ce:	6030      	str	r0, [r6, #0]
  4055d0:	6918      	ldr	r0, [r3, #16]
  4055d2:	f7ff fda3 	bl	40511c <__hi0bits>
  4055d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055d8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4055dc:	6018      	str	r0, [r3, #0]
  4055de:	4640      	mov	r0, r8
  4055e0:	b002      	add	sp, #8
  4055e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055e6:	a801      	add	r0, sp, #4
  4055e8:	f7ff fdb8 	bl	40515c <__lo0bits>
  4055ec:	9b01      	ldr	r3, [sp, #4]
  4055ee:	f8c8 3014 	str.w	r3, [r8, #20]
  4055f2:	2101      	movs	r1, #1
  4055f4:	3020      	adds	r0, #32
  4055f6:	f8c8 1010 	str.w	r1, [r8, #16]
  4055fa:	2f00      	cmp	r7, #0
  4055fc:	d0e3      	beq.n	4055c6 <__d2b+0x4e>
  4055fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405600:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405604:	4407      	add	r7, r0
  405606:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40560a:	6037      	str	r7, [r6, #0]
  40560c:	6018      	str	r0, [r3, #0]
  40560e:	4640      	mov	r0, r8
  405610:	b002      	add	sp, #8
  405612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405616:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40561a:	f1c0 0220 	rsb	r2, r0, #32
  40561e:	fa03 f202 	lsl.w	r2, r3, r2
  405622:	430a      	orrs	r2, r1
  405624:	40c3      	lsrs	r3, r0
  405626:	9301      	str	r3, [sp, #4]
  405628:	f8c8 2014 	str.w	r2, [r8, #20]
  40562c:	e7c2      	b.n	4055b4 <__d2b+0x3c>
  40562e:	bf00      	nop

00405630 <_sbrk_r>:
  405630:	b538      	push	{r3, r4, r5, lr}
  405632:	4c07      	ldr	r4, [pc, #28]	; (405650 <_sbrk_r+0x20>)
  405634:	2300      	movs	r3, #0
  405636:	4605      	mov	r5, r0
  405638:	4608      	mov	r0, r1
  40563a:	6023      	str	r3, [r4, #0]
  40563c:	f7fc f9da 	bl	4019f4 <_sbrk>
  405640:	1c43      	adds	r3, r0, #1
  405642:	d000      	beq.n	405646 <_sbrk_r+0x16>
  405644:	bd38      	pop	{r3, r4, r5, pc}
  405646:	6823      	ldr	r3, [r4, #0]
  405648:	2b00      	cmp	r3, #0
  40564a:	d0fb      	beq.n	405644 <_sbrk_r+0x14>
  40564c:	602b      	str	r3, [r5, #0]
  40564e:	bd38      	pop	{r3, r4, r5, pc}
  405650:	20400b50 	.word	0x20400b50
	...

00405680 <strlen>:
  405680:	f890 f000 	pld	[r0]
  405684:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405688:	f020 0107 	bic.w	r1, r0, #7
  40568c:	f06f 0c00 	mvn.w	ip, #0
  405690:	f010 0407 	ands.w	r4, r0, #7
  405694:	f891 f020 	pld	[r1, #32]
  405698:	f040 8049 	bne.w	40572e <strlen+0xae>
  40569c:	f04f 0400 	mov.w	r4, #0
  4056a0:	f06f 0007 	mvn.w	r0, #7
  4056a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4056a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4056ac:	f100 0008 	add.w	r0, r0, #8
  4056b0:	fa82 f24c 	uadd8	r2, r2, ip
  4056b4:	faa4 f28c 	sel	r2, r4, ip
  4056b8:	fa83 f34c 	uadd8	r3, r3, ip
  4056bc:	faa2 f38c 	sel	r3, r2, ip
  4056c0:	bb4b      	cbnz	r3, 405716 <strlen+0x96>
  4056c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4056c6:	fa82 f24c 	uadd8	r2, r2, ip
  4056ca:	f100 0008 	add.w	r0, r0, #8
  4056ce:	faa4 f28c 	sel	r2, r4, ip
  4056d2:	fa83 f34c 	uadd8	r3, r3, ip
  4056d6:	faa2 f38c 	sel	r3, r2, ip
  4056da:	b9e3      	cbnz	r3, 405716 <strlen+0x96>
  4056dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4056e0:	fa82 f24c 	uadd8	r2, r2, ip
  4056e4:	f100 0008 	add.w	r0, r0, #8
  4056e8:	faa4 f28c 	sel	r2, r4, ip
  4056ec:	fa83 f34c 	uadd8	r3, r3, ip
  4056f0:	faa2 f38c 	sel	r3, r2, ip
  4056f4:	b97b      	cbnz	r3, 405716 <strlen+0x96>
  4056f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4056fa:	f101 0120 	add.w	r1, r1, #32
  4056fe:	fa82 f24c 	uadd8	r2, r2, ip
  405702:	f100 0008 	add.w	r0, r0, #8
  405706:	faa4 f28c 	sel	r2, r4, ip
  40570a:	fa83 f34c 	uadd8	r3, r3, ip
  40570e:	faa2 f38c 	sel	r3, r2, ip
  405712:	2b00      	cmp	r3, #0
  405714:	d0c6      	beq.n	4056a4 <strlen+0x24>
  405716:	2a00      	cmp	r2, #0
  405718:	bf04      	itt	eq
  40571a:	3004      	addeq	r0, #4
  40571c:	461a      	moveq	r2, r3
  40571e:	ba12      	rev	r2, r2
  405720:	fab2 f282 	clz	r2, r2
  405724:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405728:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40572c:	4770      	bx	lr
  40572e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405732:	f004 0503 	and.w	r5, r4, #3
  405736:	f1c4 0000 	rsb	r0, r4, #0
  40573a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40573e:	f014 0f04 	tst.w	r4, #4
  405742:	f891 f040 	pld	[r1, #64]	; 0x40
  405746:	fa0c f505 	lsl.w	r5, ip, r5
  40574a:	ea62 0205 	orn	r2, r2, r5
  40574e:	bf1c      	itt	ne
  405750:	ea63 0305 	ornne	r3, r3, r5
  405754:	4662      	movne	r2, ip
  405756:	f04f 0400 	mov.w	r4, #0
  40575a:	e7a9      	b.n	4056b0 <strlen+0x30>

0040575c <__ssprint_r>:
  40575c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405760:	6893      	ldr	r3, [r2, #8]
  405762:	b083      	sub	sp, #12
  405764:	4690      	mov	r8, r2
  405766:	2b00      	cmp	r3, #0
  405768:	d070      	beq.n	40584c <__ssprint_r+0xf0>
  40576a:	4682      	mov	sl, r0
  40576c:	460c      	mov	r4, r1
  40576e:	6817      	ldr	r7, [r2, #0]
  405770:	688d      	ldr	r5, [r1, #8]
  405772:	6808      	ldr	r0, [r1, #0]
  405774:	e042      	b.n	4057fc <__ssprint_r+0xa0>
  405776:	89a3      	ldrh	r3, [r4, #12]
  405778:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40577c:	d02e      	beq.n	4057dc <__ssprint_r+0x80>
  40577e:	6965      	ldr	r5, [r4, #20]
  405780:	6921      	ldr	r1, [r4, #16]
  405782:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405786:	eba0 0b01 	sub.w	fp, r0, r1
  40578a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40578e:	f10b 0001 	add.w	r0, fp, #1
  405792:	106d      	asrs	r5, r5, #1
  405794:	4430      	add	r0, r6
  405796:	42a8      	cmp	r0, r5
  405798:	462a      	mov	r2, r5
  40579a:	bf84      	itt	hi
  40579c:	4605      	movhi	r5, r0
  40579e:	462a      	movhi	r2, r5
  4057a0:	055b      	lsls	r3, r3, #21
  4057a2:	d538      	bpl.n	405816 <__ssprint_r+0xba>
  4057a4:	4611      	mov	r1, r2
  4057a6:	4650      	mov	r0, sl
  4057a8:	f7ff f890 	bl	4048cc <_malloc_r>
  4057ac:	2800      	cmp	r0, #0
  4057ae:	d03c      	beq.n	40582a <__ssprint_r+0xce>
  4057b0:	465a      	mov	r2, fp
  4057b2:	6921      	ldr	r1, [r4, #16]
  4057b4:	9001      	str	r0, [sp, #4]
  4057b6:	f7ff fba3 	bl	404f00 <memcpy>
  4057ba:	89a2      	ldrh	r2, [r4, #12]
  4057bc:	9b01      	ldr	r3, [sp, #4]
  4057be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4057c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4057c6:	81a2      	strh	r2, [r4, #12]
  4057c8:	eba5 020b 	sub.w	r2, r5, fp
  4057cc:	eb03 000b 	add.w	r0, r3, fp
  4057d0:	6165      	str	r5, [r4, #20]
  4057d2:	6123      	str	r3, [r4, #16]
  4057d4:	6020      	str	r0, [r4, #0]
  4057d6:	60a2      	str	r2, [r4, #8]
  4057d8:	4635      	mov	r5, r6
  4057da:	46b3      	mov	fp, r6
  4057dc:	465a      	mov	r2, fp
  4057de:	4649      	mov	r1, r9
  4057e0:	f000 fa00 	bl	405be4 <memmove>
  4057e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4057e8:	68a2      	ldr	r2, [r4, #8]
  4057ea:	6820      	ldr	r0, [r4, #0]
  4057ec:	1b55      	subs	r5, r2, r5
  4057ee:	4458      	add	r0, fp
  4057f0:	1b9e      	subs	r6, r3, r6
  4057f2:	60a5      	str	r5, [r4, #8]
  4057f4:	6020      	str	r0, [r4, #0]
  4057f6:	f8c8 6008 	str.w	r6, [r8, #8]
  4057fa:	b33e      	cbz	r6, 40584c <__ssprint_r+0xf0>
  4057fc:	687e      	ldr	r6, [r7, #4]
  4057fe:	463b      	mov	r3, r7
  405800:	3708      	adds	r7, #8
  405802:	2e00      	cmp	r6, #0
  405804:	d0fa      	beq.n	4057fc <__ssprint_r+0xa0>
  405806:	42ae      	cmp	r6, r5
  405808:	f8d3 9000 	ldr.w	r9, [r3]
  40580c:	46ab      	mov	fp, r5
  40580e:	d2b2      	bcs.n	405776 <__ssprint_r+0x1a>
  405810:	4635      	mov	r5, r6
  405812:	46b3      	mov	fp, r6
  405814:	e7e2      	b.n	4057dc <__ssprint_r+0x80>
  405816:	4650      	mov	r0, sl
  405818:	f000 fa48 	bl	405cac <_realloc_r>
  40581c:	4603      	mov	r3, r0
  40581e:	2800      	cmp	r0, #0
  405820:	d1d2      	bne.n	4057c8 <__ssprint_r+0x6c>
  405822:	6921      	ldr	r1, [r4, #16]
  405824:	4650      	mov	r0, sl
  405826:	f000 f8f7 	bl	405a18 <_free_r>
  40582a:	230c      	movs	r3, #12
  40582c:	f8ca 3000 	str.w	r3, [sl]
  405830:	89a3      	ldrh	r3, [r4, #12]
  405832:	2200      	movs	r2, #0
  405834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405838:	f04f 30ff 	mov.w	r0, #4294967295
  40583c:	81a3      	strh	r3, [r4, #12]
  40583e:	f8c8 2008 	str.w	r2, [r8, #8]
  405842:	f8c8 2004 	str.w	r2, [r8, #4]
  405846:	b003      	add	sp, #12
  405848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40584c:	2000      	movs	r0, #0
  40584e:	f8c8 0004 	str.w	r0, [r8, #4]
  405852:	b003      	add	sp, #12
  405854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405858 <__ascii_wctomb>:
  405858:	b121      	cbz	r1, 405864 <__ascii_wctomb+0xc>
  40585a:	2aff      	cmp	r2, #255	; 0xff
  40585c:	d804      	bhi.n	405868 <__ascii_wctomb+0x10>
  40585e:	700a      	strb	r2, [r1, #0]
  405860:	2001      	movs	r0, #1
  405862:	4770      	bx	lr
  405864:	4608      	mov	r0, r1
  405866:	4770      	bx	lr
  405868:	238a      	movs	r3, #138	; 0x8a
  40586a:	6003      	str	r3, [r0, #0]
  40586c:	f04f 30ff 	mov.w	r0, #4294967295
  405870:	4770      	bx	lr
  405872:	bf00      	nop

00405874 <__register_exitproc>:
  405874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405878:	4c25      	ldr	r4, [pc, #148]	; (405910 <__register_exitproc+0x9c>)
  40587a:	6825      	ldr	r5, [r4, #0]
  40587c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405880:	4606      	mov	r6, r0
  405882:	4688      	mov	r8, r1
  405884:	4692      	mov	sl, r2
  405886:	4699      	mov	r9, r3
  405888:	b3c4      	cbz	r4, 4058fc <__register_exitproc+0x88>
  40588a:	6860      	ldr	r0, [r4, #4]
  40588c:	281f      	cmp	r0, #31
  40588e:	dc17      	bgt.n	4058c0 <__register_exitproc+0x4c>
  405890:	1c43      	adds	r3, r0, #1
  405892:	b176      	cbz	r6, 4058b2 <__register_exitproc+0x3e>
  405894:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405898:	2201      	movs	r2, #1
  40589a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40589e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  4058a2:	4082      	lsls	r2, r0
  4058a4:	4311      	orrs	r1, r2
  4058a6:	2e02      	cmp	r6, #2
  4058a8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  4058ac:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4058b0:	d01e      	beq.n	4058f0 <__register_exitproc+0x7c>
  4058b2:	3002      	adds	r0, #2
  4058b4:	6063      	str	r3, [r4, #4]
  4058b6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4058ba:	2000      	movs	r0, #0
  4058bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4058c0:	4b14      	ldr	r3, [pc, #80]	; (405914 <__register_exitproc+0xa0>)
  4058c2:	b303      	cbz	r3, 405906 <__register_exitproc+0x92>
  4058c4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4058c8:	f3af 8000 	nop.w
  4058cc:	4604      	mov	r4, r0
  4058ce:	b1d0      	cbz	r0, 405906 <__register_exitproc+0x92>
  4058d0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4058d4:	2700      	movs	r7, #0
  4058d6:	e880 0088 	stmia.w	r0, {r3, r7}
  4058da:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4058de:	4638      	mov	r0, r7
  4058e0:	2301      	movs	r3, #1
  4058e2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4058e6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4058ea:	2e00      	cmp	r6, #0
  4058ec:	d0e1      	beq.n	4058b2 <__register_exitproc+0x3e>
  4058ee:	e7d1      	b.n	405894 <__register_exitproc+0x20>
  4058f0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4058f4:	430a      	orrs	r2, r1
  4058f6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4058fa:	e7da      	b.n	4058b2 <__register_exitproc+0x3e>
  4058fc:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405900:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405904:	e7c1      	b.n	40588a <__register_exitproc+0x16>
  405906:	f04f 30ff 	mov.w	r0, #4294967295
  40590a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40590e:	bf00      	nop
  405910:	00406d1c 	.word	0x00406d1c
  405914:	00000000 	.word	0x00000000

00405918 <_calloc_r>:
  405918:	b510      	push	{r4, lr}
  40591a:	fb02 f101 	mul.w	r1, r2, r1
  40591e:	f7fe ffd5 	bl	4048cc <_malloc_r>
  405922:	4604      	mov	r4, r0
  405924:	b1d8      	cbz	r0, 40595e <_calloc_r+0x46>
  405926:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40592a:	f022 0203 	bic.w	r2, r2, #3
  40592e:	3a04      	subs	r2, #4
  405930:	2a24      	cmp	r2, #36	; 0x24
  405932:	d818      	bhi.n	405966 <_calloc_r+0x4e>
  405934:	2a13      	cmp	r2, #19
  405936:	d914      	bls.n	405962 <_calloc_r+0x4a>
  405938:	2300      	movs	r3, #0
  40593a:	2a1b      	cmp	r2, #27
  40593c:	6003      	str	r3, [r0, #0]
  40593e:	6043      	str	r3, [r0, #4]
  405940:	d916      	bls.n	405970 <_calloc_r+0x58>
  405942:	2a24      	cmp	r2, #36	; 0x24
  405944:	6083      	str	r3, [r0, #8]
  405946:	60c3      	str	r3, [r0, #12]
  405948:	bf11      	iteee	ne
  40594a:	f100 0210 	addne.w	r2, r0, #16
  40594e:	6103      	streq	r3, [r0, #16]
  405950:	6143      	streq	r3, [r0, #20]
  405952:	f100 0218 	addeq.w	r2, r0, #24
  405956:	2300      	movs	r3, #0
  405958:	6013      	str	r3, [r2, #0]
  40595a:	6053      	str	r3, [r2, #4]
  40595c:	6093      	str	r3, [r2, #8]
  40595e:	4620      	mov	r0, r4
  405960:	bd10      	pop	{r4, pc}
  405962:	4602      	mov	r2, r0
  405964:	e7f7      	b.n	405956 <_calloc_r+0x3e>
  405966:	2100      	movs	r1, #0
  405968:	f7fc fc70 	bl	40224c <memset>
  40596c:	4620      	mov	r0, r4
  40596e:	bd10      	pop	{r4, pc}
  405970:	f100 0208 	add.w	r2, r0, #8
  405974:	e7ef      	b.n	405956 <_calloc_r+0x3e>
  405976:	bf00      	nop

00405978 <_malloc_trim_r>:
  405978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40597a:	4f24      	ldr	r7, [pc, #144]	; (405a0c <_malloc_trim_r+0x94>)
  40597c:	460c      	mov	r4, r1
  40597e:	4606      	mov	r6, r0
  405980:	f7ff fb58 	bl	405034 <__malloc_lock>
  405984:	68bb      	ldr	r3, [r7, #8]
  405986:	685d      	ldr	r5, [r3, #4]
  405988:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40598c:	310f      	adds	r1, #15
  40598e:	f025 0503 	bic.w	r5, r5, #3
  405992:	4429      	add	r1, r5
  405994:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405998:	f021 010f 	bic.w	r1, r1, #15
  40599c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4059a0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4059a4:	db07      	blt.n	4059b6 <_malloc_trim_r+0x3e>
  4059a6:	2100      	movs	r1, #0
  4059a8:	4630      	mov	r0, r6
  4059aa:	f7ff fe41 	bl	405630 <_sbrk_r>
  4059ae:	68bb      	ldr	r3, [r7, #8]
  4059b0:	442b      	add	r3, r5
  4059b2:	4298      	cmp	r0, r3
  4059b4:	d004      	beq.n	4059c0 <_malloc_trim_r+0x48>
  4059b6:	4630      	mov	r0, r6
  4059b8:	f7ff fb3e 	bl	405038 <__malloc_unlock>
  4059bc:	2000      	movs	r0, #0
  4059be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4059c0:	4261      	negs	r1, r4
  4059c2:	4630      	mov	r0, r6
  4059c4:	f7ff fe34 	bl	405630 <_sbrk_r>
  4059c8:	3001      	adds	r0, #1
  4059ca:	d00d      	beq.n	4059e8 <_malloc_trim_r+0x70>
  4059cc:	4b10      	ldr	r3, [pc, #64]	; (405a10 <_malloc_trim_r+0x98>)
  4059ce:	68ba      	ldr	r2, [r7, #8]
  4059d0:	6819      	ldr	r1, [r3, #0]
  4059d2:	1b2d      	subs	r5, r5, r4
  4059d4:	f045 0501 	orr.w	r5, r5, #1
  4059d8:	4630      	mov	r0, r6
  4059da:	1b09      	subs	r1, r1, r4
  4059dc:	6055      	str	r5, [r2, #4]
  4059de:	6019      	str	r1, [r3, #0]
  4059e0:	f7ff fb2a 	bl	405038 <__malloc_unlock>
  4059e4:	2001      	movs	r0, #1
  4059e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4059e8:	2100      	movs	r1, #0
  4059ea:	4630      	mov	r0, r6
  4059ec:	f7ff fe20 	bl	405630 <_sbrk_r>
  4059f0:	68ba      	ldr	r2, [r7, #8]
  4059f2:	1a83      	subs	r3, r0, r2
  4059f4:	2b0f      	cmp	r3, #15
  4059f6:	ddde      	ble.n	4059b6 <_malloc_trim_r+0x3e>
  4059f8:	4c06      	ldr	r4, [pc, #24]	; (405a14 <_malloc_trim_r+0x9c>)
  4059fa:	4905      	ldr	r1, [pc, #20]	; (405a10 <_malloc_trim_r+0x98>)
  4059fc:	6824      	ldr	r4, [r4, #0]
  4059fe:	f043 0301 	orr.w	r3, r3, #1
  405a02:	1b00      	subs	r0, r0, r4
  405a04:	6053      	str	r3, [r2, #4]
  405a06:	6008      	str	r0, [r1, #0]
  405a08:	e7d5      	b.n	4059b6 <_malloc_trim_r+0x3e>
  405a0a:	bf00      	nop
  405a0c:	204005a4 	.word	0x204005a4
  405a10:	20400a54 	.word	0x20400a54
  405a14:	204009ac 	.word	0x204009ac

00405a18 <_free_r>:
  405a18:	2900      	cmp	r1, #0
  405a1a:	d044      	beq.n	405aa6 <_free_r+0x8e>
  405a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405a20:	460d      	mov	r5, r1
  405a22:	4680      	mov	r8, r0
  405a24:	f7ff fb06 	bl	405034 <__malloc_lock>
  405a28:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405a2c:	4969      	ldr	r1, [pc, #420]	; (405bd4 <_free_r+0x1bc>)
  405a2e:	f027 0301 	bic.w	r3, r7, #1
  405a32:	f1a5 0408 	sub.w	r4, r5, #8
  405a36:	18e2      	adds	r2, r4, r3
  405a38:	688e      	ldr	r6, [r1, #8]
  405a3a:	6850      	ldr	r0, [r2, #4]
  405a3c:	42b2      	cmp	r2, r6
  405a3e:	f020 0003 	bic.w	r0, r0, #3
  405a42:	d05e      	beq.n	405b02 <_free_r+0xea>
  405a44:	07fe      	lsls	r6, r7, #31
  405a46:	6050      	str	r0, [r2, #4]
  405a48:	d40b      	bmi.n	405a62 <_free_r+0x4a>
  405a4a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405a4e:	1be4      	subs	r4, r4, r7
  405a50:	f101 0e08 	add.w	lr, r1, #8
  405a54:	68a5      	ldr	r5, [r4, #8]
  405a56:	4575      	cmp	r5, lr
  405a58:	443b      	add	r3, r7
  405a5a:	d06d      	beq.n	405b38 <_free_r+0x120>
  405a5c:	68e7      	ldr	r7, [r4, #12]
  405a5e:	60ef      	str	r7, [r5, #12]
  405a60:	60bd      	str	r5, [r7, #8]
  405a62:	1815      	adds	r5, r2, r0
  405a64:	686d      	ldr	r5, [r5, #4]
  405a66:	07ed      	lsls	r5, r5, #31
  405a68:	d53e      	bpl.n	405ae8 <_free_r+0xd0>
  405a6a:	f043 0201 	orr.w	r2, r3, #1
  405a6e:	6062      	str	r2, [r4, #4]
  405a70:	50e3      	str	r3, [r4, r3]
  405a72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405a76:	d217      	bcs.n	405aa8 <_free_r+0x90>
  405a78:	08db      	lsrs	r3, r3, #3
  405a7a:	1c58      	adds	r0, r3, #1
  405a7c:	109a      	asrs	r2, r3, #2
  405a7e:	684d      	ldr	r5, [r1, #4]
  405a80:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405a84:	60a7      	str	r7, [r4, #8]
  405a86:	2301      	movs	r3, #1
  405a88:	4093      	lsls	r3, r2
  405a8a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405a8e:	432b      	orrs	r3, r5
  405a90:	3a08      	subs	r2, #8
  405a92:	60e2      	str	r2, [r4, #12]
  405a94:	604b      	str	r3, [r1, #4]
  405a96:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405a9a:	60fc      	str	r4, [r7, #12]
  405a9c:	4640      	mov	r0, r8
  405a9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405aa2:	f7ff bac9 	b.w	405038 <__malloc_unlock>
  405aa6:	4770      	bx	lr
  405aa8:	0a5a      	lsrs	r2, r3, #9
  405aaa:	2a04      	cmp	r2, #4
  405aac:	d852      	bhi.n	405b54 <_free_r+0x13c>
  405aae:	099a      	lsrs	r2, r3, #6
  405ab0:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405ab4:	00ff      	lsls	r7, r7, #3
  405ab6:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405aba:	19c8      	adds	r0, r1, r7
  405abc:	59ca      	ldr	r2, [r1, r7]
  405abe:	3808      	subs	r0, #8
  405ac0:	4290      	cmp	r0, r2
  405ac2:	d04f      	beq.n	405b64 <_free_r+0x14c>
  405ac4:	6851      	ldr	r1, [r2, #4]
  405ac6:	f021 0103 	bic.w	r1, r1, #3
  405aca:	428b      	cmp	r3, r1
  405acc:	d232      	bcs.n	405b34 <_free_r+0x11c>
  405ace:	6892      	ldr	r2, [r2, #8]
  405ad0:	4290      	cmp	r0, r2
  405ad2:	d1f7      	bne.n	405ac4 <_free_r+0xac>
  405ad4:	68c3      	ldr	r3, [r0, #12]
  405ad6:	60a0      	str	r0, [r4, #8]
  405ad8:	60e3      	str	r3, [r4, #12]
  405ada:	609c      	str	r4, [r3, #8]
  405adc:	60c4      	str	r4, [r0, #12]
  405ade:	4640      	mov	r0, r8
  405ae0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405ae4:	f7ff baa8 	b.w	405038 <__malloc_unlock>
  405ae8:	6895      	ldr	r5, [r2, #8]
  405aea:	4f3b      	ldr	r7, [pc, #236]	; (405bd8 <_free_r+0x1c0>)
  405aec:	42bd      	cmp	r5, r7
  405aee:	4403      	add	r3, r0
  405af0:	d040      	beq.n	405b74 <_free_r+0x15c>
  405af2:	68d0      	ldr	r0, [r2, #12]
  405af4:	60e8      	str	r0, [r5, #12]
  405af6:	f043 0201 	orr.w	r2, r3, #1
  405afa:	6085      	str	r5, [r0, #8]
  405afc:	6062      	str	r2, [r4, #4]
  405afe:	50e3      	str	r3, [r4, r3]
  405b00:	e7b7      	b.n	405a72 <_free_r+0x5a>
  405b02:	07ff      	lsls	r7, r7, #31
  405b04:	4403      	add	r3, r0
  405b06:	d407      	bmi.n	405b18 <_free_r+0x100>
  405b08:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405b0c:	1aa4      	subs	r4, r4, r2
  405b0e:	4413      	add	r3, r2
  405b10:	68a0      	ldr	r0, [r4, #8]
  405b12:	68e2      	ldr	r2, [r4, #12]
  405b14:	60c2      	str	r2, [r0, #12]
  405b16:	6090      	str	r0, [r2, #8]
  405b18:	4a30      	ldr	r2, [pc, #192]	; (405bdc <_free_r+0x1c4>)
  405b1a:	6812      	ldr	r2, [r2, #0]
  405b1c:	f043 0001 	orr.w	r0, r3, #1
  405b20:	4293      	cmp	r3, r2
  405b22:	6060      	str	r0, [r4, #4]
  405b24:	608c      	str	r4, [r1, #8]
  405b26:	d3b9      	bcc.n	405a9c <_free_r+0x84>
  405b28:	4b2d      	ldr	r3, [pc, #180]	; (405be0 <_free_r+0x1c8>)
  405b2a:	4640      	mov	r0, r8
  405b2c:	6819      	ldr	r1, [r3, #0]
  405b2e:	f7ff ff23 	bl	405978 <_malloc_trim_r>
  405b32:	e7b3      	b.n	405a9c <_free_r+0x84>
  405b34:	4610      	mov	r0, r2
  405b36:	e7cd      	b.n	405ad4 <_free_r+0xbc>
  405b38:	1811      	adds	r1, r2, r0
  405b3a:	6849      	ldr	r1, [r1, #4]
  405b3c:	07c9      	lsls	r1, r1, #31
  405b3e:	d444      	bmi.n	405bca <_free_r+0x1b2>
  405b40:	6891      	ldr	r1, [r2, #8]
  405b42:	68d2      	ldr	r2, [r2, #12]
  405b44:	60ca      	str	r2, [r1, #12]
  405b46:	4403      	add	r3, r0
  405b48:	f043 0001 	orr.w	r0, r3, #1
  405b4c:	6091      	str	r1, [r2, #8]
  405b4e:	6060      	str	r0, [r4, #4]
  405b50:	50e3      	str	r3, [r4, r3]
  405b52:	e7a3      	b.n	405a9c <_free_r+0x84>
  405b54:	2a14      	cmp	r2, #20
  405b56:	d816      	bhi.n	405b86 <_free_r+0x16e>
  405b58:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405b5c:	00ff      	lsls	r7, r7, #3
  405b5e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405b62:	e7aa      	b.n	405aba <_free_r+0xa2>
  405b64:	10aa      	asrs	r2, r5, #2
  405b66:	2301      	movs	r3, #1
  405b68:	684d      	ldr	r5, [r1, #4]
  405b6a:	4093      	lsls	r3, r2
  405b6c:	432b      	orrs	r3, r5
  405b6e:	604b      	str	r3, [r1, #4]
  405b70:	4603      	mov	r3, r0
  405b72:	e7b0      	b.n	405ad6 <_free_r+0xbe>
  405b74:	f043 0201 	orr.w	r2, r3, #1
  405b78:	614c      	str	r4, [r1, #20]
  405b7a:	610c      	str	r4, [r1, #16]
  405b7c:	60e5      	str	r5, [r4, #12]
  405b7e:	60a5      	str	r5, [r4, #8]
  405b80:	6062      	str	r2, [r4, #4]
  405b82:	50e3      	str	r3, [r4, r3]
  405b84:	e78a      	b.n	405a9c <_free_r+0x84>
  405b86:	2a54      	cmp	r2, #84	; 0x54
  405b88:	d806      	bhi.n	405b98 <_free_r+0x180>
  405b8a:	0b1a      	lsrs	r2, r3, #12
  405b8c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405b90:	00ff      	lsls	r7, r7, #3
  405b92:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405b96:	e790      	b.n	405aba <_free_r+0xa2>
  405b98:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405b9c:	d806      	bhi.n	405bac <_free_r+0x194>
  405b9e:	0bda      	lsrs	r2, r3, #15
  405ba0:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405ba4:	00ff      	lsls	r7, r7, #3
  405ba6:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405baa:	e786      	b.n	405aba <_free_r+0xa2>
  405bac:	f240 5054 	movw	r0, #1364	; 0x554
  405bb0:	4282      	cmp	r2, r0
  405bb2:	d806      	bhi.n	405bc2 <_free_r+0x1aa>
  405bb4:	0c9a      	lsrs	r2, r3, #18
  405bb6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405bba:	00ff      	lsls	r7, r7, #3
  405bbc:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405bc0:	e77b      	b.n	405aba <_free_r+0xa2>
  405bc2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405bc6:	257e      	movs	r5, #126	; 0x7e
  405bc8:	e777      	b.n	405aba <_free_r+0xa2>
  405bca:	f043 0101 	orr.w	r1, r3, #1
  405bce:	6061      	str	r1, [r4, #4]
  405bd0:	6013      	str	r3, [r2, #0]
  405bd2:	e763      	b.n	405a9c <_free_r+0x84>
  405bd4:	204005a4 	.word	0x204005a4
  405bd8:	204005ac 	.word	0x204005ac
  405bdc:	204009b0 	.word	0x204009b0
  405be0:	20400a84 	.word	0x20400a84

00405be4 <memmove>:
  405be4:	4288      	cmp	r0, r1
  405be6:	b5f0      	push	{r4, r5, r6, r7, lr}
  405be8:	d90d      	bls.n	405c06 <memmove+0x22>
  405bea:	188b      	adds	r3, r1, r2
  405bec:	4298      	cmp	r0, r3
  405bee:	d20a      	bcs.n	405c06 <memmove+0x22>
  405bf0:	1884      	adds	r4, r0, r2
  405bf2:	2a00      	cmp	r2, #0
  405bf4:	d051      	beq.n	405c9a <memmove+0xb6>
  405bf6:	4622      	mov	r2, r4
  405bf8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405bfc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405c00:	4299      	cmp	r1, r3
  405c02:	d1f9      	bne.n	405bf8 <memmove+0x14>
  405c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c06:	2a0f      	cmp	r2, #15
  405c08:	d948      	bls.n	405c9c <memmove+0xb8>
  405c0a:	ea41 0300 	orr.w	r3, r1, r0
  405c0e:	079b      	lsls	r3, r3, #30
  405c10:	d146      	bne.n	405ca0 <memmove+0xbc>
  405c12:	f100 0410 	add.w	r4, r0, #16
  405c16:	f101 0310 	add.w	r3, r1, #16
  405c1a:	4615      	mov	r5, r2
  405c1c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405c20:	f844 6c10 	str.w	r6, [r4, #-16]
  405c24:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405c28:	f844 6c0c 	str.w	r6, [r4, #-12]
  405c2c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405c30:	f844 6c08 	str.w	r6, [r4, #-8]
  405c34:	3d10      	subs	r5, #16
  405c36:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405c3a:	f844 6c04 	str.w	r6, [r4, #-4]
  405c3e:	2d0f      	cmp	r5, #15
  405c40:	f103 0310 	add.w	r3, r3, #16
  405c44:	f104 0410 	add.w	r4, r4, #16
  405c48:	d8e8      	bhi.n	405c1c <memmove+0x38>
  405c4a:	f1a2 0310 	sub.w	r3, r2, #16
  405c4e:	f023 030f 	bic.w	r3, r3, #15
  405c52:	f002 0e0f 	and.w	lr, r2, #15
  405c56:	3310      	adds	r3, #16
  405c58:	f1be 0f03 	cmp.w	lr, #3
  405c5c:	4419      	add	r1, r3
  405c5e:	4403      	add	r3, r0
  405c60:	d921      	bls.n	405ca6 <memmove+0xc2>
  405c62:	1f1e      	subs	r6, r3, #4
  405c64:	460d      	mov	r5, r1
  405c66:	4674      	mov	r4, lr
  405c68:	3c04      	subs	r4, #4
  405c6a:	f855 7b04 	ldr.w	r7, [r5], #4
  405c6e:	f846 7f04 	str.w	r7, [r6, #4]!
  405c72:	2c03      	cmp	r4, #3
  405c74:	d8f8      	bhi.n	405c68 <memmove+0x84>
  405c76:	f1ae 0404 	sub.w	r4, lr, #4
  405c7a:	f024 0403 	bic.w	r4, r4, #3
  405c7e:	3404      	adds	r4, #4
  405c80:	4421      	add	r1, r4
  405c82:	4423      	add	r3, r4
  405c84:	f002 0203 	and.w	r2, r2, #3
  405c88:	b162      	cbz	r2, 405ca4 <memmove+0xc0>
  405c8a:	3b01      	subs	r3, #1
  405c8c:	440a      	add	r2, r1
  405c8e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405c92:	f803 4f01 	strb.w	r4, [r3, #1]!
  405c96:	428a      	cmp	r2, r1
  405c98:	d1f9      	bne.n	405c8e <memmove+0xaa>
  405c9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c9c:	4603      	mov	r3, r0
  405c9e:	e7f3      	b.n	405c88 <memmove+0xa4>
  405ca0:	4603      	mov	r3, r0
  405ca2:	e7f2      	b.n	405c8a <memmove+0xa6>
  405ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405ca6:	4672      	mov	r2, lr
  405ca8:	e7ee      	b.n	405c88 <memmove+0xa4>
  405caa:	bf00      	nop

00405cac <_realloc_r>:
  405cac:	2900      	cmp	r1, #0
  405cae:	f000 8095 	beq.w	405ddc <_realloc_r+0x130>
  405cb2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405cb6:	460d      	mov	r5, r1
  405cb8:	4616      	mov	r6, r2
  405cba:	b083      	sub	sp, #12
  405cbc:	4680      	mov	r8, r0
  405cbe:	f106 070b 	add.w	r7, r6, #11
  405cc2:	f7ff f9b7 	bl	405034 <__malloc_lock>
  405cc6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405cca:	2f16      	cmp	r7, #22
  405ccc:	f02e 0403 	bic.w	r4, lr, #3
  405cd0:	f1a5 0908 	sub.w	r9, r5, #8
  405cd4:	d83c      	bhi.n	405d50 <_realloc_r+0xa4>
  405cd6:	2210      	movs	r2, #16
  405cd8:	4617      	mov	r7, r2
  405cda:	42be      	cmp	r6, r7
  405cdc:	d83d      	bhi.n	405d5a <_realloc_r+0xae>
  405cde:	4294      	cmp	r4, r2
  405ce0:	da43      	bge.n	405d6a <_realloc_r+0xbe>
  405ce2:	4bc4      	ldr	r3, [pc, #784]	; (405ff4 <_realloc_r+0x348>)
  405ce4:	6899      	ldr	r1, [r3, #8]
  405ce6:	eb09 0004 	add.w	r0, r9, r4
  405cea:	4288      	cmp	r0, r1
  405cec:	f000 80b4 	beq.w	405e58 <_realloc_r+0x1ac>
  405cf0:	6843      	ldr	r3, [r0, #4]
  405cf2:	f023 0101 	bic.w	r1, r3, #1
  405cf6:	4401      	add	r1, r0
  405cf8:	6849      	ldr	r1, [r1, #4]
  405cfa:	07c9      	lsls	r1, r1, #31
  405cfc:	d54c      	bpl.n	405d98 <_realloc_r+0xec>
  405cfe:	f01e 0f01 	tst.w	lr, #1
  405d02:	f000 809b 	beq.w	405e3c <_realloc_r+0x190>
  405d06:	4631      	mov	r1, r6
  405d08:	4640      	mov	r0, r8
  405d0a:	f7fe fddf 	bl	4048cc <_malloc_r>
  405d0e:	4606      	mov	r6, r0
  405d10:	2800      	cmp	r0, #0
  405d12:	d03a      	beq.n	405d8a <_realloc_r+0xde>
  405d14:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405d18:	f023 0301 	bic.w	r3, r3, #1
  405d1c:	444b      	add	r3, r9
  405d1e:	f1a0 0208 	sub.w	r2, r0, #8
  405d22:	429a      	cmp	r2, r3
  405d24:	f000 8121 	beq.w	405f6a <_realloc_r+0x2be>
  405d28:	1f22      	subs	r2, r4, #4
  405d2a:	2a24      	cmp	r2, #36	; 0x24
  405d2c:	f200 8107 	bhi.w	405f3e <_realloc_r+0x292>
  405d30:	2a13      	cmp	r2, #19
  405d32:	f200 80db 	bhi.w	405eec <_realloc_r+0x240>
  405d36:	4603      	mov	r3, r0
  405d38:	462a      	mov	r2, r5
  405d3a:	6811      	ldr	r1, [r2, #0]
  405d3c:	6019      	str	r1, [r3, #0]
  405d3e:	6851      	ldr	r1, [r2, #4]
  405d40:	6059      	str	r1, [r3, #4]
  405d42:	6892      	ldr	r2, [r2, #8]
  405d44:	609a      	str	r2, [r3, #8]
  405d46:	4629      	mov	r1, r5
  405d48:	4640      	mov	r0, r8
  405d4a:	f7ff fe65 	bl	405a18 <_free_r>
  405d4e:	e01c      	b.n	405d8a <_realloc_r+0xde>
  405d50:	f027 0707 	bic.w	r7, r7, #7
  405d54:	2f00      	cmp	r7, #0
  405d56:	463a      	mov	r2, r7
  405d58:	dabf      	bge.n	405cda <_realloc_r+0x2e>
  405d5a:	2600      	movs	r6, #0
  405d5c:	230c      	movs	r3, #12
  405d5e:	4630      	mov	r0, r6
  405d60:	f8c8 3000 	str.w	r3, [r8]
  405d64:	b003      	add	sp, #12
  405d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d6a:	462e      	mov	r6, r5
  405d6c:	1be3      	subs	r3, r4, r7
  405d6e:	2b0f      	cmp	r3, #15
  405d70:	d81e      	bhi.n	405db0 <_realloc_r+0x104>
  405d72:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405d76:	f003 0301 	and.w	r3, r3, #1
  405d7a:	4323      	orrs	r3, r4
  405d7c:	444c      	add	r4, r9
  405d7e:	f8c9 3004 	str.w	r3, [r9, #4]
  405d82:	6863      	ldr	r3, [r4, #4]
  405d84:	f043 0301 	orr.w	r3, r3, #1
  405d88:	6063      	str	r3, [r4, #4]
  405d8a:	4640      	mov	r0, r8
  405d8c:	f7ff f954 	bl	405038 <__malloc_unlock>
  405d90:	4630      	mov	r0, r6
  405d92:	b003      	add	sp, #12
  405d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d98:	f023 0303 	bic.w	r3, r3, #3
  405d9c:	18e1      	adds	r1, r4, r3
  405d9e:	4291      	cmp	r1, r2
  405da0:	db1f      	blt.n	405de2 <_realloc_r+0x136>
  405da2:	68c3      	ldr	r3, [r0, #12]
  405da4:	6882      	ldr	r2, [r0, #8]
  405da6:	462e      	mov	r6, r5
  405da8:	60d3      	str	r3, [r2, #12]
  405daa:	460c      	mov	r4, r1
  405dac:	609a      	str	r2, [r3, #8]
  405dae:	e7dd      	b.n	405d6c <_realloc_r+0xc0>
  405db0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405db4:	eb09 0107 	add.w	r1, r9, r7
  405db8:	f002 0201 	and.w	r2, r2, #1
  405dbc:	444c      	add	r4, r9
  405dbe:	f043 0301 	orr.w	r3, r3, #1
  405dc2:	4317      	orrs	r7, r2
  405dc4:	f8c9 7004 	str.w	r7, [r9, #4]
  405dc8:	604b      	str	r3, [r1, #4]
  405dca:	6863      	ldr	r3, [r4, #4]
  405dcc:	f043 0301 	orr.w	r3, r3, #1
  405dd0:	3108      	adds	r1, #8
  405dd2:	6063      	str	r3, [r4, #4]
  405dd4:	4640      	mov	r0, r8
  405dd6:	f7ff fe1f 	bl	405a18 <_free_r>
  405dda:	e7d6      	b.n	405d8a <_realloc_r+0xde>
  405ddc:	4611      	mov	r1, r2
  405dde:	f7fe bd75 	b.w	4048cc <_malloc_r>
  405de2:	f01e 0f01 	tst.w	lr, #1
  405de6:	d18e      	bne.n	405d06 <_realloc_r+0x5a>
  405de8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405dec:	eba9 0a01 	sub.w	sl, r9, r1
  405df0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405df4:	f021 0103 	bic.w	r1, r1, #3
  405df8:	440b      	add	r3, r1
  405dfa:	4423      	add	r3, r4
  405dfc:	4293      	cmp	r3, r2
  405dfe:	db25      	blt.n	405e4c <_realloc_r+0x1a0>
  405e00:	68c2      	ldr	r2, [r0, #12]
  405e02:	6881      	ldr	r1, [r0, #8]
  405e04:	4656      	mov	r6, sl
  405e06:	60ca      	str	r2, [r1, #12]
  405e08:	6091      	str	r1, [r2, #8]
  405e0a:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e0e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e12:	1f22      	subs	r2, r4, #4
  405e14:	2a24      	cmp	r2, #36	; 0x24
  405e16:	60c1      	str	r1, [r0, #12]
  405e18:	6088      	str	r0, [r1, #8]
  405e1a:	f200 8094 	bhi.w	405f46 <_realloc_r+0x29a>
  405e1e:	2a13      	cmp	r2, #19
  405e20:	d96f      	bls.n	405f02 <_realloc_r+0x256>
  405e22:	6829      	ldr	r1, [r5, #0]
  405e24:	f8ca 1008 	str.w	r1, [sl, #8]
  405e28:	6869      	ldr	r1, [r5, #4]
  405e2a:	f8ca 100c 	str.w	r1, [sl, #12]
  405e2e:	2a1b      	cmp	r2, #27
  405e30:	f200 80a2 	bhi.w	405f78 <_realloc_r+0x2cc>
  405e34:	3508      	adds	r5, #8
  405e36:	f10a 0210 	add.w	r2, sl, #16
  405e3a:	e063      	b.n	405f04 <_realloc_r+0x258>
  405e3c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405e40:	eba9 0a03 	sub.w	sl, r9, r3
  405e44:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e48:	f021 0103 	bic.w	r1, r1, #3
  405e4c:	1863      	adds	r3, r4, r1
  405e4e:	4293      	cmp	r3, r2
  405e50:	f6ff af59 	blt.w	405d06 <_realloc_r+0x5a>
  405e54:	4656      	mov	r6, sl
  405e56:	e7d8      	b.n	405e0a <_realloc_r+0x15e>
  405e58:	6841      	ldr	r1, [r0, #4]
  405e5a:	f021 0b03 	bic.w	fp, r1, #3
  405e5e:	44a3      	add	fp, r4
  405e60:	f107 0010 	add.w	r0, r7, #16
  405e64:	4583      	cmp	fp, r0
  405e66:	da56      	bge.n	405f16 <_realloc_r+0x26a>
  405e68:	f01e 0f01 	tst.w	lr, #1
  405e6c:	f47f af4b 	bne.w	405d06 <_realloc_r+0x5a>
  405e70:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405e74:	eba9 0a01 	sub.w	sl, r9, r1
  405e78:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e7c:	f021 0103 	bic.w	r1, r1, #3
  405e80:	448b      	add	fp, r1
  405e82:	4558      	cmp	r0, fp
  405e84:	dce2      	bgt.n	405e4c <_realloc_r+0x1a0>
  405e86:	4656      	mov	r6, sl
  405e88:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e8c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e90:	1f22      	subs	r2, r4, #4
  405e92:	2a24      	cmp	r2, #36	; 0x24
  405e94:	60c1      	str	r1, [r0, #12]
  405e96:	6088      	str	r0, [r1, #8]
  405e98:	f200 808f 	bhi.w	405fba <_realloc_r+0x30e>
  405e9c:	2a13      	cmp	r2, #19
  405e9e:	f240 808a 	bls.w	405fb6 <_realloc_r+0x30a>
  405ea2:	6829      	ldr	r1, [r5, #0]
  405ea4:	f8ca 1008 	str.w	r1, [sl, #8]
  405ea8:	6869      	ldr	r1, [r5, #4]
  405eaa:	f8ca 100c 	str.w	r1, [sl, #12]
  405eae:	2a1b      	cmp	r2, #27
  405eb0:	f200 808a 	bhi.w	405fc8 <_realloc_r+0x31c>
  405eb4:	3508      	adds	r5, #8
  405eb6:	f10a 0210 	add.w	r2, sl, #16
  405eba:	6829      	ldr	r1, [r5, #0]
  405ebc:	6011      	str	r1, [r2, #0]
  405ebe:	6869      	ldr	r1, [r5, #4]
  405ec0:	6051      	str	r1, [r2, #4]
  405ec2:	68a9      	ldr	r1, [r5, #8]
  405ec4:	6091      	str	r1, [r2, #8]
  405ec6:	eb0a 0107 	add.w	r1, sl, r7
  405eca:	ebab 0207 	sub.w	r2, fp, r7
  405ece:	f042 0201 	orr.w	r2, r2, #1
  405ed2:	6099      	str	r1, [r3, #8]
  405ed4:	604a      	str	r2, [r1, #4]
  405ed6:	f8da 3004 	ldr.w	r3, [sl, #4]
  405eda:	f003 0301 	and.w	r3, r3, #1
  405ede:	431f      	orrs	r7, r3
  405ee0:	4640      	mov	r0, r8
  405ee2:	f8ca 7004 	str.w	r7, [sl, #4]
  405ee6:	f7ff f8a7 	bl	405038 <__malloc_unlock>
  405eea:	e751      	b.n	405d90 <_realloc_r+0xe4>
  405eec:	682b      	ldr	r3, [r5, #0]
  405eee:	6003      	str	r3, [r0, #0]
  405ef0:	686b      	ldr	r3, [r5, #4]
  405ef2:	6043      	str	r3, [r0, #4]
  405ef4:	2a1b      	cmp	r2, #27
  405ef6:	d82d      	bhi.n	405f54 <_realloc_r+0x2a8>
  405ef8:	f100 0308 	add.w	r3, r0, #8
  405efc:	f105 0208 	add.w	r2, r5, #8
  405f00:	e71b      	b.n	405d3a <_realloc_r+0x8e>
  405f02:	4632      	mov	r2, r6
  405f04:	6829      	ldr	r1, [r5, #0]
  405f06:	6011      	str	r1, [r2, #0]
  405f08:	6869      	ldr	r1, [r5, #4]
  405f0a:	6051      	str	r1, [r2, #4]
  405f0c:	68a9      	ldr	r1, [r5, #8]
  405f0e:	6091      	str	r1, [r2, #8]
  405f10:	461c      	mov	r4, r3
  405f12:	46d1      	mov	r9, sl
  405f14:	e72a      	b.n	405d6c <_realloc_r+0xc0>
  405f16:	eb09 0107 	add.w	r1, r9, r7
  405f1a:	ebab 0b07 	sub.w	fp, fp, r7
  405f1e:	f04b 0201 	orr.w	r2, fp, #1
  405f22:	6099      	str	r1, [r3, #8]
  405f24:	604a      	str	r2, [r1, #4]
  405f26:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405f2a:	f003 0301 	and.w	r3, r3, #1
  405f2e:	431f      	orrs	r7, r3
  405f30:	4640      	mov	r0, r8
  405f32:	f845 7c04 	str.w	r7, [r5, #-4]
  405f36:	f7ff f87f 	bl	405038 <__malloc_unlock>
  405f3a:	462e      	mov	r6, r5
  405f3c:	e728      	b.n	405d90 <_realloc_r+0xe4>
  405f3e:	4629      	mov	r1, r5
  405f40:	f7ff fe50 	bl	405be4 <memmove>
  405f44:	e6ff      	b.n	405d46 <_realloc_r+0x9a>
  405f46:	4629      	mov	r1, r5
  405f48:	4630      	mov	r0, r6
  405f4a:	461c      	mov	r4, r3
  405f4c:	46d1      	mov	r9, sl
  405f4e:	f7ff fe49 	bl	405be4 <memmove>
  405f52:	e70b      	b.n	405d6c <_realloc_r+0xc0>
  405f54:	68ab      	ldr	r3, [r5, #8]
  405f56:	6083      	str	r3, [r0, #8]
  405f58:	68eb      	ldr	r3, [r5, #12]
  405f5a:	60c3      	str	r3, [r0, #12]
  405f5c:	2a24      	cmp	r2, #36	; 0x24
  405f5e:	d017      	beq.n	405f90 <_realloc_r+0x2e4>
  405f60:	f100 0310 	add.w	r3, r0, #16
  405f64:	f105 0210 	add.w	r2, r5, #16
  405f68:	e6e7      	b.n	405d3a <_realloc_r+0x8e>
  405f6a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405f6e:	f023 0303 	bic.w	r3, r3, #3
  405f72:	441c      	add	r4, r3
  405f74:	462e      	mov	r6, r5
  405f76:	e6f9      	b.n	405d6c <_realloc_r+0xc0>
  405f78:	68a9      	ldr	r1, [r5, #8]
  405f7a:	f8ca 1010 	str.w	r1, [sl, #16]
  405f7e:	68e9      	ldr	r1, [r5, #12]
  405f80:	f8ca 1014 	str.w	r1, [sl, #20]
  405f84:	2a24      	cmp	r2, #36	; 0x24
  405f86:	d00c      	beq.n	405fa2 <_realloc_r+0x2f6>
  405f88:	3510      	adds	r5, #16
  405f8a:	f10a 0218 	add.w	r2, sl, #24
  405f8e:	e7b9      	b.n	405f04 <_realloc_r+0x258>
  405f90:	692b      	ldr	r3, [r5, #16]
  405f92:	6103      	str	r3, [r0, #16]
  405f94:	696b      	ldr	r3, [r5, #20]
  405f96:	6143      	str	r3, [r0, #20]
  405f98:	f105 0218 	add.w	r2, r5, #24
  405f9c:	f100 0318 	add.w	r3, r0, #24
  405fa0:	e6cb      	b.n	405d3a <_realloc_r+0x8e>
  405fa2:	692a      	ldr	r2, [r5, #16]
  405fa4:	f8ca 2018 	str.w	r2, [sl, #24]
  405fa8:	696a      	ldr	r2, [r5, #20]
  405faa:	f8ca 201c 	str.w	r2, [sl, #28]
  405fae:	3518      	adds	r5, #24
  405fb0:	f10a 0220 	add.w	r2, sl, #32
  405fb4:	e7a6      	b.n	405f04 <_realloc_r+0x258>
  405fb6:	4632      	mov	r2, r6
  405fb8:	e77f      	b.n	405eba <_realloc_r+0x20e>
  405fba:	4629      	mov	r1, r5
  405fbc:	4630      	mov	r0, r6
  405fbe:	9301      	str	r3, [sp, #4]
  405fc0:	f7ff fe10 	bl	405be4 <memmove>
  405fc4:	9b01      	ldr	r3, [sp, #4]
  405fc6:	e77e      	b.n	405ec6 <_realloc_r+0x21a>
  405fc8:	68a9      	ldr	r1, [r5, #8]
  405fca:	f8ca 1010 	str.w	r1, [sl, #16]
  405fce:	68e9      	ldr	r1, [r5, #12]
  405fd0:	f8ca 1014 	str.w	r1, [sl, #20]
  405fd4:	2a24      	cmp	r2, #36	; 0x24
  405fd6:	d003      	beq.n	405fe0 <_realloc_r+0x334>
  405fd8:	3510      	adds	r5, #16
  405fda:	f10a 0218 	add.w	r2, sl, #24
  405fde:	e76c      	b.n	405eba <_realloc_r+0x20e>
  405fe0:	692a      	ldr	r2, [r5, #16]
  405fe2:	f8ca 2018 	str.w	r2, [sl, #24]
  405fe6:	696a      	ldr	r2, [r5, #20]
  405fe8:	f8ca 201c 	str.w	r2, [sl, #28]
  405fec:	3518      	adds	r5, #24
  405fee:	f10a 0220 	add.w	r2, sl, #32
  405ff2:	e762      	b.n	405eba <_realloc_r+0x20e>
  405ff4:	204005a4 	.word	0x204005a4

00405ff8 <__aeabi_drsub>:
  405ff8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405ffc:	e002      	b.n	406004 <__adddf3>
  405ffe:	bf00      	nop

00406000 <__aeabi_dsub>:
  406000:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406004 <__adddf3>:
  406004:	b530      	push	{r4, r5, lr}
  406006:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40600a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40600e:	ea94 0f05 	teq	r4, r5
  406012:	bf08      	it	eq
  406014:	ea90 0f02 	teqeq	r0, r2
  406018:	bf1f      	itttt	ne
  40601a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40601e:	ea55 0c02 	orrsne.w	ip, r5, r2
  406022:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406026:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40602a:	f000 80e2 	beq.w	4061f2 <__adddf3+0x1ee>
  40602e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406032:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406036:	bfb8      	it	lt
  406038:	426d      	neglt	r5, r5
  40603a:	dd0c      	ble.n	406056 <__adddf3+0x52>
  40603c:	442c      	add	r4, r5
  40603e:	ea80 0202 	eor.w	r2, r0, r2
  406042:	ea81 0303 	eor.w	r3, r1, r3
  406046:	ea82 0000 	eor.w	r0, r2, r0
  40604a:	ea83 0101 	eor.w	r1, r3, r1
  40604e:	ea80 0202 	eor.w	r2, r0, r2
  406052:	ea81 0303 	eor.w	r3, r1, r3
  406056:	2d36      	cmp	r5, #54	; 0x36
  406058:	bf88      	it	hi
  40605a:	bd30      	pophi	{r4, r5, pc}
  40605c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406060:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406064:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406068:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40606c:	d002      	beq.n	406074 <__adddf3+0x70>
  40606e:	4240      	negs	r0, r0
  406070:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406074:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406078:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40607c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406080:	d002      	beq.n	406088 <__adddf3+0x84>
  406082:	4252      	negs	r2, r2
  406084:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406088:	ea94 0f05 	teq	r4, r5
  40608c:	f000 80a7 	beq.w	4061de <__adddf3+0x1da>
  406090:	f1a4 0401 	sub.w	r4, r4, #1
  406094:	f1d5 0e20 	rsbs	lr, r5, #32
  406098:	db0d      	blt.n	4060b6 <__adddf3+0xb2>
  40609a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40609e:	fa22 f205 	lsr.w	r2, r2, r5
  4060a2:	1880      	adds	r0, r0, r2
  4060a4:	f141 0100 	adc.w	r1, r1, #0
  4060a8:	fa03 f20e 	lsl.w	r2, r3, lr
  4060ac:	1880      	adds	r0, r0, r2
  4060ae:	fa43 f305 	asr.w	r3, r3, r5
  4060b2:	4159      	adcs	r1, r3
  4060b4:	e00e      	b.n	4060d4 <__adddf3+0xd0>
  4060b6:	f1a5 0520 	sub.w	r5, r5, #32
  4060ba:	f10e 0e20 	add.w	lr, lr, #32
  4060be:	2a01      	cmp	r2, #1
  4060c0:	fa03 fc0e 	lsl.w	ip, r3, lr
  4060c4:	bf28      	it	cs
  4060c6:	f04c 0c02 	orrcs.w	ip, ip, #2
  4060ca:	fa43 f305 	asr.w	r3, r3, r5
  4060ce:	18c0      	adds	r0, r0, r3
  4060d0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4060d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4060d8:	d507      	bpl.n	4060ea <__adddf3+0xe6>
  4060da:	f04f 0e00 	mov.w	lr, #0
  4060de:	f1dc 0c00 	rsbs	ip, ip, #0
  4060e2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4060e6:	eb6e 0101 	sbc.w	r1, lr, r1
  4060ea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4060ee:	d31b      	bcc.n	406128 <__adddf3+0x124>
  4060f0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4060f4:	d30c      	bcc.n	406110 <__adddf3+0x10c>
  4060f6:	0849      	lsrs	r1, r1, #1
  4060f8:	ea5f 0030 	movs.w	r0, r0, rrx
  4060fc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406100:	f104 0401 	add.w	r4, r4, #1
  406104:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406108:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40610c:	f080 809a 	bcs.w	406244 <__adddf3+0x240>
  406110:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406114:	bf08      	it	eq
  406116:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40611a:	f150 0000 	adcs.w	r0, r0, #0
  40611e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406122:	ea41 0105 	orr.w	r1, r1, r5
  406126:	bd30      	pop	{r4, r5, pc}
  406128:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40612c:	4140      	adcs	r0, r0
  40612e:	eb41 0101 	adc.w	r1, r1, r1
  406132:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406136:	f1a4 0401 	sub.w	r4, r4, #1
  40613a:	d1e9      	bne.n	406110 <__adddf3+0x10c>
  40613c:	f091 0f00 	teq	r1, #0
  406140:	bf04      	itt	eq
  406142:	4601      	moveq	r1, r0
  406144:	2000      	moveq	r0, #0
  406146:	fab1 f381 	clz	r3, r1
  40614a:	bf08      	it	eq
  40614c:	3320      	addeq	r3, #32
  40614e:	f1a3 030b 	sub.w	r3, r3, #11
  406152:	f1b3 0220 	subs.w	r2, r3, #32
  406156:	da0c      	bge.n	406172 <__adddf3+0x16e>
  406158:	320c      	adds	r2, #12
  40615a:	dd08      	ble.n	40616e <__adddf3+0x16a>
  40615c:	f102 0c14 	add.w	ip, r2, #20
  406160:	f1c2 020c 	rsb	r2, r2, #12
  406164:	fa01 f00c 	lsl.w	r0, r1, ip
  406168:	fa21 f102 	lsr.w	r1, r1, r2
  40616c:	e00c      	b.n	406188 <__adddf3+0x184>
  40616e:	f102 0214 	add.w	r2, r2, #20
  406172:	bfd8      	it	le
  406174:	f1c2 0c20 	rsble	ip, r2, #32
  406178:	fa01 f102 	lsl.w	r1, r1, r2
  40617c:	fa20 fc0c 	lsr.w	ip, r0, ip
  406180:	bfdc      	itt	le
  406182:	ea41 010c 	orrle.w	r1, r1, ip
  406186:	4090      	lslle	r0, r2
  406188:	1ae4      	subs	r4, r4, r3
  40618a:	bfa2      	ittt	ge
  40618c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406190:	4329      	orrge	r1, r5
  406192:	bd30      	popge	{r4, r5, pc}
  406194:	ea6f 0404 	mvn.w	r4, r4
  406198:	3c1f      	subs	r4, #31
  40619a:	da1c      	bge.n	4061d6 <__adddf3+0x1d2>
  40619c:	340c      	adds	r4, #12
  40619e:	dc0e      	bgt.n	4061be <__adddf3+0x1ba>
  4061a0:	f104 0414 	add.w	r4, r4, #20
  4061a4:	f1c4 0220 	rsb	r2, r4, #32
  4061a8:	fa20 f004 	lsr.w	r0, r0, r4
  4061ac:	fa01 f302 	lsl.w	r3, r1, r2
  4061b0:	ea40 0003 	orr.w	r0, r0, r3
  4061b4:	fa21 f304 	lsr.w	r3, r1, r4
  4061b8:	ea45 0103 	orr.w	r1, r5, r3
  4061bc:	bd30      	pop	{r4, r5, pc}
  4061be:	f1c4 040c 	rsb	r4, r4, #12
  4061c2:	f1c4 0220 	rsb	r2, r4, #32
  4061c6:	fa20 f002 	lsr.w	r0, r0, r2
  4061ca:	fa01 f304 	lsl.w	r3, r1, r4
  4061ce:	ea40 0003 	orr.w	r0, r0, r3
  4061d2:	4629      	mov	r1, r5
  4061d4:	bd30      	pop	{r4, r5, pc}
  4061d6:	fa21 f004 	lsr.w	r0, r1, r4
  4061da:	4629      	mov	r1, r5
  4061dc:	bd30      	pop	{r4, r5, pc}
  4061de:	f094 0f00 	teq	r4, #0
  4061e2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4061e6:	bf06      	itte	eq
  4061e8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4061ec:	3401      	addeq	r4, #1
  4061ee:	3d01      	subne	r5, #1
  4061f0:	e74e      	b.n	406090 <__adddf3+0x8c>
  4061f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4061f6:	bf18      	it	ne
  4061f8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4061fc:	d029      	beq.n	406252 <__adddf3+0x24e>
  4061fe:	ea94 0f05 	teq	r4, r5
  406202:	bf08      	it	eq
  406204:	ea90 0f02 	teqeq	r0, r2
  406208:	d005      	beq.n	406216 <__adddf3+0x212>
  40620a:	ea54 0c00 	orrs.w	ip, r4, r0
  40620e:	bf04      	itt	eq
  406210:	4619      	moveq	r1, r3
  406212:	4610      	moveq	r0, r2
  406214:	bd30      	pop	{r4, r5, pc}
  406216:	ea91 0f03 	teq	r1, r3
  40621a:	bf1e      	ittt	ne
  40621c:	2100      	movne	r1, #0
  40621e:	2000      	movne	r0, #0
  406220:	bd30      	popne	{r4, r5, pc}
  406222:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406226:	d105      	bne.n	406234 <__adddf3+0x230>
  406228:	0040      	lsls	r0, r0, #1
  40622a:	4149      	adcs	r1, r1
  40622c:	bf28      	it	cs
  40622e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406232:	bd30      	pop	{r4, r5, pc}
  406234:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406238:	bf3c      	itt	cc
  40623a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40623e:	bd30      	popcc	{r4, r5, pc}
  406240:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406244:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406248:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40624c:	f04f 0000 	mov.w	r0, #0
  406250:	bd30      	pop	{r4, r5, pc}
  406252:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406256:	bf1a      	itte	ne
  406258:	4619      	movne	r1, r3
  40625a:	4610      	movne	r0, r2
  40625c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406260:	bf1c      	itt	ne
  406262:	460b      	movne	r3, r1
  406264:	4602      	movne	r2, r0
  406266:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40626a:	bf06      	itte	eq
  40626c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406270:	ea91 0f03 	teqeq	r1, r3
  406274:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406278:	bd30      	pop	{r4, r5, pc}
  40627a:	bf00      	nop

0040627c <__aeabi_ui2d>:
  40627c:	f090 0f00 	teq	r0, #0
  406280:	bf04      	itt	eq
  406282:	2100      	moveq	r1, #0
  406284:	4770      	bxeq	lr
  406286:	b530      	push	{r4, r5, lr}
  406288:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40628c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406290:	f04f 0500 	mov.w	r5, #0
  406294:	f04f 0100 	mov.w	r1, #0
  406298:	e750      	b.n	40613c <__adddf3+0x138>
  40629a:	bf00      	nop

0040629c <__aeabi_i2d>:
  40629c:	f090 0f00 	teq	r0, #0
  4062a0:	bf04      	itt	eq
  4062a2:	2100      	moveq	r1, #0
  4062a4:	4770      	bxeq	lr
  4062a6:	b530      	push	{r4, r5, lr}
  4062a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4062ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4062b0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4062b4:	bf48      	it	mi
  4062b6:	4240      	negmi	r0, r0
  4062b8:	f04f 0100 	mov.w	r1, #0
  4062bc:	e73e      	b.n	40613c <__adddf3+0x138>
  4062be:	bf00      	nop

004062c0 <__aeabi_f2d>:
  4062c0:	0042      	lsls	r2, r0, #1
  4062c2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4062c6:	ea4f 0131 	mov.w	r1, r1, rrx
  4062ca:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4062ce:	bf1f      	itttt	ne
  4062d0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4062d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4062d8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4062dc:	4770      	bxne	lr
  4062de:	f092 0f00 	teq	r2, #0
  4062e2:	bf14      	ite	ne
  4062e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4062e8:	4770      	bxeq	lr
  4062ea:	b530      	push	{r4, r5, lr}
  4062ec:	f44f 7460 	mov.w	r4, #896	; 0x380
  4062f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4062f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4062f8:	e720      	b.n	40613c <__adddf3+0x138>
  4062fa:	bf00      	nop

004062fc <__aeabi_ul2d>:
  4062fc:	ea50 0201 	orrs.w	r2, r0, r1
  406300:	bf08      	it	eq
  406302:	4770      	bxeq	lr
  406304:	b530      	push	{r4, r5, lr}
  406306:	f04f 0500 	mov.w	r5, #0
  40630a:	e00a      	b.n	406322 <__aeabi_l2d+0x16>

0040630c <__aeabi_l2d>:
  40630c:	ea50 0201 	orrs.w	r2, r0, r1
  406310:	bf08      	it	eq
  406312:	4770      	bxeq	lr
  406314:	b530      	push	{r4, r5, lr}
  406316:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40631a:	d502      	bpl.n	406322 <__aeabi_l2d+0x16>
  40631c:	4240      	negs	r0, r0
  40631e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406322:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406326:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40632a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40632e:	f43f aedc 	beq.w	4060ea <__adddf3+0xe6>
  406332:	f04f 0203 	mov.w	r2, #3
  406336:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40633a:	bf18      	it	ne
  40633c:	3203      	addne	r2, #3
  40633e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406342:	bf18      	it	ne
  406344:	3203      	addne	r2, #3
  406346:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40634a:	f1c2 0320 	rsb	r3, r2, #32
  40634e:	fa00 fc03 	lsl.w	ip, r0, r3
  406352:	fa20 f002 	lsr.w	r0, r0, r2
  406356:	fa01 fe03 	lsl.w	lr, r1, r3
  40635a:	ea40 000e 	orr.w	r0, r0, lr
  40635e:	fa21 f102 	lsr.w	r1, r1, r2
  406362:	4414      	add	r4, r2
  406364:	e6c1      	b.n	4060ea <__adddf3+0xe6>
  406366:	bf00      	nop

00406368 <__aeabi_dmul>:
  406368:	b570      	push	{r4, r5, r6, lr}
  40636a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40636e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406372:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406376:	bf1d      	ittte	ne
  406378:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40637c:	ea94 0f0c 	teqne	r4, ip
  406380:	ea95 0f0c 	teqne	r5, ip
  406384:	f000 f8de 	bleq	406544 <__aeabi_dmul+0x1dc>
  406388:	442c      	add	r4, r5
  40638a:	ea81 0603 	eor.w	r6, r1, r3
  40638e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406392:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406396:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40639a:	bf18      	it	ne
  40639c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4063a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4063a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4063a8:	d038      	beq.n	40641c <__aeabi_dmul+0xb4>
  4063aa:	fba0 ce02 	umull	ip, lr, r0, r2
  4063ae:	f04f 0500 	mov.w	r5, #0
  4063b2:	fbe1 e502 	umlal	lr, r5, r1, r2
  4063b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4063ba:	fbe0 e503 	umlal	lr, r5, r0, r3
  4063be:	f04f 0600 	mov.w	r6, #0
  4063c2:	fbe1 5603 	umlal	r5, r6, r1, r3
  4063c6:	f09c 0f00 	teq	ip, #0
  4063ca:	bf18      	it	ne
  4063cc:	f04e 0e01 	orrne.w	lr, lr, #1
  4063d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4063d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4063d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4063dc:	d204      	bcs.n	4063e8 <__aeabi_dmul+0x80>
  4063de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4063e2:	416d      	adcs	r5, r5
  4063e4:	eb46 0606 	adc.w	r6, r6, r6
  4063e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4063ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4063f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4063f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4063f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4063fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406400:	bf88      	it	hi
  406402:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406406:	d81e      	bhi.n	406446 <__aeabi_dmul+0xde>
  406408:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40640c:	bf08      	it	eq
  40640e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406412:	f150 0000 	adcs.w	r0, r0, #0
  406416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40641a:	bd70      	pop	{r4, r5, r6, pc}
  40641c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406420:	ea46 0101 	orr.w	r1, r6, r1
  406424:	ea40 0002 	orr.w	r0, r0, r2
  406428:	ea81 0103 	eor.w	r1, r1, r3
  40642c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406430:	bfc2      	ittt	gt
  406432:	ebd4 050c 	rsbsgt	r5, r4, ip
  406436:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40643a:	bd70      	popgt	{r4, r5, r6, pc}
  40643c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406440:	f04f 0e00 	mov.w	lr, #0
  406444:	3c01      	subs	r4, #1
  406446:	f300 80ab 	bgt.w	4065a0 <__aeabi_dmul+0x238>
  40644a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40644e:	bfde      	ittt	le
  406450:	2000      	movle	r0, #0
  406452:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406456:	bd70      	pople	{r4, r5, r6, pc}
  406458:	f1c4 0400 	rsb	r4, r4, #0
  40645c:	3c20      	subs	r4, #32
  40645e:	da35      	bge.n	4064cc <__aeabi_dmul+0x164>
  406460:	340c      	adds	r4, #12
  406462:	dc1b      	bgt.n	40649c <__aeabi_dmul+0x134>
  406464:	f104 0414 	add.w	r4, r4, #20
  406468:	f1c4 0520 	rsb	r5, r4, #32
  40646c:	fa00 f305 	lsl.w	r3, r0, r5
  406470:	fa20 f004 	lsr.w	r0, r0, r4
  406474:	fa01 f205 	lsl.w	r2, r1, r5
  406478:	ea40 0002 	orr.w	r0, r0, r2
  40647c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406480:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406484:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406488:	fa21 f604 	lsr.w	r6, r1, r4
  40648c:	eb42 0106 	adc.w	r1, r2, r6
  406490:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406494:	bf08      	it	eq
  406496:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40649a:	bd70      	pop	{r4, r5, r6, pc}
  40649c:	f1c4 040c 	rsb	r4, r4, #12
  4064a0:	f1c4 0520 	rsb	r5, r4, #32
  4064a4:	fa00 f304 	lsl.w	r3, r0, r4
  4064a8:	fa20 f005 	lsr.w	r0, r0, r5
  4064ac:	fa01 f204 	lsl.w	r2, r1, r4
  4064b0:	ea40 0002 	orr.w	r0, r0, r2
  4064b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4064b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4064bc:	f141 0100 	adc.w	r1, r1, #0
  4064c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4064c4:	bf08      	it	eq
  4064c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4064ca:	bd70      	pop	{r4, r5, r6, pc}
  4064cc:	f1c4 0520 	rsb	r5, r4, #32
  4064d0:	fa00 f205 	lsl.w	r2, r0, r5
  4064d4:	ea4e 0e02 	orr.w	lr, lr, r2
  4064d8:	fa20 f304 	lsr.w	r3, r0, r4
  4064dc:	fa01 f205 	lsl.w	r2, r1, r5
  4064e0:	ea43 0302 	orr.w	r3, r3, r2
  4064e4:	fa21 f004 	lsr.w	r0, r1, r4
  4064e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4064ec:	fa21 f204 	lsr.w	r2, r1, r4
  4064f0:	ea20 0002 	bic.w	r0, r0, r2
  4064f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4064f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4064fc:	bf08      	it	eq
  4064fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406502:	bd70      	pop	{r4, r5, r6, pc}
  406504:	f094 0f00 	teq	r4, #0
  406508:	d10f      	bne.n	40652a <__aeabi_dmul+0x1c2>
  40650a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40650e:	0040      	lsls	r0, r0, #1
  406510:	eb41 0101 	adc.w	r1, r1, r1
  406514:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406518:	bf08      	it	eq
  40651a:	3c01      	subeq	r4, #1
  40651c:	d0f7      	beq.n	40650e <__aeabi_dmul+0x1a6>
  40651e:	ea41 0106 	orr.w	r1, r1, r6
  406522:	f095 0f00 	teq	r5, #0
  406526:	bf18      	it	ne
  406528:	4770      	bxne	lr
  40652a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40652e:	0052      	lsls	r2, r2, #1
  406530:	eb43 0303 	adc.w	r3, r3, r3
  406534:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406538:	bf08      	it	eq
  40653a:	3d01      	subeq	r5, #1
  40653c:	d0f7      	beq.n	40652e <__aeabi_dmul+0x1c6>
  40653e:	ea43 0306 	orr.w	r3, r3, r6
  406542:	4770      	bx	lr
  406544:	ea94 0f0c 	teq	r4, ip
  406548:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40654c:	bf18      	it	ne
  40654e:	ea95 0f0c 	teqne	r5, ip
  406552:	d00c      	beq.n	40656e <__aeabi_dmul+0x206>
  406554:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406558:	bf18      	it	ne
  40655a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40655e:	d1d1      	bne.n	406504 <__aeabi_dmul+0x19c>
  406560:	ea81 0103 	eor.w	r1, r1, r3
  406564:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406568:	f04f 0000 	mov.w	r0, #0
  40656c:	bd70      	pop	{r4, r5, r6, pc}
  40656e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406572:	bf06      	itte	eq
  406574:	4610      	moveq	r0, r2
  406576:	4619      	moveq	r1, r3
  406578:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40657c:	d019      	beq.n	4065b2 <__aeabi_dmul+0x24a>
  40657e:	ea94 0f0c 	teq	r4, ip
  406582:	d102      	bne.n	40658a <__aeabi_dmul+0x222>
  406584:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406588:	d113      	bne.n	4065b2 <__aeabi_dmul+0x24a>
  40658a:	ea95 0f0c 	teq	r5, ip
  40658e:	d105      	bne.n	40659c <__aeabi_dmul+0x234>
  406590:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406594:	bf1c      	itt	ne
  406596:	4610      	movne	r0, r2
  406598:	4619      	movne	r1, r3
  40659a:	d10a      	bne.n	4065b2 <__aeabi_dmul+0x24a>
  40659c:	ea81 0103 	eor.w	r1, r1, r3
  4065a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4065a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4065a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4065ac:	f04f 0000 	mov.w	r0, #0
  4065b0:	bd70      	pop	{r4, r5, r6, pc}
  4065b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4065b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4065ba:	bd70      	pop	{r4, r5, r6, pc}

004065bc <__aeabi_ddiv>:
  4065bc:	b570      	push	{r4, r5, r6, lr}
  4065be:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4065c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4065c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4065ca:	bf1d      	ittte	ne
  4065cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4065d0:	ea94 0f0c 	teqne	r4, ip
  4065d4:	ea95 0f0c 	teqne	r5, ip
  4065d8:	f000 f8a7 	bleq	40672a <__aeabi_ddiv+0x16e>
  4065dc:	eba4 0405 	sub.w	r4, r4, r5
  4065e0:	ea81 0e03 	eor.w	lr, r1, r3
  4065e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4065e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4065ec:	f000 8088 	beq.w	406700 <__aeabi_ddiv+0x144>
  4065f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4065f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4065f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4065fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406600:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406604:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406608:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40660c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406610:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406614:	429d      	cmp	r5, r3
  406616:	bf08      	it	eq
  406618:	4296      	cmpeq	r6, r2
  40661a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40661e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406622:	d202      	bcs.n	40662a <__aeabi_ddiv+0x6e>
  406624:	085b      	lsrs	r3, r3, #1
  406626:	ea4f 0232 	mov.w	r2, r2, rrx
  40662a:	1ab6      	subs	r6, r6, r2
  40662c:	eb65 0503 	sbc.w	r5, r5, r3
  406630:	085b      	lsrs	r3, r3, #1
  406632:	ea4f 0232 	mov.w	r2, r2, rrx
  406636:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40663a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40663e:	ebb6 0e02 	subs.w	lr, r6, r2
  406642:	eb75 0e03 	sbcs.w	lr, r5, r3
  406646:	bf22      	ittt	cs
  406648:	1ab6      	subcs	r6, r6, r2
  40664a:	4675      	movcs	r5, lr
  40664c:	ea40 000c 	orrcs.w	r0, r0, ip
  406650:	085b      	lsrs	r3, r3, #1
  406652:	ea4f 0232 	mov.w	r2, r2, rrx
  406656:	ebb6 0e02 	subs.w	lr, r6, r2
  40665a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40665e:	bf22      	ittt	cs
  406660:	1ab6      	subcs	r6, r6, r2
  406662:	4675      	movcs	r5, lr
  406664:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406668:	085b      	lsrs	r3, r3, #1
  40666a:	ea4f 0232 	mov.w	r2, r2, rrx
  40666e:	ebb6 0e02 	subs.w	lr, r6, r2
  406672:	eb75 0e03 	sbcs.w	lr, r5, r3
  406676:	bf22      	ittt	cs
  406678:	1ab6      	subcs	r6, r6, r2
  40667a:	4675      	movcs	r5, lr
  40667c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406680:	085b      	lsrs	r3, r3, #1
  406682:	ea4f 0232 	mov.w	r2, r2, rrx
  406686:	ebb6 0e02 	subs.w	lr, r6, r2
  40668a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40668e:	bf22      	ittt	cs
  406690:	1ab6      	subcs	r6, r6, r2
  406692:	4675      	movcs	r5, lr
  406694:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406698:	ea55 0e06 	orrs.w	lr, r5, r6
  40669c:	d018      	beq.n	4066d0 <__aeabi_ddiv+0x114>
  40669e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4066a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4066a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4066aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4066ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4066b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4066b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4066ba:	d1c0      	bne.n	40663e <__aeabi_ddiv+0x82>
  4066bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4066c0:	d10b      	bne.n	4066da <__aeabi_ddiv+0x11e>
  4066c2:	ea41 0100 	orr.w	r1, r1, r0
  4066c6:	f04f 0000 	mov.w	r0, #0
  4066ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4066ce:	e7b6      	b.n	40663e <__aeabi_ddiv+0x82>
  4066d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4066d4:	bf04      	itt	eq
  4066d6:	4301      	orreq	r1, r0
  4066d8:	2000      	moveq	r0, #0
  4066da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4066de:	bf88      	it	hi
  4066e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4066e4:	f63f aeaf 	bhi.w	406446 <__aeabi_dmul+0xde>
  4066e8:	ebb5 0c03 	subs.w	ip, r5, r3
  4066ec:	bf04      	itt	eq
  4066ee:	ebb6 0c02 	subseq.w	ip, r6, r2
  4066f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4066f6:	f150 0000 	adcs.w	r0, r0, #0
  4066fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4066fe:	bd70      	pop	{r4, r5, r6, pc}
  406700:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406704:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406708:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40670c:	bfc2      	ittt	gt
  40670e:	ebd4 050c 	rsbsgt	r5, r4, ip
  406712:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406716:	bd70      	popgt	{r4, r5, r6, pc}
  406718:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40671c:	f04f 0e00 	mov.w	lr, #0
  406720:	3c01      	subs	r4, #1
  406722:	e690      	b.n	406446 <__aeabi_dmul+0xde>
  406724:	ea45 0e06 	orr.w	lr, r5, r6
  406728:	e68d      	b.n	406446 <__aeabi_dmul+0xde>
  40672a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40672e:	ea94 0f0c 	teq	r4, ip
  406732:	bf08      	it	eq
  406734:	ea95 0f0c 	teqeq	r5, ip
  406738:	f43f af3b 	beq.w	4065b2 <__aeabi_dmul+0x24a>
  40673c:	ea94 0f0c 	teq	r4, ip
  406740:	d10a      	bne.n	406758 <__aeabi_ddiv+0x19c>
  406742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406746:	f47f af34 	bne.w	4065b2 <__aeabi_dmul+0x24a>
  40674a:	ea95 0f0c 	teq	r5, ip
  40674e:	f47f af25 	bne.w	40659c <__aeabi_dmul+0x234>
  406752:	4610      	mov	r0, r2
  406754:	4619      	mov	r1, r3
  406756:	e72c      	b.n	4065b2 <__aeabi_dmul+0x24a>
  406758:	ea95 0f0c 	teq	r5, ip
  40675c:	d106      	bne.n	40676c <__aeabi_ddiv+0x1b0>
  40675e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406762:	f43f aefd 	beq.w	406560 <__aeabi_dmul+0x1f8>
  406766:	4610      	mov	r0, r2
  406768:	4619      	mov	r1, r3
  40676a:	e722      	b.n	4065b2 <__aeabi_dmul+0x24a>
  40676c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406770:	bf18      	it	ne
  406772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406776:	f47f aec5 	bne.w	406504 <__aeabi_dmul+0x19c>
  40677a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40677e:	f47f af0d 	bne.w	40659c <__aeabi_dmul+0x234>
  406782:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406786:	f47f aeeb 	bne.w	406560 <__aeabi_dmul+0x1f8>
  40678a:	e712      	b.n	4065b2 <__aeabi_dmul+0x24a>

0040678c <__gedf2>:
  40678c:	f04f 3cff 	mov.w	ip, #4294967295
  406790:	e006      	b.n	4067a0 <__cmpdf2+0x4>
  406792:	bf00      	nop

00406794 <__ledf2>:
  406794:	f04f 0c01 	mov.w	ip, #1
  406798:	e002      	b.n	4067a0 <__cmpdf2+0x4>
  40679a:	bf00      	nop

0040679c <__cmpdf2>:
  40679c:	f04f 0c01 	mov.w	ip, #1
  4067a0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4067a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4067a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4067ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4067b0:	bf18      	it	ne
  4067b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4067b6:	d01b      	beq.n	4067f0 <__cmpdf2+0x54>
  4067b8:	b001      	add	sp, #4
  4067ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4067be:	bf0c      	ite	eq
  4067c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4067c4:	ea91 0f03 	teqne	r1, r3
  4067c8:	bf02      	ittt	eq
  4067ca:	ea90 0f02 	teqeq	r0, r2
  4067ce:	2000      	moveq	r0, #0
  4067d0:	4770      	bxeq	lr
  4067d2:	f110 0f00 	cmn.w	r0, #0
  4067d6:	ea91 0f03 	teq	r1, r3
  4067da:	bf58      	it	pl
  4067dc:	4299      	cmppl	r1, r3
  4067de:	bf08      	it	eq
  4067e0:	4290      	cmpeq	r0, r2
  4067e2:	bf2c      	ite	cs
  4067e4:	17d8      	asrcs	r0, r3, #31
  4067e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4067ea:	f040 0001 	orr.w	r0, r0, #1
  4067ee:	4770      	bx	lr
  4067f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4067f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4067f8:	d102      	bne.n	406800 <__cmpdf2+0x64>
  4067fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4067fe:	d107      	bne.n	406810 <__cmpdf2+0x74>
  406800:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406804:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406808:	d1d6      	bne.n	4067b8 <__cmpdf2+0x1c>
  40680a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40680e:	d0d3      	beq.n	4067b8 <__cmpdf2+0x1c>
  406810:	f85d 0b04 	ldr.w	r0, [sp], #4
  406814:	4770      	bx	lr
  406816:	bf00      	nop

00406818 <__aeabi_cdrcmple>:
  406818:	4684      	mov	ip, r0
  40681a:	4610      	mov	r0, r2
  40681c:	4662      	mov	r2, ip
  40681e:	468c      	mov	ip, r1
  406820:	4619      	mov	r1, r3
  406822:	4663      	mov	r3, ip
  406824:	e000      	b.n	406828 <__aeabi_cdcmpeq>
  406826:	bf00      	nop

00406828 <__aeabi_cdcmpeq>:
  406828:	b501      	push	{r0, lr}
  40682a:	f7ff ffb7 	bl	40679c <__cmpdf2>
  40682e:	2800      	cmp	r0, #0
  406830:	bf48      	it	mi
  406832:	f110 0f00 	cmnmi.w	r0, #0
  406836:	bd01      	pop	{r0, pc}

00406838 <__aeabi_dcmpeq>:
  406838:	f84d ed08 	str.w	lr, [sp, #-8]!
  40683c:	f7ff fff4 	bl	406828 <__aeabi_cdcmpeq>
  406840:	bf0c      	ite	eq
  406842:	2001      	moveq	r0, #1
  406844:	2000      	movne	r0, #0
  406846:	f85d fb08 	ldr.w	pc, [sp], #8
  40684a:	bf00      	nop

0040684c <__aeabi_dcmplt>:
  40684c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406850:	f7ff ffea 	bl	406828 <__aeabi_cdcmpeq>
  406854:	bf34      	ite	cc
  406856:	2001      	movcc	r0, #1
  406858:	2000      	movcs	r0, #0
  40685a:	f85d fb08 	ldr.w	pc, [sp], #8
  40685e:	bf00      	nop

00406860 <__aeabi_dcmple>:
  406860:	f84d ed08 	str.w	lr, [sp, #-8]!
  406864:	f7ff ffe0 	bl	406828 <__aeabi_cdcmpeq>
  406868:	bf94      	ite	ls
  40686a:	2001      	movls	r0, #1
  40686c:	2000      	movhi	r0, #0
  40686e:	f85d fb08 	ldr.w	pc, [sp], #8
  406872:	bf00      	nop

00406874 <__aeabi_dcmpge>:
  406874:	f84d ed08 	str.w	lr, [sp, #-8]!
  406878:	f7ff ffce 	bl	406818 <__aeabi_cdrcmple>
  40687c:	bf94      	ite	ls
  40687e:	2001      	movls	r0, #1
  406880:	2000      	movhi	r0, #0
  406882:	f85d fb08 	ldr.w	pc, [sp], #8
  406886:	bf00      	nop

00406888 <__aeabi_dcmpgt>:
  406888:	f84d ed08 	str.w	lr, [sp, #-8]!
  40688c:	f7ff ffc4 	bl	406818 <__aeabi_cdrcmple>
  406890:	bf34      	ite	cc
  406892:	2001      	movcc	r0, #1
  406894:	2000      	movcs	r0, #0
  406896:	f85d fb08 	ldr.w	pc, [sp], #8
  40689a:	bf00      	nop

0040689c <__aeabi_dcmpun>:
  40689c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4068a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4068a4:	d102      	bne.n	4068ac <__aeabi_dcmpun+0x10>
  4068a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4068aa:	d10a      	bne.n	4068c2 <__aeabi_dcmpun+0x26>
  4068ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4068b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4068b4:	d102      	bne.n	4068bc <__aeabi_dcmpun+0x20>
  4068b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4068ba:	d102      	bne.n	4068c2 <__aeabi_dcmpun+0x26>
  4068bc:	f04f 0000 	mov.w	r0, #0
  4068c0:	4770      	bx	lr
  4068c2:	f04f 0001 	mov.w	r0, #1
  4068c6:	4770      	bx	lr

004068c8 <__aeabi_d2iz>:
  4068c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4068cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4068d0:	d215      	bcs.n	4068fe <__aeabi_d2iz+0x36>
  4068d2:	d511      	bpl.n	4068f8 <__aeabi_d2iz+0x30>
  4068d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4068d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4068dc:	d912      	bls.n	406904 <__aeabi_d2iz+0x3c>
  4068de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4068e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4068e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4068ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4068ee:	fa23 f002 	lsr.w	r0, r3, r2
  4068f2:	bf18      	it	ne
  4068f4:	4240      	negne	r0, r0
  4068f6:	4770      	bx	lr
  4068f8:	f04f 0000 	mov.w	r0, #0
  4068fc:	4770      	bx	lr
  4068fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406902:	d105      	bne.n	406910 <__aeabi_d2iz+0x48>
  406904:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406908:	bf08      	it	eq
  40690a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40690e:	4770      	bx	lr
  406910:	f04f 0000 	mov.w	r0, #0
  406914:	4770      	bx	lr
  406916:	bf00      	nop

00406918 <__aeabi_uldivmod>:
  406918:	b953      	cbnz	r3, 406930 <__aeabi_uldivmod+0x18>
  40691a:	b94a      	cbnz	r2, 406930 <__aeabi_uldivmod+0x18>
  40691c:	2900      	cmp	r1, #0
  40691e:	bf08      	it	eq
  406920:	2800      	cmpeq	r0, #0
  406922:	bf1c      	itt	ne
  406924:	f04f 31ff 	movne.w	r1, #4294967295
  406928:	f04f 30ff 	movne.w	r0, #4294967295
  40692c:	f000 b97a 	b.w	406c24 <__aeabi_idiv0>
  406930:	f1ad 0c08 	sub.w	ip, sp, #8
  406934:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406938:	f000 f806 	bl	406948 <__udivmoddi4>
  40693c:	f8dd e004 	ldr.w	lr, [sp, #4]
  406940:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406944:	b004      	add	sp, #16
  406946:	4770      	bx	lr

00406948 <__udivmoddi4>:
  406948:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40694c:	468c      	mov	ip, r1
  40694e:	460d      	mov	r5, r1
  406950:	4604      	mov	r4, r0
  406952:	9e08      	ldr	r6, [sp, #32]
  406954:	2b00      	cmp	r3, #0
  406956:	d151      	bne.n	4069fc <__udivmoddi4+0xb4>
  406958:	428a      	cmp	r2, r1
  40695a:	4617      	mov	r7, r2
  40695c:	d96d      	bls.n	406a3a <__udivmoddi4+0xf2>
  40695e:	fab2 fe82 	clz	lr, r2
  406962:	f1be 0f00 	cmp.w	lr, #0
  406966:	d00b      	beq.n	406980 <__udivmoddi4+0x38>
  406968:	f1ce 0c20 	rsb	ip, lr, #32
  40696c:	fa01 f50e 	lsl.w	r5, r1, lr
  406970:	fa20 fc0c 	lsr.w	ip, r0, ip
  406974:	fa02 f70e 	lsl.w	r7, r2, lr
  406978:	ea4c 0c05 	orr.w	ip, ip, r5
  40697c:	fa00 f40e 	lsl.w	r4, r0, lr
  406980:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406984:	0c25      	lsrs	r5, r4, #16
  406986:	fbbc f8fa 	udiv	r8, ip, sl
  40698a:	fa1f f987 	uxth.w	r9, r7
  40698e:	fb0a cc18 	mls	ip, sl, r8, ip
  406992:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406996:	fb08 f309 	mul.w	r3, r8, r9
  40699a:	42ab      	cmp	r3, r5
  40699c:	d90a      	bls.n	4069b4 <__udivmoddi4+0x6c>
  40699e:	19ed      	adds	r5, r5, r7
  4069a0:	f108 32ff 	add.w	r2, r8, #4294967295
  4069a4:	f080 8123 	bcs.w	406bee <__udivmoddi4+0x2a6>
  4069a8:	42ab      	cmp	r3, r5
  4069aa:	f240 8120 	bls.w	406bee <__udivmoddi4+0x2a6>
  4069ae:	f1a8 0802 	sub.w	r8, r8, #2
  4069b2:	443d      	add	r5, r7
  4069b4:	1aed      	subs	r5, r5, r3
  4069b6:	b2a4      	uxth	r4, r4
  4069b8:	fbb5 f0fa 	udiv	r0, r5, sl
  4069bc:	fb0a 5510 	mls	r5, sl, r0, r5
  4069c0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4069c4:	fb00 f909 	mul.w	r9, r0, r9
  4069c8:	45a1      	cmp	r9, r4
  4069ca:	d909      	bls.n	4069e0 <__udivmoddi4+0x98>
  4069cc:	19e4      	adds	r4, r4, r7
  4069ce:	f100 33ff 	add.w	r3, r0, #4294967295
  4069d2:	f080 810a 	bcs.w	406bea <__udivmoddi4+0x2a2>
  4069d6:	45a1      	cmp	r9, r4
  4069d8:	f240 8107 	bls.w	406bea <__udivmoddi4+0x2a2>
  4069dc:	3802      	subs	r0, #2
  4069de:	443c      	add	r4, r7
  4069e0:	eba4 0409 	sub.w	r4, r4, r9
  4069e4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4069e8:	2100      	movs	r1, #0
  4069ea:	2e00      	cmp	r6, #0
  4069ec:	d061      	beq.n	406ab2 <__udivmoddi4+0x16a>
  4069ee:	fa24 f40e 	lsr.w	r4, r4, lr
  4069f2:	2300      	movs	r3, #0
  4069f4:	6034      	str	r4, [r6, #0]
  4069f6:	6073      	str	r3, [r6, #4]
  4069f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069fc:	428b      	cmp	r3, r1
  4069fe:	d907      	bls.n	406a10 <__udivmoddi4+0xc8>
  406a00:	2e00      	cmp	r6, #0
  406a02:	d054      	beq.n	406aae <__udivmoddi4+0x166>
  406a04:	2100      	movs	r1, #0
  406a06:	e886 0021 	stmia.w	r6, {r0, r5}
  406a0a:	4608      	mov	r0, r1
  406a0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406a10:	fab3 f183 	clz	r1, r3
  406a14:	2900      	cmp	r1, #0
  406a16:	f040 808e 	bne.w	406b36 <__udivmoddi4+0x1ee>
  406a1a:	42ab      	cmp	r3, r5
  406a1c:	d302      	bcc.n	406a24 <__udivmoddi4+0xdc>
  406a1e:	4282      	cmp	r2, r0
  406a20:	f200 80fa 	bhi.w	406c18 <__udivmoddi4+0x2d0>
  406a24:	1a84      	subs	r4, r0, r2
  406a26:	eb65 0503 	sbc.w	r5, r5, r3
  406a2a:	2001      	movs	r0, #1
  406a2c:	46ac      	mov	ip, r5
  406a2e:	2e00      	cmp	r6, #0
  406a30:	d03f      	beq.n	406ab2 <__udivmoddi4+0x16a>
  406a32:	e886 1010 	stmia.w	r6, {r4, ip}
  406a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406a3a:	b912      	cbnz	r2, 406a42 <__udivmoddi4+0xfa>
  406a3c:	2701      	movs	r7, #1
  406a3e:	fbb7 f7f2 	udiv	r7, r7, r2
  406a42:	fab7 fe87 	clz	lr, r7
  406a46:	f1be 0f00 	cmp.w	lr, #0
  406a4a:	d134      	bne.n	406ab6 <__udivmoddi4+0x16e>
  406a4c:	1beb      	subs	r3, r5, r7
  406a4e:	0c3a      	lsrs	r2, r7, #16
  406a50:	fa1f fc87 	uxth.w	ip, r7
  406a54:	2101      	movs	r1, #1
  406a56:	fbb3 f8f2 	udiv	r8, r3, r2
  406a5a:	0c25      	lsrs	r5, r4, #16
  406a5c:	fb02 3318 	mls	r3, r2, r8, r3
  406a60:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406a64:	fb0c f308 	mul.w	r3, ip, r8
  406a68:	42ab      	cmp	r3, r5
  406a6a:	d907      	bls.n	406a7c <__udivmoddi4+0x134>
  406a6c:	19ed      	adds	r5, r5, r7
  406a6e:	f108 30ff 	add.w	r0, r8, #4294967295
  406a72:	d202      	bcs.n	406a7a <__udivmoddi4+0x132>
  406a74:	42ab      	cmp	r3, r5
  406a76:	f200 80d1 	bhi.w	406c1c <__udivmoddi4+0x2d4>
  406a7a:	4680      	mov	r8, r0
  406a7c:	1aed      	subs	r5, r5, r3
  406a7e:	b2a3      	uxth	r3, r4
  406a80:	fbb5 f0f2 	udiv	r0, r5, r2
  406a84:	fb02 5510 	mls	r5, r2, r0, r5
  406a88:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406a8c:	fb0c fc00 	mul.w	ip, ip, r0
  406a90:	45a4      	cmp	ip, r4
  406a92:	d907      	bls.n	406aa4 <__udivmoddi4+0x15c>
  406a94:	19e4      	adds	r4, r4, r7
  406a96:	f100 33ff 	add.w	r3, r0, #4294967295
  406a9a:	d202      	bcs.n	406aa2 <__udivmoddi4+0x15a>
  406a9c:	45a4      	cmp	ip, r4
  406a9e:	f200 80b8 	bhi.w	406c12 <__udivmoddi4+0x2ca>
  406aa2:	4618      	mov	r0, r3
  406aa4:	eba4 040c 	sub.w	r4, r4, ip
  406aa8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406aac:	e79d      	b.n	4069ea <__udivmoddi4+0xa2>
  406aae:	4631      	mov	r1, r6
  406ab0:	4630      	mov	r0, r6
  406ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ab6:	f1ce 0420 	rsb	r4, lr, #32
  406aba:	fa05 f30e 	lsl.w	r3, r5, lr
  406abe:	fa07 f70e 	lsl.w	r7, r7, lr
  406ac2:	fa20 f804 	lsr.w	r8, r0, r4
  406ac6:	0c3a      	lsrs	r2, r7, #16
  406ac8:	fa25 f404 	lsr.w	r4, r5, r4
  406acc:	ea48 0803 	orr.w	r8, r8, r3
  406ad0:	fbb4 f1f2 	udiv	r1, r4, r2
  406ad4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406ad8:	fb02 4411 	mls	r4, r2, r1, r4
  406adc:	fa1f fc87 	uxth.w	ip, r7
  406ae0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406ae4:	fb01 f30c 	mul.w	r3, r1, ip
  406ae8:	42ab      	cmp	r3, r5
  406aea:	fa00 f40e 	lsl.w	r4, r0, lr
  406aee:	d909      	bls.n	406b04 <__udivmoddi4+0x1bc>
  406af0:	19ed      	adds	r5, r5, r7
  406af2:	f101 30ff 	add.w	r0, r1, #4294967295
  406af6:	f080 808a 	bcs.w	406c0e <__udivmoddi4+0x2c6>
  406afa:	42ab      	cmp	r3, r5
  406afc:	f240 8087 	bls.w	406c0e <__udivmoddi4+0x2c6>
  406b00:	3902      	subs	r1, #2
  406b02:	443d      	add	r5, r7
  406b04:	1aeb      	subs	r3, r5, r3
  406b06:	fa1f f588 	uxth.w	r5, r8
  406b0a:	fbb3 f0f2 	udiv	r0, r3, r2
  406b0e:	fb02 3310 	mls	r3, r2, r0, r3
  406b12:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406b16:	fb00 f30c 	mul.w	r3, r0, ip
  406b1a:	42ab      	cmp	r3, r5
  406b1c:	d907      	bls.n	406b2e <__udivmoddi4+0x1e6>
  406b1e:	19ed      	adds	r5, r5, r7
  406b20:	f100 38ff 	add.w	r8, r0, #4294967295
  406b24:	d26f      	bcs.n	406c06 <__udivmoddi4+0x2be>
  406b26:	42ab      	cmp	r3, r5
  406b28:	d96d      	bls.n	406c06 <__udivmoddi4+0x2be>
  406b2a:	3802      	subs	r0, #2
  406b2c:	443d      	add	r5, r7
  406b2e:	1aeb      	subs	r3, r5, r3
  406b30:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406b34:	e78f      	b.n	406a56 <__udivmoddi4+0x10e>
  406b36:	f1c1 0720 	rsb	r7, r1, #32
  406b3a:	fa22 f807 	lsr.w	r8, r2, r7
  406b3e:	408b      	lsls	r3, r1
  406b40:	fa05 f401 	lsl.w	r4, r5, r1
  406b44:	ea48 0303 	orr.w	r3, r8, r3
  406b48:	fa20 fe07 	lsr.w	lr, r0, r7
  406b4c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406b50:	40fd      	lsrs	r5, r7
  406b52:	ea4e 0e04 	orr.w	lr, lr, r4
  406b56:	fbb5 f9fc 	udiv	r9, r5, ip
  406b5a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406b5e:	fb0c 5519 	mls	r5, ip, r9, r5
  406b62:	fa1f f883 	uxth.w	r8, r3
  406b66:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406b6a:	fb09 f408 	mul.w	r4, r9, r8
  406b6e:	42ac      	cmp	r4, r5
  406b70:	fa02 f201 	lsl.w	r2, r2, r1
  406b74:	fa00 fa01 	lsl.w	sl, r0, r1
  406b78:	d908      	bls.n	406b8c <__udivmoddi4+0x244>
  406b7a:	18ed      	adds	r5, r5, r3
  406b7c:	f109 30ff 	add.w	r0, r9, #4294967295
  406b80:	d243      	bcs.n	406c0a <__udivmoddi4+0x2c2>
  406b82:	42ac      	cmp	r4, r5
  406b84:	d941      	bls.n	406c0a <__udivmoddi4+0x2c2>
  406b86:	f1a9 0902 	sub.w	r9, r9, #2
  406b8a:	441d      	add	r5, r3
  406b8c:	1b2d      	subs	r5, r5, r4
  406b8e:	fa1f fe8e 	uxth.w	lr, lr
  406b92:	fbb5 f0fc 	udiv	r0, r5, ip
  406b96:	fb0c 5510 	mls	r5, ip, r0, r5
  406b9a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406b9e:	fb00 f808 	mul.w	r8, r0, r8
  406ba2:	45a0      	cmp	r8, r4
  406ba4:	d907      	bls.n	406bb6 <__udivmoddi4+0x26e>
  406ba6:	18e4      	adds	r4, r4, r3
  406ba8:	f100 35ff 	add.w	r5, r0, #4294967295
  406bac:	d229      	bcs.n	406c02 <__udivmoddi4+0x2ba>
  406bae:	45a0      	cmp	r8, r4
  406bb0:	d927      	bls.n	406c02 <__udivmoddi4+0x2ba>
  406bb2:	3802      	subs	r0, #2
  406bb4:	441c      	add	r4, r3
  406bb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406bba:	eba4 0408 	sub.w	r4, r4, r8
  406bbe:	fba0 8902 	umull	r8, r9, r0, r2
  406bc2:	454c      	cmp	r4, r9
  406bc4:	46c6      	mov	lr, r8
  406bc6:	464d      	mov	r5, r9
  406bc8:	d315      	bcc.n	406bf6 <__udivmoddi4+0x2ae>
  406bca:	d012      	beq.n	406bf2 <__udivmoddi4+0x2aa>
  406bcc:	b156      	cbz	r6, 406be4 <__udivmoddi4+0x29c>
  406bce:	ebba 030e 	subs.w	r3, sl, lr
  406bd2:	eb64 0405 	sbc.w	r4, r4, r5
  406bd6:	fa04 f707 	lsl.w	r7, r4, r7
  406bda:	40cb      	lsrs	r3, r1
  406bdc:	431f      	orrs	r7, r3
  406bde:	40cc      	lsrs	r4, r1
  406be0:	6037      	str	r7, [r6, #0]
  406be2:	6074      	str	r4, [r6, #4]
  406be4:	2100      	movs	r1, #0
  406be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406bea:	4618      	mov	r0, r3
  406bec:	e6f8      	b.n	4069e0 <__udivmoddi4+0x98>
  406bee:	4690      	mov	r8, r2
  406bf0:	e6e0      	b.n	4069b4 <__udivmoddi4+0x6c>
  406bf2:	45c2      	cmp	sl, r8
  406bf4:	d2ea      	bcs.n	406bcc <__udivmoddi4+0x284>
  406bf6:	ebb8 0e02 	subs.w	lr, r8, r2
  406bfa:	eb69 0503 	sbc.w	r5, r9, r3
  406bfe:	3801      	subs	r0, #1
  406c00:	e7e4      	b.n	406bcc <__udivmoddi4+0x284>
  406c02:	4628      	mov	r0, r5
  406c04:	e7d7      	b.n	406bb6 <__udivmoddi4+0x26e>
  406c06:	4640      	mov	r0, r8
  406c08:	e791      	b.n	406b2e <__udivmoddi4+0x1e6>
  406c0a:	4681      	mov	r9, r0
  406c0c:	e7be      	b.n	406b8c <__udivmoddi4+0x244>
  406c0e:	4601      	mov	r1, r0
  406c10:	e778      	b.n	406b04 <__udivmoddi4+0x1bc>
  406c12:	3802      	subs	r0, #2
  406c14:	443c      	add	r4, r7
  406c16:	e745      	b.n	406aa4 <__udivmoddi4+0x15c>
  406c18:	4608      	mov	r0, r1
  406c1a:	e708      	b.n	406a2e <__udivmoddi4+0xe6>
  406c1c:	f1a8 0802 	sub.w	r8, r8, #2
  406c20:	443d      	add	r5, r7
  406c22:	e72b      	b.n	406a7c <__udivmoddi4+0x134>

00406c24 <__aeabi_idiv0>:
  406c24:	4770      	bx	lr
  406c26:	bf00      	nop
  406c28:	756e654d 	.word	0x756e654d
  406c2c:	2d2d2d20 	.word	0x2d2d2d20
  406c30:	2d2d2d2d 	.word	0x2d2d2d2d
  406c34:	2d2d2d2d 	.word	0x2d2d2d2d
  406c38:	2d2d2d2d 	.word	0x2d2d2d2d
  406c3c:	2d2d2d2d 	.word	0x2d2d2d2d
  406c40:	000a2d2d 	.word	0x000a2d2d
  406c44:	205d315b 	.word	0x205d315b
  406c48:	6e727554 	.word	0x6e727554
  406c4c:	2f6e4f20 	.word	0x2f6e4f20
  406c50:	0a66664f 	.word	0x0a66664f
  406c54:	00000000 	.word	0x00000000
  406c58:	205d325b 	.word	0x205d325b
  406c5c:	72636e49 	.word	0x72636e49
  406c60:	65736165 	.word	0x65736165
  406c64:	44454c20 	.word	0x44454c20
  406c68:	65726620 	.word	0x65726620
  406c6c:	6e657571 	.word	0x6e657571
  406c70:	000a7963 	.word	0x000a7963
  406c74:	205d335b 	.word	0x205d335b
  406c78:	72636544 	.word	0x72636544
  406c7c:	65736165 	.word	0x65736165
  406c80:	44454c20 	.word	0x44454c20
  406c84:	65726620 	.word	0x65726620
  406c88:	6e657571 	.word	0x6e657571
  406c8c:	000a7963 	.word	0x000a7963
  406c90:	205d345b 	.word	0x205d345b
  406c94:	20746553 	.word	0x20746553
  406c98:	2044454c 	.word	0x2044454c
  406c9c:	71657266 	.word	0x71657266
  406ca0:	636e6575 	.word	0x636e6575
  406ca4:	00000a79 	.word	0x00000a79
  406ca8:	205d355b 	.word	0x205d355b
  406cac:	656d6954 	.word	0x656d6954
  406cb0:	0000000a 	.word	0x0000000a
  406cb4:	205d685b 	.word	0x205d685b
  406cb8:	776f6853 	.word	0x776f6853
  406cbc:	69687420 	.word	0x69687420
  406cc0:	656d2073 	.word	0x656d2073
  406cc4:	000a756e 	.word	0x000a756e
  406cc8:	2d2d2d2d 	.word	0x2d2d2d2d
  406ccc:	2d2d2d2d 	.word	0x2d2d2d2d
  406cd0:	2d2d2d2d 	.word	0x2d2d2d2d
  406cd4:	2d2d2d2d 	.word	0x2d2d2d2d
  406cd8:	2d2d2d2d 	.word	0x2d2d2d2d
  406cdc:	2d2d2d2d 	.word	0x2d2d2d2d
  406ce0:	0a0a2d2d 	.word	0x0a0a2d2d
  406ce4:	00000000 	.word	0x00000000
  406ce8:	65746e45 	.word	0x65746e45
  406cec:	68742072 	.word	0x68742072
  406cf0:	656e2065 	.word	0x656e2065
  406cf4:	72662077 	.word	0x72662077
  406cf8:	65757165 	.word	0x65757165
  406cfc:	3a79636e 	.word	0x3a79636e
  406d00:	00000020 	.word	0x00000020
  406d04:	00000a0a 	.word	0x00000a0a
  406d08:	454d4954 	.word	0x454d4954
  406d0c:	6425203a 	.word	0x6425203a
  406d10:	3a64253a 	.word	0x3a64253a
  406d14:	0a0a6425 	.word	0x0a0a6425
  406d18:	00000000 	.word	0x00000000

00406d1c <_global_impure_ptr>:
  406d1c:	20400010 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  406d2c:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  406d3c:	46454443 00000000 33323130 37363534     CDEF....01234567
  406d4c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406d5c:	0000296c 00000030                       l)..0...

00406d64 <blanks.7208>:
  406d64:	20202020 20202020 20202020 20202020                     

00406d74 <zeroes.7209>:
  406d74:	30303030 30303030 30303030 30303030     0000000000000000
  406d84:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  406d94:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  406da4:	00000000                                ....

00406da8 <__mprec_bigtens>:
  406da8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406db8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406dc8:	7f73bf3c 75154fdd                       <.s..O.u

00406dd0 <__mprec_tens>:
  406dd0:	00000000 3ff00000 00000000 40240000     .......?......$@
  406de0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406df0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406e00:	00000000 412e8480 00000000 416312d0     .......A......cA
  406e10:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406e20:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406e30:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406e40:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406e50:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406e60:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406e70:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406e80:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406e90:	79d99db4 44ea7843                       ...yCx.D

00406e98 <p05.6040>:
  406e98:	00000005 00000019 0000007d              ........}...

00406ea4 <_ctype_>:
  406ea4:	20202000 20202020 28282020 20282828     .         ((((( 
  406eb4:	20202020 20202020 20202020 20202020                     
  406ec4:	10108820 10101010 10101010 10101010      ...............
  406ed4:	04040410 04040404 10040404 10101010     ................
  406ee4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406ef4:	01010101 01010101 01010101 10101010     ................
  406f04:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406f14:	02020202 02020202 02020202 10101010     ................
  406f24:	00000020 00000000 00000000 00000000      ...............
	...

00406fa8 <_init>:
  406fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406faa:	bf00      	nop
  406fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406fae:	bc08      	pop	{r3}
  406fb0:	469e      	mov	lr, r3
  406fb2:	4770      	bx	lr

00406fb4 <__init_array_start>:
  406fb4:	004038d5 	.word	0x004038d5

00406fb8 <__frame_dummy_init_array_entry>:
  406fb8:	00400165                                e.@.

00406fbc <_fini>:
  406fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406fbe:	bf00      	nop
  406fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406fc2:	bc08      	pop	{r3}
  406fc4:	469e      	mov	lr, r3
  406fc6:	4770      	bx	lr

00406fc8 <__fini_array_start>:
  406fc8:	00400141 	.word	0x00400141
