Protel Design System Design Rule Check
PCB File : C:\Ìî¸\UART_Logger\PCB\UART_Logger.PcbDoc
Date     : 19.02.2019
Time     : 0:05:34

Processing Rule : Clearance Constraint (Gap=0.1mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.4mm) (InNet('3V3'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.5mm) (Max=5mm) (Preferred=2mm) (InNet('IN'))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=2mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.1mm) (Air Gap=0.3mm) (Entries=2) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.159mm < 0.254mm) Between Pad VD1-2(52.7mm,100.5mm) on Top Layer And Pad X1-Mount Hole(54.3mm,98.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.159mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (32.575mm,101.65mm) from Top Layer to Bottom Layer And Pad R17-2(33.5mm,101.8mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Via (29.5mm,106.2mm) from Top Layer to Bottom Layer And Pad R16-2(30.2mm,107mm) on Top Layer [Top Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R15-1(29.175mm,106.1mm) on Top Layer And Pad R16-1(29.2mm,107mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (29.9mm,104.275mm) from Top Layer to Bottom Layer And Pad R15-2(29.175mm,105.1mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C2-2(29.175mm,104.15mm) on Top Layer And Pad R15-2(29.175mm,105.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C1-2(30.175mm,105.35mm) on Top Layer And Pad R15-2(29.175mm,105.1mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Via (36.85mm,118.325mm) from Top Layer to Bottom Layer And Pad R14-2(37.9mm,118.4mm) on Top Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R13-2(39.1mm,118.4mm) on Top Layer And Pad R14-2(37.9mm,118.4mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C7-2(36.925mm,116.4mm) on Top Layer And Pad R14-1(37.9mm,116.8mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R13-1(39.1mm,116.8mm) on Top Layer And Pad R14-1(37.9mm,116.8mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad C2-2(29.175mm,104.15mm) on Top Layer And Pad C1-1(30.175mm,104.35mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C1-2(30.175mm,105.35mm) on Top Layer And Pad C1-1(30.175mm,104.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Via (29.9mm,104.275mm) from Top Layer to Bottom Layer And Pad C1-2(30.175mm,105.35mm) on Top Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Via (29.5mm,106.2mm) from Top Layer to Bottom Layer And Pad C1-2(30.175mm,105.35mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (47.8mm,119.7mm) from Top Layer to Bottom Layer And Pad C6-1(48.65mm,121.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Via (47.05mm,122.775mm) from Top Layer to Bottom Layer And Pad C6-2(45.85mm,121.25mm) on Top Layer [Top Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (45.3mm,102.9mm) from Top Layer to Bottom Layer And Pad C9-2(45.65mm,101.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R10-1(46.3mm,102.9mm) on Top Layer And Pad C9-2(45.65mm,101.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad R10-2(45.3mm,102.9mm) on Top Layer And Pad C9-2(45.65mm,101.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad R10-1(46.3mm,102.9mm) on Top Layer And Pad C9-1(47.35mm,101.75mm) on Top Layer [Top Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad VD1-2(52.7mm,100.5mm) on Top Layer And Pad C10-2(51.525mm,102.125mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.207mm < 0.254mm) Between Via (49.925mm,111.725mm) from Top Layer to Bottom Layer And Pad C11-2(48.95mm,112.9mm) on Top Layer [Top Solder] Mask Sliver [0.207mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (49.925mm,111.725mm) from Top Layer to Bottom Layer And Pad C11-1(50.65mm,112.9mm) on Top Layer [Top Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DA1-7(50.8mm,118.1mm) on Top Layer And Pad DA1-8(50.8mm,118.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DA1-6(50.8mm,117.45mm) on Top Layer And Pad DA1-7(50.8mm,118.1mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DA1-5(50.8mm,116.8mm) on Top Layer And Pad DA1-6(50.8mm,117.45mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (45.1mm,115.85mm) from Top Layer to Bottom Layer And Pad DA1-4(45.5mm,116.8mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DA1-3(45.5mm,117.45mm) on Top Layer And Pad DA1-4(45.5mm,116.8mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DA1-2(45.5mm,118.1mm) on Top Layer And Pad DA1-3(45.5mm,117.45mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DA1-1(45.5mm,118.75mm) on Top Layer And Pad DA1-2(45.5mm,118.1mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (52.9mm,112.9mm) from Top Layer to Bottom Layer And Pad DA2-1(53.65mm,111.7mm) on Top Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (45.275mm,95.075mm) from Top Layer to Bottom Layer And Pad FU1-1(43.6mm,93.6mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (45.8mm,93.3mm) from Top Layer to Bottom Layer And Pad FU1-1(43.6mm,93.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (46mm,97.8mm) from Top Layer to Bottom Layer And Pad FU1-2(43.6mm,97.8mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (28.1mm,97.6mm) from Top Layer to Bottom Layer And Pad R2-2(28.9mm,98.1mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (49.925mm,111.725mm) from Top Layer to Bottom Layer And Pad R5-2(50.375mm,110.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad R6-1(49.8mm,109.475mm) on Top Layer And Pad R5-2(50.375mm,110.65mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad R6-2(48.2mm,109.475mm) on Top Layer And Pad R5-1(48.775mm,110.65mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.124mm < 0.254mm) Between Pad R6-1(49.8mm,109.475mm) on Top Layer And Pad R5-1(48.775mm,110.65mm) on Top Layer [Top Solder] Mask Sliver [0.124mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad VD5-2(40.275mm,94.275mm) on Top Layer And Pad R8-1(39.85mm,93.125mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad VD5-2(40.275mm,94.275mm) on Top Layer And Pad R8-2(40.85mm,93.125mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad VD6-2(37.9mm,94.3mm) on Top Layer And Pad R18-1(37.525mm,93.175mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad VD6-2(37.9mm,94.3mm) on Top Layer And Pad R18-2(38.525mm,93.175mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad VD7-2(35.6mm,94.225mm) on Top Layer And Pad R19-1(36.075mm,93.075mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad VD7-2(35.6mm,94.225mm) on Top Layer And Pad R19-2(35.075mm,93.075mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad VD1-1(52.7mm,95.7mm) on Top Layer And Pad R12-2(51mm,94.3mm) on Top Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.112mm < 0.254mm) Between Via (52.6mm,97.4mm) from Top Layer to Bottom Layer And Pad VD1-1(52.7mm,95.7mm) on Top Layer [Top Solder] Mask Sliver [0.112mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad VD9-2(52.25mm,93.8mm) on Top Layer And Pad VD1-1(52.7mm,95.7mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad VD2-5(29.5mm,110.5mm) on Top Layer And Pad VD2-4(29.5mm,111.15mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad VD2-6(29.5mm,109.85mm) on Top Layer And Pad VD2-5(29.5mm,110.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Via (30.65mm,109.825mm) from Top Layer to Bottom Layer And Pad VD2-2(31.5mm,110.5mm) on Top Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad VD2-3(31.5mm,111.15mm) on Top Layer And Pad VD2-2(31.5mm,110.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad VD2-1(31.5mm,109.85mm) on Top Layer And Pad VD2-2(31.5mm,110.5mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Via (36.85mm,118.325mm) from Top Layer to Bottom Layer And Pad VD4-2(36.875mm,117.5mm) on Top Layer [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (55.575mm,92.275mm) from Top Layer to Bottom Layer And Pad VD9-1(55.55mm,93.8mm) on Top Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (50.4mm,95.8mm) from Top Layer to Bottom Layer And Pad VT2-3(49.3mm,95.6mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad X2-6(27.038mm,95.37mm) on Top Layer And Pad X2-6(28.664mm,93.071mm) on Top Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.254mm) Between Pad X2-6(26.588mm,93.07mm) on Top Layer And Pad X2-6(28.664mm,93.071mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad X2-6(27.038mm,95.37mm) on Top Layer And Pad X2-6(26.588mm,93.07mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.254mm) Between Pad X2-1(28.2mm,95.73mm) on Top Layer And Pad X2-6(27.038mm,95.37mm) on Top Layer [Top Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Via (28.1mm,96.9mm) from Top Layer to Bottom Layer And Pad X2-2(28.85mm,95.73mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.254mm) Between Pad X2-3(29.5mm,95.73mm) on Top Layer And Pad X2-2(28.85mm,95.73mm) on Top Layer [Top Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.254mm) Between Pad X2-1(28.2mm,95.73mm) on Top Layer And Pad X2-2(28.85mm,95.73mm) on Top Layer [Top Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.254mm) Between Pad X2-4(30.15mm,95.73mm) on Top Layer And Pad X2-3(29.5mm,95.73mm) on Top Layer [Top Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.254mm) Between Pad X2-5(30.8mm,95.73mm) on Top Layer And Pad X2-4(30.15mm,95.73mm) on Top Layer [Top Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.254mm) Between Pad X2-6(31.962mm,95.37mm) on Top Layer And Pad X2-5(30.8mm,95.73mm) on Top Layer [Top Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.141mm < 0.254mm) Between Pad X2-6(31.962mm,95.37mm) on Top Layer And Pad X2-6(30.336mm,93.071mm) on Top Layer [Top Solder] Mask Sliver [0.141mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.254mm) Between Pad X2-6(32.412mm,93.07mm) on Top Layer And Pad X2-6(30.336mm,93.071mm) on Top Layer [Top Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.254mm) Between Pad X2-6(31.962mm,95.37mm) on Top Layer And Pad X2-6(32.412mm,93.07mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (54.6mm,116.8mm) from Top Layer to Bottom Layer And Pad C8-2(54.5mm,118mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (45.3mm,102.9mm) from Top Layer to Bottom Layer And Pad R10-1(46.3mm,102.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad R1-8(37mm,98.5mm) on Top Layer And Pad R1-9(36.36mm,98.5mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.184mm < 0.254mm) Between Via (37.64mm,97.46mm) from Top Layer to Bottom Layer And Pad R1-8(37mm,98.5mm) on Top Layer [Top Solder] Mask Sliver [0.184mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad R1-7(37.64mm,98.5mm) on Top Layer And Pad R1-8(37mm,98.5mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Via (37.64mm,97.46mm) from Top Layer to Bottom Layer And Pad R1-7(37.64mm,98.5mm) on Top Layer [Top Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Via (37.64mm,97.46mm) from Top Layer to Bottom Layer And Pad R1-6(38.28mm,98.425mm) on Top Layer [Top Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.254mm) Between Via (36.3mm,101.2mm) from Top Layer to Bottom Layer And Pad R1-5(35.72mm,100.175mm) on Top Layer [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Via (37mm,99.1mm) from Top Layer to Bottom Layer And Pad R1-4(36.36mm,100.1mm) on Top Layer [Top Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (36.3mm,101.2mm) from Top Layer to Bottom Layer And Pad R1-4(36.36mm,100.1mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad R1-3(37mm,100.1mm) on Top Layer And Pad R1-4(36.36mm,100.1mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (37mm,99.1mm) from Top Layer to Bottom Layer And Pad R1-3(37mm,100.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad R1-2(37.64mm,100.1mm) on Top Layer And Pad R1-3(37mm,100.1mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Via (38.077mm,101.205mm) from Top Layer to Bottom Layer And Pad R1-2(37.64mm,100.1mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Via (37mm,99.1mm) from Top Layer to Bottom Layer And Pad R1-2(37.64mm,100.1mm) on Top Layer [Top Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.002mm < 0.254mm) Between Via (38.077mm,101.205mm) from Top Layer to Bottom Layer And Pad R1-1(38.28mm,100.175mm) on Top Layer [Top Solder] Mask Sliver [0.002mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.254mm) Between Via (38.9mm,101.15mm) from Top Layer to Bottom Layer And Pad R1-1(38.28mm,100.175mm) on Top Layer [Top Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Via (40.2mm,105mm) from Top Layer to Bottom Layer And Pad U1-57(40.5mm,103.45mm) on Top Layer [Top Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (40.2mm,105mm) from Top Layer to Bottom Layer And Pad U1-56(40mm,103.45mm) on Top Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Via (36.327mm,108.73mm) from Top Layer to Bottom Layer And Pad U1-41(34.7mm,108.75mm) on Top Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Via (36.2mm,111.7mm) from Top Layer to Bottom Layer And Pad U1-36(34.7mm,111.25mm) on Top Layer [Top Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Via (36.2mm,111.7mm) from Top Layer to Bottom Layer And Pad U1-35(34.7mm,111.75mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (36.2mm,111.7mm) from Top Layer to Bottom Layer And Pad U1-34(34.7mm,112.25mm) on Top Layer [Top Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (35.3mm,114.8mm) from Top Layer to Bottom Layer And Pad U1-32(36.5mm,114.55mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (39.775mm,115.875mm) from Top Layer to Bottom Layer And Pad U1-24(40.5mm,114.55mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (47.3mm,111.7mm) from Top Layer to Bottom Layer And Pad U1-15(45.8mm,112.25mm) on Top Layer [Top Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.053mm < 0.254mm) Between Via (44.3mm,112.15mm) from Top Layer to Bottom Layer And Pad U1-15(45.8mm,112.25mm) on Top Layer [Top Solder] Mask Sliver [0.053mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Via (47.3mm,111.7mm) from Top Layer to Bottom Layer And Pad U1-14(45.8mm,111.75mm) on Top Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (44.3mm,112.15mm) from Top Layer to Bottom Layer And Pad U1-14(45.8mm,111.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Via (47.3mm,111.7mm) from Top Layer to Bottom Layer And Pad U1-13(45.8mm,111.25mm) on Top Layer [Top Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Via (47.325mm,109.325mm) from Top Layer to Bottom Layer And Pad U1-10(45.8mm,109.75mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Via (47.325mm,109.325mm) from Top Layer to Bottom Layer And Pad U1-9(45.8mm,109.25mm) on Top Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.254mm) Between Via (44.45mm,106.681mm) from Top Layer to Bottom Layer And Pad U1-5(45.8mm,107.25mm) on Top Layer [Top Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.036mm < 0.254mm) Between Via (44.45mm,106.681mm) from Top Layer to Bottom Layer And Pad U1-3(45.8mm,106.25mm) on Top Layer [Top Solder] Mask Sliver [0.036mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (38.25mm,110.25mm) from Top Layer to Bottom Layer And Pad X1-2(37.74mm,108.65mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Via (28.1mm,96.9mm) from Top Layer to Bottom Layer And Pad X1-Mount(26.35mm,98.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.085mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (28.1mm,97.6mm) from Top Layer to Bottom Layer And Pad X1-Mount(26.35mm,98.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Via (36.2mm,111.7mm) from Top Layer to Bottom Layer And Via (37.05mm,112.35mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm] / [Bottom Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.254mm) Between Via (40.025mm,110.8mm) from Top Layer to Bottom Layer And Via (39.852mm,111.68mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.044mm] / [Bottom Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Via (39.025mm,111.975mm) from Top Layer to Bottom Layer And Via (39.852mm,111.68mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm] / [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.03mm < 0.254mm) Between Via (54.275mm,92.15mm) from Top Layer to Bottom Layer And Via (53.95mm,93.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.03mm] / [Bottom Solder] Mask Sliver [0.03mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.155mm < 0.254mm) Between Via (34.2mm,103.8mm) from Top Layer to Bottom Layer And Via (34.75mm,102.575mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.155mm] / [Bottom Solder] Mask Sliver [0.155mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.082mm < 0.254mm) Between Via (36.3mm,101.2mm) from Top Layer to Bottom Layer And Via (37.277mm,101.33mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.082mm] / [Bottom Solder] Mask Sliver [0.082mm]
Rule Violations :113

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (44.39mm,118.8mm) on Top Overlay And Pad DA1-1(45.5mm,118.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (27.675mm,125.225mm)(55.325mm,125.225mm) on Bottom Overlay And Pad XS1-1(35.6mm,126mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (27.675mm,94.9mm)(27.675mm,125.225mm) on Bottom Overlay And Pad XS2-1(26.9mm,115.9mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.5mm,106.975mm)(48.5mm,107.225mm) on Top Overlay And Pad ZQ1-2(48.95mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (45.056mm,104.217mm) on Top Overlay And Pad ZQ1-2(48.95mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.1mm,106.975mm)(51.1mm,107.225mm) on Top Overlay And Pad ZQ1-3(50.65mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.05mm,104.95mm)(51.05mm,106.55mm) on Top Overlay And Pad ZQ1-3(50.65mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (51.05mm,106.95mm)(51.05mm,108.55mm) on Top Overlay And Pad ZQ1-3(50.65mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.05mm,104.95mm)(54.45mm,104.95mm) on Top Overlay And Pad ZQ1-3(50.65mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (51.05mm,106.95mm)(54.45mm,106.95mm) on Top Overlay And Pad ZQ1-3(50.65mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.05mm,106.55mm)(54.45mm,106.55mm) on Top Overlay And Pad ZQ1-3(50.65mm,106mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.1mm,106.975mm)(51.1mm,107.225mm) on Top Overlay And Pad ZQ1-4(50.65mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.05mm,106.95mm)(51.05mm,108.55mm) on Top Overlay And Pad ZQ1-4(50.65mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.05mm,108.55mm)(54.45mm,108.55mm) on Top Overlay And Pad ZQ1-4(50.65mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.5mm,106.975mm)(48.5mm,107.225mm) on Top Overlay And Pad ZQ1-1(48.95mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (48.825mm,109.15mm)(49.175mm,109.15mm) on Top Overlay And Pad ZQ1-1(48.95mm,108.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (33.675mm,101.225mm) (33.875mm,101.375mm) on Top Overlay And Pad R17-2(33.5mm,101.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (33.125mm,101.225mm) (33.325mm,101.375mm) on Top Overlay And Pad R17-2(33.5mm,101.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (33.675mm,101.225mm) (33.875mm,101.375mm) on Top Overlay And Pad R17-1(33.5mm,100.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (33.125mm,101.225mm) (33.325mm,101.375mm) on Top Overlay And Pad R17-1(33.5mm,100.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (29.6mm,106.65mm) (29.8mm,106.8mm) on Top Overlay And Pad R16-2(30.2mm,107mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (29.6mm,107.2mm) (29.8mm,107.35mm) on Top Overlay And Pad R16-2(30.2mm,107mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (29.6mm,106.65mm) (29.8mm,106.8mm) on Top Overlay And Pad R16-1(29.2mm,107mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (29.6mm,107.2mm) (29.8mm,107.35mm) on Top Overlay And Pad R16-1(29.2mm,107mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (28.8mm,105.525mm) (29mm,105.675mm) on Top Overlay And Pad R15-2(29.175mm,105.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (29.35mm,105.525mm) (29.55mm,105.675mm) on Top Overlay And Pad R15-2(29.175mm,105.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (28.8mm,105.525mm) (29mm,105.675mm) on Top Overlay And Pad R15-1(29.175mm,106.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (29.35mm,105.525mm) (29.55mm,105.675mm) on Top Overlay And Pad R15-1(29.175mm,106.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (37.575mm,117.425mm)(37.575mm,117.775mm) on Top Overlay And Pad R14-2(37.9mm,118.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (38.225mm,117.425mm)(38.225mm,117.775mm) on Top Overlay And Pad R14-2(37.9mm,118.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.254mm) Between Track (37.37mm,115.96mm)(37.37mm,116.84mm) on Top Overlay And Pad R14-1(37.9mm,116.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (37.575mm,117.425mm)(37.575mm,117.775mm) on Top Overlay And Pad R14-1(37.9mm,116.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (38.225mm,117.425mm)(38.225mm,117.775mm) on Top Overlay And Pad R14-1(37.9mm,116.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mm < 0.254mm) Between Track (35.48mm,116.84mm)(37.37mm,116.84mm) on Top Overlay And Pad R14-1(37.9mm,116.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.03mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (38.775mm,117.425mm)(38.775mm,117.775mm) on Top Overlay And Pad R13-2(39.1mm,118.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (39.425mm,117.425mm)(39.425mm,117.775mm) on Top Overlay And Pad R13-2(39.1mm,118.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (38.775mm,117.425mm)(38.775mm,117.775mm) on Top Overlay And Pad R13-1(39.1mm,116.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (39.425mm,117.425mm)(39.425mm,117.775mm) on Top Overlay And Pad R13-1(39.1mm,116.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (54.2mm,115.25mm) (54.4mm,115.4mm) on Top Overlay And Pad R9-2(54.8mm,115.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (54.2mm,115.8mm) (54.4mm,115.95mm) on Top Overlay And Pad R9-2(54.8mm,115.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (54.2mm,115.25mm) (54.4mm,115.4mm) on Top Overlay And Pad R9-1(53.8mm,115.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (54.2mm,115.8mm) (54.4mm,115.95mm) on Top Overlay And Pad R9-1(53.8mm,115.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Area Fill (29.8mm,104.775mm) (30mm,104.925mm) on Top Overlay And Pad C1-1(30.175mm,104.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Area Fill (30.35mm,104.775mm) (30.55mm,104.925mm) on Top Overlay And Pad C1-1(30.175mm,104.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Area Fill (29.8mm,104.775mm) (30mm,104.925mm) on Top Overlay And Pad C1-2(30.175mm,105.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Area Fill (30.35mm,104.775mm) (30.55mm,104.925mm) on Top Overlay And Pad C1-2(30.175mm,105.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (28.85mm,103.175mm)(28.85mm,103.525mm) on Top Overlay And Pad C2-2(29.175mm,104.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29.5mm,103.175mm)(29.5mm,103.525mm) on Top Overlay And Pad C2-2(29.175mm,104.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (28.85mm,103.175mm)(28.85mm,103.525mm) on Top Overlay And Pad C2-1(29.175mm,102.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (29.5mm,103.175mm)(29.5mm,103.525mm) on Top Overlay And Pad C2-1(29.175mm,102.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (54.45mm,104.95mm)(54.45mm,106.55mm) on Top Overlay And Pad C3-2(53.6mm,105.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,104.95mm)(54.45mm,104.95mm) on Top Overlay And Pad C3-2(53.6mm,105.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,106.55mm)(54.45mm,106.55mm) on Top Overlay And Pad C3-2(53.6mm,105.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,104.95mm)(51.05mm,106.55mm) on Top Overlay And Pad C3-1(51.9mm,105.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,104.95mm)(54.45mm,104.95mm) on Top Overlay And Pad C3-1(51.9mm,105.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,106.55mm)(54.45mm,106.55mm) on Top Overlay And Pad C3-1(51.9mm,105.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (54.45mm,106.95mm)(54.45mm,108.55mm) on Top Overlay And Pad C4-2(53.6mm,107.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,106.95mm)(54.45mm,106.95mm) on Top Overlay And Pad C4-2(53.6mm,107.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,108.55mm)(54.45mm,108.55mm) on Top Overlay And Pad C4-2(53.6mm,107.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (51.1mm,106.975mm)(51.1mm,107.225mm) on Top Overlay And Pad C4-1(51.9mm,107.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,106.95mm)(51.05mm,108.55mm) on Top Overlay And Pad C4-1(51.9mm,107.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,106.95mm)(54.45mm,106.95mm) on Top Overlay And Pad C4-1(51.9mm,107.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.05mm,108.55mm)(54.45mm,108.55mm) on Top Overlay And Pad C4-1(51.9mm,107.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (54.445mm,118.76mm)(54.445mm,119.64mm) on Top Overlay And Pad C5-2(54mm,119.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (52.555mm,118.76mm)(54.445mm,118.76mm) on Top Overlay And Pad C5-2(54mm,119.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (52.555mm,119.64mm)(54.445mm,119.64mm) on Top Overlay And Pad C5-2(54mm,119.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (52.555mm,118.76mm)(52.555mm,119.64mm) on Top Overlay And Pad C5-1(53mm,119.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (52.555mm,118.76mm)(54.445mm,118.76mm) on Top Overlay And Pad C5-1(53mm,119.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (52.555mm,119.64mm)(54.445mm,119.64mm) on Top Overlay And Pad C5-1(53mm,119.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.75mm,120.05mm)(49.75mm,122.45mm) on Top Overlay And Pad C6-1(48.65mm,121.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.75mm,120.05mm)(49.75mm,120.05mm) on Top Overlay And Pad C6-1(48.65mm,121.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.75mm,122.45mm)(49.75mm,122.45mm) on Top Overlay And Pad C6-1(48.65mm,121.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.75mm,120.05mm)(44.75mm,122.45mm) on Top Overlay And Pad C6-2(45.85mm,121.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.75mm,120.05mm)(49.75mm,120.05mm) on Top Overlay And Pad C6-2(45.85mm,121.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.75mm,122.45mm)(49.75mm,122.45mm) on Top Overlay And Pad C6-2(45.85mm,121.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (37.37mm,115.96mm)(37.37mm,116.84mm) on Top Overlay And Pad C7-2(36.925mm,116.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (35.48mm,115.96mm)(37.37mm,115.96mm) on Top Overlay And Pad C7-2(36.925mm,116.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (35.48mm,116.84mm)(37.37mm,116.84mm) on Top Overlay And Pad C7-2(36.925mm,116.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Track (35.48mm,115.96mm)(35.48mm,116.84mm) on Top Overlay And Pad C7-1(35.925mm,116.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (35.48mm,115.96mm)(37.37mm,115.96mm) on Top Overlay And Pad C7-1(35.925mm,116.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (35.48mm,116.84mm)(37.37mm,116.84mm) on Top Overlay And Pad C7-1(35.925mm,116.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (44.875mm,102.425mm)(44.875mm,103.375mm) on Top Overlay And Pad C9-2(45.65mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.8mm,100.95mm)(48.2mm,100.95mm) on Top Overlay And Pad C9-2(45.65mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (44.875mm,102.425mm)(46.725mm,102.425mm) on Top Overlay And Pad C9-2(45.65mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.8mm,102.55mm)(48.2mm,102.55mm) on Top Overlay And Pad C9-2(45.65mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.8mm,100.95mm)(44.8mm,102.55mm) on Top Overlay And Pad C9-2(45.65mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.2mm,100.95mm)(48.2mm,102.55mm) on Top Overlay And Pad C9-1(47.35mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.8mm,100.95mm)(48.2mm,100.95mm) on Top Overlay And Pad C9-1(47.35mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (44.875mm,102.425mm)(46.725mm,102.425mm) on Top Overlay And Pad C9-1(47.35mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Track (46.725mm,102.425mm)(46.725mm,103.375mm) on Top Overlay And Pad C9-1(47.35mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (44.8mm,102.55mm)(48.2mm,102.55mm) on Top Overlay And Pad C9-1(47.35mm,101.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (52.325mm,101.275mm)(52.325mm,104.675mm) on Top Overlay And Pad C10-2(51.525mm,102.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.725mm,101.275mm)(52.325mm,101.275mm) on Top Overlay And Pad C10-2(51.525mm,102.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.725mm,101.275mm)(50.725mm,104.675mm) on Top Overlay And Pad C10-2(51.525mm,102.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (52.325mm,101.275mm)(52.325mm,104.675mm) on Top Overlay And Pad C10-1(51.525mm,103.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.725mm,104.675mm)(52.325mm,104.675mm) on Top Overlay And Pad C10-1(51.525mm,103.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.725mm,101.275mm)(50.725mm,104.675mm) on Top Overlay And Pad C10-1(51.525mm,103.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.1mm,112.1mm)(48.1mm,113.7mm) on Top Overlay And Pad C11-2(48.95mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.1mm,112.1mm)(51.5mm,112.1mm) on Top Overlay And Pad C11-2(48.95mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.1mm,113.7mm)(51.5mm,113.7mm) on Top Overlay And Pad C11-2(48.95mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (51.5mm,112.1mm)(51.5mm,113.7mm) on Top Overlay And Pad C11-1(50.65mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.1mm,112.1mm)(51.5mm,112.1mm) on Top Overlay And Pad C11-1(50.65mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.1mm,113.7mm)(51.5mm,113.7mm) on Top Overlay And Pad C11-1(50.65mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.7mm,116.25mm)(49.7mm,119.3mm) on Top Overlay And Pad DA1-8(50.8mm,118.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.7mm,116.25mm)(49.7mm,119.3mm) on Top Overlay And Pad DA1-7(50.8mm,118.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.7mm,116.25mm)(49.7mm,119.3mm) on Top Overlay And Pad DA1-6(50.8mm,117.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.7mm,116.25mm)(49.7mm,119.3mm) on Top Overlay And Pad DA1-5(50.8mm,116.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (51.25mm,110mm)(51.25mm,111mm) on Top Overlay And Pad DA2-3(51.85mm,111.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (51.5mm,112.1mm)(51.5mm,113.7mm) on Top Overlay And Pad DA2-3(51.85mm,111.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (51.25mm,111mm)(54.25mm,111mm) on Top Overlay And Pad DA2-3(51.85mm,111.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (48.1mm,112.1mm)(51.5mm,112.1mm) on Top Overlay And Pad DA2-3(51.85mm,111.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Pad DA2-3(51.85mm,111.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (54.25mm,110mm)(54.25mm,111mm) on Top Overlay And Pad DA2-1(53.65mm,111.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (51.25mm,111mm)(54.25mm,111mm) on Top Overlay And Pad DA2-1(53.65mm,111.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (51.05mm,108.55mm)(54.45mm,108.55mm) on Top Overlay And Pad DA2-2(52.75mm,109.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (51.25mm,110mm)(54.25mm,110mm) on Top Overlay And Pad DA2-2(52.75mm,109.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (51.25mm,110mm)(54.25mm,110mm) on Top Overlay And Pad DA2-2(52.75mm,109.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.044mm < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Pad DA2-2(52.75mm,109.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.044mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.725mm,92.575mm)(41.725mm,98.825mm) on Top Overlay And Pad FU1-1(43.6mm,93.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45.475mm,92.575mm)(45.475mm,98.825mm) on Top Overlay And Pad FU1-1(43.6mm,93.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.725mm,92.575mm)(45.475mm,92.575mm) on Top Overlay And Pad FU1-1(43.6mm,93.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.725mm,92.575mm)(41.725mm,98.825mm) on Top Overlay And Pad FU1-2(43.6mm,97.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45.475mm,92.575mm)(45.475mm,98.825mm) on Top Overlay And Pad FU1-2(43.6mm,97.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.725mm,98.825mm)(45.475mm,98.825mm) on Top Overlay And Pad FU1-2(43.6mm,97.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (29.075mm,98.525mm) (29.275mm,98.675mm) on Top Overlay And Pad R2-1(28.9mm,99.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (28.525mm,98.525mm) (28.725mm,98.675mm) on Top Overlay And Pad R2-1(28.9mm,99.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (29.075mm,98.525mm) (29.275mm,98.675mm) on Top Overlay And Pad R2-2(28.9mm,98.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (28.525mm,98.525mm) (28.725mm,98.675mm) on Top Overlay And Pad R2-2(28.9mm,98.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (31.6mm,96.95mm) (31.8mm,97.1mm) on Top Overlay And Pad R3-1(31.2mm,97.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (31.6mm,97.5mm) (31.8mm,97.65mm) on Top Overlay And Pad R3-1(31.2mm,97.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (31.6mm,96.95mm) (31.8mm,97.1mm) on Top Overlay And Pad R3-2(32.2mm,97.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (31.6mm,97.5mm) (31.8mm,97.65mm) on Top Overlay And Pad R3-2(32.2mm,97.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.625mm,99.375mm)(42.975mm,99.375mm) on Top Overlay And Pad R4-2(43.6mm,99.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.625mm,100.025mm)(42.975mm,100.025mm) on Top Overlay And Pad R4-2(43.6mm,99.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.625mm,99.375mm)(42.975mm,99.375mm) on Top Overlay And Pad R4-1(42mm,99.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (42.625mm,100.025mm)(42.975mm,100.025mm) on Top Overlay And Pad R4-1(42mm,99.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49.4mm,110.975mm)(49.75mm,110.975mm) on Top Overlay And Pad R5-2(50.375mm,110.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49.4mm,110.325mm)(49.75mm,110.325mm) on Top Overlay And Pad R5-2(50.375mm,110.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Pad R5-2(50.375mm,110.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49.4mm,110.975mm)(49.75mm,110.975mm) on Top Overlay And Pad R5-1(48.775mm,110.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (49.4mm,110.325mm)(49.75mm,110.325mm) on Top Overlay And Pad R5-1(48.775mm,110.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Pad R5-1(48.775mm,110.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (48.825mm,109.15mm)(49.175mm,109.15mm) on Top Overlay And Pad R6-2(48.2mm,109.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (48.825mm,109.8mm)(49.175mm,109.8mm) on Top Overlay And Pad R6-2(48.2mm,109.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Pad R6-2(48.2mm,109.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (48.825mm,109.15mm)(49.175mm,109.15mm) on Top Overlay And Pad R6-1(49.8mm,109.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (48.825mm,109.8mm)(49.175mm,109.8mm) on Top Overlay And Pad R6-1(49.8mm,109.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Pad R6-1(49.8mm,109.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.225mm,110.575mm)(27.575mm,110.575mm) on Top Overlay And Pad R7-2(26.6mm,110.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.225mm,111.225mm)(27.575mm,111.225mm) on Top Overlay And Pad R7-2(26.6mm,110.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.225mm,110.575mm)(27.575mm,110.575mm) on Top Overlay And Pad R7-1(28.2mm,110.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.225mm,111.225mm)(27.575mm,111.225mm) on Top Overlay And Pad R7-1(28.2mm,110.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (40.25mm,92.775mm) (40.45mm,92.925mm) on Top Overlay And Pad R8-1(39.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (39.6mm,93.6mm)(39.6mm,96.55mm) on Top Overlay And Pad R8-1(39.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (40.25mm,93.325mm) (40.45mm,93.475mm) on Top Overlay And Pad R8-1(39.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (39.6mm,93.6mm)(40.95mm,93.6mm) on Top Overlay And Pad R8-1(39.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad R8-1(39.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (40.25mm,92.775mm) (40.45mm,92.925mm) on Top Overlay And Pad R8-2(40.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (40.25mm,93.325mm) (40.45mm,93.475mm) on Top Overlay And Pad R8-2(40.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (40.95mm,93.6mm)(40.95mm,96.55mm) on Top Overlay And Pad R8-2(40.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (39.6mm,93.6mm)(40.95mm,93.6mm) on Top Overlay And Pad R8-2(40.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad R8-2(40.85mm,93.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (37.925mm,92.825mm) (38.125mm,92.975mm) on Top Overlay And Pad R18-1(37.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Track (37.225mm,93.625mm)(37.225mm,96.575mm) on Top Overlay And Pad R18-1(37.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (37.925mm,93.375mm) (38.125mm,93.525mm) on Top Overlay And Pad R18-1(37.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad R18-1(37.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (37.225mm,93.625mm)(38.575mm,93.625mm) on Top Overlay And Pad R18-1(37.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (37.925mm,92.825mm) (38.125mm,92.975mm) on Top Overlay And Pad R18-2(38.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (37.925mm,93.375mm) (38.125mm,93.525mm) on Top Overlay And Pad R18-2(38.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad R18-2(38.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (37.225mm,93.625mm)(38.575mm,93.625mm) on Top Overlay And Pad R18-2(38.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (38.575mm,93.625mm)(38.575mm,96.575mm) on Top Overlay And Pad R18-2(38.525mm,93.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (35.475mm,92.725mm) (35.675mm,92.875mm) on Top Overlay And Pad R19-1(36.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (35.475mm,93.275mm) (35.675mm,93.425mm) on Top Overlay And Pad R19-1(36.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (34.925mm,93.55mm)(36.275mm,93.55mm) on Top Overlay And Pad R19-1(36.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (36.275mm,93.55mm)(36.275mm,96.5mm) on Top Overlay And Pad R19-1(36.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad R19-1(36.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (35.475mm,92.725mm) (35.675mm,92.875mm) on Top Overlay And Pad R19-2(35.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (35.475mm,93.275mm) (35.675mm,93.425mm) on Top Overlay And Pad R19-2(35.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (34.925mm,93.55mm)(36.275mm,93.55mm) on Top Overlay And Pad R19-2(35.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Track (34.925mm,93.55mm)(34.925mm,96.5mm) on Top Overlay And Pad R19-2(35.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad R19-2(35.075mm,93.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.225mm,112.475mm)(27.575mm,112.475mm) on Top Overlay And Pad R20-2(26.6mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.225mm,113.125mm)(27.575mm,113.125mm) on Top Overlay And Pad R20-2(26.6mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.225mm,112.475mm)(27.575mm,112.475mm) on Top Overlay And Pad R20-1(28.2mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (27.225mm,113.125mm)(27.575mm,113.125mm) on Top Overlay And Pad R20-1(28.2mm,112.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (50.625mm,93.725mm) (50.825mm,93.875mm) on Top Overlay And Pad R12-1(51mm,93.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (51.175mm,93.725mm) (51.375mm,93.875mm) on Top Overlay And Pad R12-1(51mm,93.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (50.625mm,93.725mm) (50.825mm,93.875mm) on Top Overlay And Pad R12-2(51mm,94.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Area Fill (51.175mm,93.725mm) (51.375mm,93.875mm) on Top Overlay And Pad R12-2(51mm,94.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.475mm,96.775mm)(51.475mm,99.25mm) on Top Overlay And Pad VD1-1(52.7mm,95.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (53.925mm,96.775mm)(53.925mm,99.25mm) on Top Overlay And Pad VD1-1(52.7mm,95.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (51.475mm,96.775mm)(53.925mm,96.775mm) on Top Overlay And Pad VD1-1(52.7mm,95.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (52.325mm,101.275mm)(52.325mm,104.675mm) on Top Overlay And Pad VD1-2(52.7mm,100.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (50.725mm,101.275mm)(52.325mm,101.275mm) on Top Overlay And Pad VD1-2(52.7mm,100.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (30.075mm,109.4mm)(30.075mm,111.6mm) on Top Overlay And Pad VD2-4(29.5mm,111.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (30.075mm,109.4mm)(30.075mm,111.6mm) on Top Overlay And Pad VD2-5(29.5mm,110.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (30.075mm,109.4mm)(30.075mm,111.6mm) on Top Overlay And Pad VD2-6(29.5mm,109.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (30.925mm,109.4mm)(30.925mm,111.6mm) on Top Overlay And Pad VD2-2(31.5mm,110.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (30.925mm,109.4mm)(30.925mm,111.6mm) on Top Overlay And Pad VD2-3(31.5mm,111.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Track (31.17mm,109.47mm)(31.83mm,109.47mm) on Top Overlay And Pad VD2-1(31.5mm,109.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (30.925mm,109.4mm)(30.925mm,111.6mm) on Top Overlay And Pad VD2-1(31.5mm,109.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad VD2-1(31.5mm,109.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Track (35.695mm,117.32mm)(35.695mm,117.67mm) on Top Overlay And Pad VD4-1(35.975mm,117.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (36.25mm,117.2mm)(36.6mm,117.2mm) on Top Overlay And Pad VD4-1(35.975mm,117.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (36.25mm,117.8mm)(36.6mm,117.8mm) on Top Overlay And Pad VD4-1(35.975mm,117.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (36.25mm,117.2mm)(36.6mm,117.2mm) on Top Overlay And Pad VD4-2(36.875mm,117.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (36.25mm,117.8mm)(36.6mm,117.8mm) on Top Overlay And Pad VD4-2(36.875mm,117.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.6mm,93.6mm)(39.6mm,96.55mm) on Top Overlay And Pad VD5-1(40.275mm,95.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (40.95mm,93.6mm)(40.95mm,96.55mm) on Top Overlay And Pad VD5-1(40.275mm,95.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.6mm,96.55mm)(40.95mm,96.55mm) on Top Overlay And Pad VD5-1(40.275mm,95.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.6mm,93.6mm)(39.6mm,96.55mm) on Top Overlay And Pad VD5-2(40.275mm,94.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (40.95mm,93.6mm)(40.95mm,96.55mm) on Top Overlay And Pad VD5-2(40.275mm,94.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.6mm,93.6mm)(40.95mm,93.6mm) on Top Overlay And Pad VD5-2(40.275mm,94.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad VD5-2(40.275mm,94.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.225mm,93.625mm)(37.225mm,96.575mm) on Top Overlay And Pad VD6-1(37.9mm,95.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.225mm,96.575mm)(38.575mm,96.575mm) on Top Overlay And Pad VD6-1(37.9mm,95.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (38.575mm,93.625mm)(38.575mm,96.575mm) on Top Overlay And Pad VD6-1(37.9mm,95.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.225mm,93.625mm)(37.225mm,96.575mm) on Top Overlay And Pad VD6-2(37.9mm,94.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad VD6-2(37.9mm,94.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.225mm,93.625mm)(38.575mm,93.625mm) on Top Overlay And Pad VD6-2(37.9mm,94.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (38.575mm,93.625mm)(38.575mm,96.575mm) on Top Overlay And Pad VD6-2(37.9mm,94.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (34.925mm,96.5mm)(36.275mm,96.5mm) on Top Overlay And Pad VD7-1(35.6mm,95.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (34.925mm,93.55mm)(34.925mm,96.5mm) on Top Overlay And Pad VD7-1(35.6mm,95.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (36.275mm,93.55mm)(36.275mm,96.5mm) on Top Overlay And Pad VD7-1(35.6mm,95.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (34.925mm,93.55mm)(36.275mm,93.55mm) on Top Overlay And Pad VD7-2(35.6mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (34.925mm,93.55mm)(34.925mm,96.5mm) on Top Overlay And Pad VD7-2(35.6mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (36.275mm,93.55mm)(36.275mm,96.5mm) on Top Overlay And Pad VD7-2(35.6mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Pad VD7-2(35.6mm,94.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (53.325mm,120.5mm)(53.675mm,120.5mm) on Top Overlay And Pad VD8-1(53.05mm,120.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (53.325mm,119.9mm)(53.675mm,119.9mm) on Top Overlay And Pad VD8-1(53.05mm,120.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Track (52.77mm,120.02mm)(52.77mm,120.37mm) on Top Overlay And Pad VD8-1(53.05mm,120.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (53.325mm,120.5mm)(53.675mm,120.5mm) on Top Overlay And Pad VD8-2(53.95mm,120.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (53.325mm,119.9mm)(53.675mm,119.9mm) on Top Overlay And Pad VD8-2(53.95mm,120.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (52.95mm,93.1mm)(52.95mm,94.525mm) on Top Overlay And Pad VD9-2(52.25mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (52.95mm,93.1mm)(54.85mm,93.1mm) on Top Overlay And Pad VD9-2(52.25mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (52.95mm,94.525mm)(54.85mm,94.525mm) on Top Overlay And Pad VD9-2(52.25mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (52.95mm,93.1mm)(54.85mm,93.1mm) on Top Overlay And Pad VD9-1(55.55mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (52.95mm,94.525mm)(54.85mm,94.525mm) on Top Overlay And Pad VD9-1(55.55mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (54.85mm,93.1mm)(54.85mm,94.525mm) on Top Overlay And Pad VD9-1(55.55mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (50.9mm,97.9mm)(50.9mm,98.9mm) on Top Overlay And Pad VT1-3(50.3mm,97.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (47.9mm,97.9mm)(50.9mm,97.9mm) on Top Overlay And Pad VT1-3(50.3mm,97.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (47.9mm,97.9mm)(47.9mm,98.9mm) on Top Overlay And Pad VT1-1(48.5mm,97.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (47.9mm,97.9mm)(50.9mm,97.9mm) on Top Overlay And Pad VT1-1(48.5mm,97.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (47.9mm,98.9mm)(50.9mm,98.9mm) on Top Overlay And Pad VT1-2(49.4mm,99.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (47.9mm,98.9mm)(50.9mm,98.9mm) on Top Overlay And Pad VT1-2(49.4mm,99.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (47.6mm,96.2mm)(48.6mm,96.2mm) on Top Overlay And Pad VT2-3(49.3mm,95.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (48.6mm,93.2mm)(48.6mm,96.2mm) on Top Overlay And Pad VT2-3(49.3mm,95.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (47.6mm,93.2mm)(48.6mm,93.2mm) on Top Overlay And Pad VT2-1(49.3mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (48.6mm,93.2mm)(48.6mm,96.2mm) on Top Overlay And Pad VT2-1(49.3mm,93.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (47.6mm,93.2mm)(47.6mm,96.2mm) on Top Overlay And Pad VT2-2(46.9mm,94.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (47.6mm,93.2mm)(47.6mm,96.2mm) on Top Overlay And Pad VT2-2(46.9mm,94.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (25.511mm,91.621mm)(25.511mm,91.835mm) on Top Overlay And Pad X2-6(26.588mm,93.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (25.511mm,94.345mm)(25.511mm,96.348mm) on Top Overlay And Pad X2-6(26.588mm,93.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Track (25.511mm,96.348mm)(26.021mm,96.348mm) on Top Overlay And Pad X2-6(27.038mm,95.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Track (33.49mm,91.621mm)(33.49mm,91.835mm) on Top Overlay And Pad X2-6(32.412mm,93.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Track (33.49mm,94.347mm)(33.49mm,96.35mm) on Top Overlay And Pad X2-6(32.412mm,93.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Track (32.98mm,96.35mm)(33.49mm,96.35mm) on Top Overlay And Pad X2-6(31.962mm,95.37mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.25mm,102.6mm)(50.25mm,103.4mm) on Top Overlay And Pad ZQ2-2(49.5mm,101.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.75mm,102.6mm)(48.75mm,103.4mm) on Top Overlay And Pad ZQ2-2(49.5mm,101.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Track (50.725mm,101.275mm)(52.325mm,101.275mm) on Top Overlay And Pad ZQ2-2(49.5mm,101.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (50.725mm,101.275mm)(50.725mm,104.675mm) on Top Overlay And Pad ZQ2-2(49.5mm,101.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (50.25mm,102.6mm)(50.25mm,103.4mm) on Top Overlay And Pad ZQ2-1(49.5mm,104.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (48.75mm,102.6mm)(48.75mm,103.4mm) on Top Overlay And Pad ZQ2-1(49.5mm,104.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (50.725mm,104.675mm)(52.325mm,104.675mm) on Top Overlay And Pad ZQ2-1(49.5mm,104.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (45.056mm,104.217mm) on Top Overlay And Pad ZQ2-1(49.5mm,104.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (50.725mm,101.275mm)(50.725mm,104.675mm) on Top Overlay And Pad ZQ2-1(49.5mm,104.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (53.525mm,117.675mm)(53.875mm,117.675mm) on Top Overlay And Pad C8-1(52.9mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (53.525mm,118.325mm)(53.875mm,118.325mm) on Top Overlay And Pad C8-1(52.9mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (53.525mm,117.675mm)(53.875mm,117.675mm) on Top Overlay And Pad C8-2(54.5mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (53.525mm,118.325mm)(53.875mm,118.325mm) on Top Overlay And Pad C8-2(54.5mm,118mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (46.3mm,122.8mm)(46.3mm,124.225mm) on Top Overlay And Pad VD3-2(45.6mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (46.3mm,122.8mm)(48.2mm,122.8mm) on Top Overlay And Pad VD3-2(45.6mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (46.3mm,124.225mm)(48.2mm,124.225mm) on Top Overlay And Pad VD3-2(45.6mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (44.75mm,122.45mm)(49.75mm,122.45mm) on Top Overlay And Pad VD3-2(45.6mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (48.2mm,122.8mm)(48.2mm,124.225mm) on Top Overlay And Pad VD3-1(48.9mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (46.3mm,122.8mm)(48.2mm,122.8mm) on Top Overlay And Pad VD3-1(48.9mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (46.3mm,124.225mm)(48.2mm,124.225mm) on Top Overlay And Pad VD3-1(48.9mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (44.75mm,122.45mm)(49.75mm,122.45mm) on Top Overlay And Pad VD3-1(48.9mm,123.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (44.875mm,102.425mm)(44.875mm,103.375mm) on Top Overlay And Pad R10-2(45.3mm,102.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (44.875mm,102.425mm)(46.725mm,102.425mm) on Top Overlay And Pad R10-2(45.3mm,102.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (44.875mm,103.375mm)(46.725mm,103.375mm) on Top Overlay And Pad R10-2(45.3mm,102.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.8mm,102.55mm)(48.2mm,102.55mm) on Top Overlay And Pad R10-2(45.3mm,102.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Track (44.8mm,100.95mm)(44.8mm,102.55mm) on Top Overlay And Pad R10-2(45.3mm,102.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (44.875mm,102.425mm)(46.725mm,102.425mm) on Top Overlay And Pad R10-1(46.3mm,102.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (44.875mm,103.375mm)(46.725mm,103.375mm) on Top Overlay And Pad R10-1(46.3mm,102.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.725mm,102.425mm)(46.725mm,103.375mm) on Top Overlay And Pad R10-1(46.3mm,102.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (44.8mm,102.55mm)(48.2mm,102.55mm) on Top Overlay And Pad R10-1(46.3mm,102.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (40.25mm,126.025mm)(40.25mm,126.375mm) on Top Overlay And Pad VD10-1(40.55mm,125.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (40.85mm,126.025mm)(40.85mm,126.375mm) on Top Overlay And Pad VD10-1(40.55mm,125.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Track (40.38mm,125.47mm)(40.73mm,125.47mm) on Top Overlay And Pad VD10-1(40.55mm,125.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Text "X6" (37.75mm,126.053mm) on Top Overlay And Pad VD10-1(40.55mm,125.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (40.25mm,126.025mm)(40.25mm,126.375mm) on Top Overlay And Pad VD10-2(40.55mm,126.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Track (40.85mm,126.025mm)(40.85mm,126.375mm) on Top Overlay And Pad VD10-2(40.55mm,126.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "X6" (37.75mm,126.053mm) on Top Overlay And Pad VD10-2(40.55mm,126.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Text "R10" (45.056mm,104.217mm) on Top Overlay And Pad U1-3(45.8mm,106.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (45.056mm,104.217mm) on Top Overlay And Pad U1-2(45.8mm,105.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (45.056mm,104.217mm) on Top Overlay And Pad U1-1(45.8mm,105.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (27.675mm,94.9mm)(27.675mm,125.225mm) on Bottom Overlay And Pad X1-Mount(26.35mm,98.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (55.325mm,94.9mm)(55.325mm,125.225mm) on Bottom Overlay And Pad X1-GND(56.65mm,98.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (27.675mm,125.225mm)(55.325mm,125.225mm) on Bottom Overlay And Pad X1-GND(38.04mm,126.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (27.675mm,125.225mm)(55.325mm,125.225mm) on Bottom Overlay And Pad X1-CD(53.02mm,126.4mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
Rule Violations :302

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (45.056mm,104.217mm) on Top Overlay And Arc (45.8mm,104.55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Track (51.25mm,110mm)(54.25mm,110mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Track (51.25mm,110mm)(51.25mm,111mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Track (51.25mm,111mm)(54.25mm,111mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Track (51.25mm,110mm)(54.25mm,110mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Track (49.4mm,110.325mm)(49.75mm,110.325mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Track (49.4mm,110.975mm)(49.75mm,110.975mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ZQ1" (48.514mm,109.753mm) on Top Overlay And Track (48.825mm,109.8mm)(49.175mm,109.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "X6" (37.75mm,126.053mm) on Top Overlay And Track (40.25mm,126.025mm)(40.25mm,126.375mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :9

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InxSignalClass('xSignals_U1_Passives_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InxSignalClass('xSignals_U1_Passives_X2_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InxSignalClass('xSignals_U1_ZQ2_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InxSignalClass('xSignals_U1_X2_MatchLengthsClass'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 424
Time Elapsed        : 00:00:02