0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/32 bit adder/32 bit adder.sim/sim_1/synth/timing/xsim/adder_tb_time_synth.v,1556004564,verilog,C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/32 bit adder/32 bit adder.srcs/sim_1/new/Adder32Bit_TB.vhd,,,\Adder32Bit\,,,,,,,,
C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/32 bit adder/32 bit adder.srcs/sim_1/new/Adder32Bit_TB.vhd,1555985280,vhdl,,,,adder_tb,,,,,,,,
