<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myip_AXI4_Lite_Master</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_AXI4_Lite_Master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f75af86d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_AXI4_Lite_Master_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f75af86d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>63aae46b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>c_m00_mode</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_m00_off_mem_addra</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_m00_off_mem_addrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_m00_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM&apos;))) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_m00_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM&apos;))) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_txn_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_inst_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
        <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
        <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myip_AXI4_Lite_Master_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_AXI4_Lite_Master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9ce1e857</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myip_AXI4_Lite_Master_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_AXI4_Lite_Master_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myip_AXI4_Lite_Master_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_63aae46b</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI address bus. 
    // The master generates the read and write addresses of width specified as C_M_AXI_ADDR_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of M_AXI data bus. 
    // The master issues write data and accept read data where the width of the data bus is C_M_AXI_DATA_WIDTH</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>C M00 AXI TRANSACTIONS NUM</spirit:displayName>
      <spirit:description>Transaction number is the number of write 
    // and read transactions the master will perform as a part of this example memory test.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TRANSACTIONS_NUM" spirit:order="7" spirit:minimum="1" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myip_AXI4_Lite_Master_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myip_AXI4_Lite_Master_v1.0</xilinx:displayName>
      <xilinx:coreRevision>26</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-21T04:44:20Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e489416_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9fc7e1_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7ec3c4_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55121820_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a6b856_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4466cff0_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff294cb_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df55622_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd270f1_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f4aef5_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c24c86_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274f4115_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59960b50_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7081416f_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555007db_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232d13cb_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74af946c_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d9b89e_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6965611a_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3b6a55_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364d2bae_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f93397d_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48589f56_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe17534_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102e4a96_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5f938_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4844aa_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4415a829_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5057e1e7_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7781b970_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59164e0b_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40aa6846_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8813bd_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774338ef_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5051b1b8_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317d52c8_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209faba_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5604fc77_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547bdd7a_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68655ee1_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2bd341_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dac79a0_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5d1b88_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f53d128_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e106bb_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2639ff48_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9196ccc_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486178f1_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ce51d8_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cae9b1_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b47519_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47167ea7_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93e70bc_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5366bc3a_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755b69b9_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a53013b_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d1704e_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ba50a7_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61891494_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f051cf5_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61edba00_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ce1ae0_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41aa6461_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1123fc00_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1aa8ee_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f731956_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fadaca_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c93099_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2c884_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1661d888_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56532f90_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c34b2b6_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d761236_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f01139e_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cdb233_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eed6bf9_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5fc053_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6ae926_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7632c9_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1c26bd_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434f40a_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791fcd5e_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452a0b15_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eaf2c4_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5428ded0_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef24de8_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5f14b_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0d8c15_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132856c2_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa55217_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41eae353_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd9760a_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f34ebe_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3a18db_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e256477_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c1b258_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54544fac_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20352767_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f349a3_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce95455_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368e843f_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212b5924_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6317cb8_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670181ca_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dc4ed2_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdb7a12_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8a6240_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62654ee4_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3043d83b_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13126364_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ce9c13_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7715ee_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1026f431_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1273f25a_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf19a8_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fdc053_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b17a6e_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4481dc70_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1326e160_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3b72db_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701d0f85_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578b0190_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0550c7_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf857f5_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678bbb0_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f58ca8_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6644cd8d_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5186650d_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62951644_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2badd68e_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c97331d_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7024bf7b_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189d789a_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19445cc5_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739e2d45_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7c5e84_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddbea3a_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd93b92_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44341942_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd64924_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec11adb_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685b7259_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518d2e21_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102d1a8c_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d48aaec_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca687_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1611f60e_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49653cf0_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37efd9fc_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef9d768_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21956de5_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed14799_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57123185_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4538a2_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606beda7_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcfecfc_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661baf93_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c172e0c_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc69af2_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f49fd1_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3e4f28_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b404ae_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a488858_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446d3784_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23078f83_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ad8045_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69623595_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e80603_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b874aad_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54433410_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dadeb64_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242404a2_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d77b395_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb82402_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee7a3ee_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b57e35d_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399133af_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59aba5f6_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75abacdb_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1322f9_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1b8046_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6b3344_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d8b121_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9539a8_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5a128b_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7c628a_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ad2d10_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655156ca_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd55f04_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c03657d_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de7180b_ARCHIVE_LOCATION">c:/Users/DICE/ip_repo/myip_AXI4_Lite_Master_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="188e99b4"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="55bfeea0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1e3533af"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4bd1ce47"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f279a53f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d4f3e5f2"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
