[11/29 21:03:13      0s] 
[11/29 21:03:13      0s] Cadence Innovus(TM) Implementation System.
[11/29 21:03:13      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/29 21:03:13      0s] 
[11/29 21:03:13      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[11/29 21:03:13      0s] Options:	
[11/29 21:03:13      0s] Date:		Thu Nov 29 21:03:13 2018
[11/29 21:03:13      0s] Host:		lab2-33.eng.utah.edu (x86_64 w/Linux 3.10.0-862.14.4.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz 8192KB)
[11/29 21:03:13      0s] OS:		Red Hat Enterprise Linux Server release 7.5 (Maipo)
[11/29 21:03:13      0s] 
[11/29 21:03:13      0s] License:
[11/29 21:03:13      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[11/29 21:03:13      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/29 21:03:22      7s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[11/29 21:03:22      7s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[11/29 21:03:22      7s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[11/29 21:03:22      7s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[11/29 21:03:22      7s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[11/29 21:03:22      7s] @(#)CDS: CPE v17.11-s095
[11/29 21:03:22      7s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[11/29 21:03:22      7s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[11/29 21:03:22      7s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/29 21:03:22      7s] @(#)CDS: RCDB 11.10
[11/29 21:03:22      7s] --- Running on lab2-33.eng.utah.edu (x86_64 w/Linux 3.10.0-862.14.4.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4790 CPU @ 3.60GHz 8192KB) ---
[11/29 21:03:22      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_13126_lab2-33.eng.utah.edu_karmondy_3q6xsD.

[11/29 21:03:22      7s] Change the soft stacksize limit to 0.2%RAM (47 mbytes). Set global soft_stack_size_limit to change the value.
[11/29 21:03:22      7s] 
[11/29 21:03:22      7s] **INFO:  MMMC transition support version v31-84 
[11/29 21:03:22      7s] 
[11/29 21:03:22      7s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/29 21:03:22      7s] <CMD> suppressMessage ENCEXT-2799
[11/29 21:03:22      7s] <CMD> getDrawView
[11/29 21:03:22      7s] <CMD> loadWorkspace -name Physical
[11/29 21:03:22      7s] <CMD> win
[11/29 21:03:38      9s] <CMD> set init_gnd_net VSS
[11/29 21:03:38      9s] <CMD> set init_pwr_net VDD
[11/29 21:03:38      9s] <CMD> set init_top_cell snake_top_top
[11/29 21:03:38      9s] <CMD> set init_verilog ../HDL/GATE/snake_top_mapped.v
[11/29 21:03:38      9s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef}
[11/29 21:03:38      9s] <CMD> set init_mmmc_file CONF/design.view
[11/29 21:03:40      9s] <CMD> init_design
[11/29 21:03:40      9s] #% Begin Load MMMC data ... (date=11/29 21:03:40, mem=456.4M)
[11/29 21:03:40      9s] #% End Load MMMC data ... (date=11/29 21:03:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=456.4M, current mem=456.2M)
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[11/29 21:03:40      9s] Set DBUPerIGU to M2 pitch 1120.
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_ana' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_ana' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'MUX2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-200' for more detail.
[11/29 21:03:40      9s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/29 21:03:40      9s] To increase the message display limit, refer to the product command reference manual.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'INVX8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'INVX4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'INVX32' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'INVX2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'INVX16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'INVX1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/29 21:03:40      9s] Type 'man IMPLF-201' for more detail.
[11/29 21:03:40      9s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/29 21:03:40      9s] To increase the message display limit, refer to the product command reference manual.
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] viaInitial starts at Thu Nov 29 21:03:40 2018
viaInitial ends at Thu Nov 29 21:03:40 2018
Loading view definition file from CONF/design.view
[11/29 21:03:40      9s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'BUFX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFFQBX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQQBX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFFQQBX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQSRX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX16' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX2' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX32' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX4' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'INVX8' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'MUX2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'NAND2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'NAND3X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'NOR2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'OR2X1' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'Z' of cell 'TIE0' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'TIE0' is not defined in the library. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/29 21:03:40      9s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] Read 21 cells in library 'sclib_tsmc180_ss' 
[11/29 21:03:40      9s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[11/29 21:03:40      9s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/29 21:03:40      9s] Read 6 cells in library 'padlib_tsmc180_ss' 
[11/29 21:03:40      9s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[11/29 21:03:40      9s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[11/29 21:03:40      9s] Read 21 cells in library 'sclib_tsmc180_ff' 
[11/29 21:03:40      9s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[11/29 21:03:40      9s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/29 21:03:40      9s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/29 21:03:40      9s] Read 6 cells in library 'padlib_tsmc180_ff' 
[11/29 21:03:40      9s] *** End library_loading (cpu=0.00min, real=0.00min, mem=7.9M, fe_cpu=0.15min, fe_real=0.45min, fe_mem=518.2M) ***
[11/29 21:03:40      9s] #% Begin Load netlist data ... (date=11/29 21:03:40, mem=494.5M)
[11/29 21:03:40      9s] *** Begin netlist parsing (mem=518.2M) ***
[11/29 21:03:40      9s] Created 27 new cells from 4 timing libraries.
[11/29 21:03:40      9s] Reading netlist ...
[11/29 21:03:40      9s] Backslashed names will retain backslash and a trailing blank character.
[11/29 21:03:40      9s] Reading verilog netlist '../HDL/GATE/snake_top_mapped.v'
[11/29 21:03:40      9s] **WARN: (IMPVL-346):	Module '\**FFGEN** ' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/29 21:03:40      9s] Type 'man IMPVL-346' for more detail.
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] *** Memory Usage v#1 (Current mem = 522.227M, initial mem = 187.676M) ***
[11/29 21:03:40      9s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=522.2M) ***
[11/29 21:03:40      9s] #% End Load netlist data ... (date=11/29 21:03:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=494.5M, current mem=473.4M)
[11/29 21:03:40      9s] Set top cell to snake_top_top.
[11/29 21:03:40      9s] Hooked 54 DB cells to tlib cells.
[11/29 21:03:40      9s] **WARN: (IMPDB-2504):	Cell '\**FFGEN** ' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/29 21:03:40      9s] Cell '\**FFGEN** ' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell '\**FFGEN** ' as output for net 'n2551' in module 'Snake'.
[11/29 21:03:40      9s] Cell '\**FFGEN** ' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell '\**FFGEN** ' as output for net 'n1' in module 'Snake'.
[11/29 21:03:40      9s] 1 empty module found.
[11/29 21:03:40      9s] Starting recursive module instantiation check.
[11/29 21:03:40      9s] No recursion found.
[11/29 21:03:40      9s] Term dir updated for 0 vinsts of 1 cells.
[11/29 21:03:40      9s] Building hierarchical netlist for Cell snake_top_top ...
[11/29 21:03:40      9s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[11/29 21:03:40      9s] *** Netlist is NOT unique.
[11/29 21:03:40      9s] ** info: there are 83 modules.
[11/29 21:03:40      9s] ** info: there are 7785 stdCell insts.
[11/29 21:03:40      9s] ** info: there are 39 Pad insts.
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] *** Memory Usage v#1 (Current mem = 556.648M, initial mem = 187.676M) ***
[11/29 21:03:40      9s] Initializing I/O assignment ...
[11/29 21:03:40      9s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[11/29 21:03:40      9s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/29 21:03:40      9s] Type 'man IMPFP-3961' for more detail.
[11/29 21:03:40      9s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/29 21:03:40      9s] Type 'man IMPFP-3961' for more detail.
[11/29 21:03:40      9s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/29 21:03:40      9s] Set Default Net Delay as 1000 ps.
[11/29 21:03:40      9s] Set Default Net Load as 0.5 pF. 
[11/29 21:03:40      9s] Set Default Input Pin Transition as 0.1 ps.
[11/29 21:03:40      9s] Extraction setup Delayed 
[11/29 21:03:40      9s] *Info: initialize multi-corner CTS.
[11/29 21:03:40      9s] Reading timing constraints file '../synopsys_dc/SDC/snake_top_mapped.sdc' ...
[11/29 21:03:40      9s] Current (total cpu=0:00:09.5, real=0:00:27.0, peak res=605.9M, current mem=605.9M)
[11/29 21:03:40      9s] INFO (CTE): Constraints read successfully.
[11/29 21:03:40      9s] WARNING (CTE-25): Line: 9 of File ../synopsys_dc/SDC/snake_top_mapped.sdc : Skipped unsupported command: set_max_area
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] WARNING (CTE-25): Line: 8 of File ../synopsys_dc/SDC/snake_top_mapped.sdc : Skipped unsupported command: set_units
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=613.2M, current mem=613.2M)
[11/29 21:03:40      9s] Current (total cpu=0:00:09.6, real=0:00:27.0, peak res=613.2M, current mem=613.2M)
[11/29 21:03:40      9s] Creating Cell Server ...(0, 1, 1, 1)
[11/29 21:03:40      9s] Summary for sequential cells identification: 
[11/29 21:03:40      9s]   Identified SBFF number: 4
[11/29 21:03:40      9s]   Identified MBFF number: 0
[11/29 21:03:40      9s]   Identified SB Latch number: 0
[11/29 21:03:40      9s]   Identified MB Latch number: 0
[11/29 21:03:40      9s]   Not identified SBFF number: 0
[11/29 21:03:40      9s]   Not identified MBFF number: 0
[11/29 21:03:40      9s]   Not identified SB Latch number: 0
[11/29 21:03:40      9s]   Not identified MB Latch number: 0
[11/29 21:03:40      9s]   Number of sequential cells which are not FFs: 0
[11/29 21:03:40      9s] Total number of combinational cells: 17
[11/29 21:03:40      9s] Total number of sequential cells: 4
[11/29 21:03:40      9s] Total number of tristate cells: 0
[11/29 21:03:40      9s] Total number of level shifter cells: 0
[11/29 21:03:40      9s] Total number of power gating cells: 0
[11/29 21:03:40      9s] Total number of isolation cells: 0
[11/29 21:03:40      9s] Total number of power switch cells: 0
[11/29 21:03:40      9s] Total number of pulse generator cells: 0
[11/29 21:03:40      9s] Total number of always on buffers: 0
[11/29 21:03:40      9s] Total number of retention cells: 0
[11/29 21:03:40      9s] List of usable buffers: BUFX1
[11/29 21:03:40      9s] Total number of usable buffers: 1
[11/29 21:03:40      9s] List of unusable buffers:
[11/29 21:03:40      9s] Total number of unusable buffers: 0
[11/29 21:03:40      9s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[11/29 21:03:40      9s] Total number of usable inverters: 6
[11/29 21:03:40      9s] List of unusable inverters:
[11/29 21:03:40      9s] Total number of unusable inverters: 0
[11/29 21:03:40      9s] List of identified usable delay cells:
[11/29 21:03:40      9s] Total number of identified usable delay cells: 0
[11/29 21:03:40      9s] List of identified unusable delay cells:
[11/29 21:03:40      9s] Total number of identified unusable delay cells: 0
[11/29 21:03:40      9s] Creating Cell Server, finished. 
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/29 21:03:40      9s] Deleting Cell Server ...
[11/29 21:03:40      9s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/29 21:03:40      9s] Type 'man IMPSYC-2' for more detail.
[11/29 21:03:40      9s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[11/29 21:03:40      9s] Extraction setup Started 
[11/29 21:03:40      9s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/29 21:03:40      9s] Reading Capacitance Table File /research/ece/lnis-teaching/5710_6710/DesignKit/backend/stclib/7-track/tcb018gbwp7t_290a_FE/sef/techfiles/captable/t018lo_1p6m_typical.captable ...
[11/29 21:03:40      9s] Reading Capacitance Table File /research/ece/lnis-teaching/5710_6710/DesignKit/backend/stclib/7-track/tcb018gbwp7t_290a_FE/sef/techfiles/captable/t018lo_1p6m_typical.captable ...
[11/29 21:03:40      9s] Importing multi-corner RC tables ... 
[11/29 21:03:40      9s] Summary of Active RC-Corners : 
[11/29 21:03:40      9s]  
[11/29 21:03:40      9s]  Analysis View: wc
[11/29 21:03:40      9s]     RC-Corner Name        : wc
[11/29 21:03:40      9s]     RC-Corner Index       : 0
[11/29 21:03:40      9s]     RC-Corner Temperature : 25 Celsius
[11/29 21:03:40      9s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/5710_6710/DesignKit/backend/stclib/7-track/tcb018gbwp7t_290a_FE/sef/techfiles/captable/t018lo_1p6m_typical.captable'
[11/29 21:03:40      9s]     RC-Corner PreRoute Res Factor         : 1
[11/29 21:03:40      9s]     RC-Corner PreRoute Cap Factor         : 1
[11/29 21:03:40      9s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/29 21:03:40      9s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/29 21:03:40      9s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/29 21:03:40      9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/29 21:03:40      9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/29 21:03:40      9s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/29 21:03:40      9s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/29 21:03:40      9s]  
[11/29 21:03:40      9s]  Analysis View: bc
[11/29 21:03:40      9s]     RC-Corner Name        : bc
[11/29 21:03:40      9s]     RC-Corner Index       : 1
[11/29 21:03:40      9s]     RC-Corner Temperature : 25 Celsius
[11/29 21:03:40      9s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/5710_6710/DesignKit/backend/stclib/7-track/tcb018gbwp7t_290a_FE/sef/techfiles/captable/t018lo_1p6m_typical.captable'
[11/29 21:03:40      9s]     RC-Corner PreRoute Res Factor         : 1
[11/29 21:03:40      9s]     RC-Corner PreRoute Cap Factor         : 1
[11/29 21:03:40      9s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/29 21:03:40      9s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/29 21:03:40      9s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/29 21:03:40      9s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/29 21:03:40      9s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/29 21:03:40      9s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/29 21:03:40      9s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/29 21:03:40      9s] 
[11/29 21:03:40      9s] *** Summary of all messages that are not suppressed in this session:
[11/29 21:03:40      9s] Severity  ID               Count  Summary                                  
[11/29 21:03:40      9s] WARNING   IMPLF-200           41  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/29 21:03:40      9s] WARNING   IMPLF-201           27  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/29 21:03:40      9s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/29 21:03:40      9s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[11/29 21:03:40      9s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[11/29 21:03:40      9s] WARNING   IMPDB-2504           1  Cell '%s' is instantiated in the Verilog...
[11/29 21:03:40      9s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[11/29 21:03:40      9s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[11/29 21:03:40      9s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/29 21:03:40      9s] *** Message Summary: 102 warning(s), 0 error(s)
[11/29 21:03:40      9s] 
[11/29 21:04:03     11s] <CMD> set init_design_uniquify 1
[11/29 21:04:16     12s] <CMD> floorPlan -site core7T -r 1.0 0.50 12 12 12 12
[11/29 21:04:16     12s] Adjusting Core to Left to: 12.6400. Core to Bottom to: 12.6400.
[11/29 21:04:16     12s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/29 21:04:16     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/29 21:04:16     12s] <CMD> fit
[11/29 21:04:16     12s] <CMD> saveDesign DBS/snake_top-fplan.enc
[11/29 21:04:16     12s] #% Begin save design ... (date=11/29 21:04:16, mem=717.4M)
[11/29 21:04:16     12s] % Begin Save netlist data ... (date=11/29 21:04:16, mem=718.1M)
[11/29 21:04:16     12s] Writing Binary DB to DBS/snake_top-fplan.enc.dat.tmp/snake_top_top.v.bin in single-threaded mode...
[11/29 21:04:16     12s] % End Save netlist data ... (date=11/29 21:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.4M, current mem=720.4M)
[11/29 21:04:16     12s] % Begin Save AAE data ... (date=11/29 21:04:16, mem=720.4M)
[11/29 21:04:16     12s] Saving AAE Data ...
[11/29 21:04:16     12s] % End Save AAE data ... (date=11/29 21:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.4M, current mem=720.4M)
[11/29 21:04:16     12s] % Begin Save clock tree data ... (date=11/29 21:04:16, mem=720.8M)
[11/29 21:04:16     12s] % End Save clock tree data ... (date=11/29 21:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.8M, current mem=720.8M)
[11/29 21:04:16     12s] Saving preference file DBS/snake_top-fplan.enc.dat.tmp/gui.pref.tcl ...
[11/29 21:04:16     12s] Saving mode setting ...
[11/29 21:04:16     12s] Saving global file ...
[11/29 21:04:16     12s] % Begin Save floorplan data ... (date=11/29 21:04:16, mem=721.0M)
[11/29 21:04:16     12s] Saving floorplan file ...
[11/29 21:04:16     12s] % End Save floorplan data ... (date=11/29 21:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.0M, current mem=721.0M)
[11/29 21:04:16     12s] Saving Drc markers ...
[11/29 21:04:16     12s] ... No Drc file written since there is no markers found.
[11/29 21:04:16     12s] % Begin Save placement data ... (date=11/29 21:04:16, mem=721.1M)
[11/29 21:04:16     12s] ** Saving stdCellPlacement_binary (version# 1) ...
[11/29 21:04:16     12s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=819.5M) ***
[11/29 21:04:16     12s] % End Save placement data ... (date=11/29 21:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.3M, current mem=721.3M)
[11/29 21:04:16     12s] % Begin Save routing data ... (date=11/29 21:04:16, mem=721.3M)
[11/29 21:04:16     12s] Saving route file ...
[11/29 21:04:16     12s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=819.5M) ***
[11/29 21:04:16     12s] % End Save routing data ... (date=11/29 21:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=722.2M, current mem=722.2M)
[11/29 21:04:16     12s] Saving property file DBS/snake_top-fplan.enc.dat.tmp/snake_top_top.prop
[11/29 21:04:16     12s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=819.5M) ***
[11/29 21:04:16     12s] % Begin Save power constraints data ... (date=11/29 21:04:16, mem=724.4M)
[11/29 21:04:16     12s] % End Save power constraints data ... (date=11/29 21:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=724.5M, current mem=724.5M)
[11/29 21:04:16     12s] Generated self-contained design snake_top-fplan.enc.dat.tmp
[11/29 21:04:16     12s] #% End save design ... (date=11/29 21:04:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=724.8M, current mem=724.8M)
[11/29 21:04:16     12s] *** Message Summary: 0 warning(s), 0 error(s)
[11/29 21:04:16     12s] 
[11/29 21:04:16     12s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[11/29 21:04:16     12s] 7820 new pwr-pin connections were made to global net 'VDD'.
[11/29 21:04:16     12s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[11/29 21:04:16     12s] 7820 new gnd-pin connections were made to global net 'VSS'.
[11/29 21:04:16     12s] <CMD> globalNetConnect VDD -type tiehi
[11/29 21:04:16     12s] <CMD> globalNetConnect VSS -type tielo
[11/29 21:04:16     12s] <CMD> loadIoFile SCRIPTS/place_io.io
[11/29 21:04:16     12s] Reading IO assignment file "SCRIPTS/place_io.io" ...
[11/29 21:04:16     12s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[11/29 21:04:16     12s] Added 8 of filler cell 'pad_fill_32' on top side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[11/29 21:04:16     12s] Added 4 of filler cell 'pad_fill_16' on top side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[11/29 21:04:16     12s] Added 4 of filler cell 'pad_fill_8' on top side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_4' on top side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[11/29 21:04:16     12s] Added 4 of filler cell 'pad_fill_2' on top side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_1' on top side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_01' on top side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_005' on top side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_32' on bottom side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_16' on bottom side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_8' on bottom side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_4' on bottom side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_2' on bottom side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_1' on bottom side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_01' on bottom side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_005' on bottom side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_32' on right side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_16' on right side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_8' on right side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_4' on right side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_2' on right side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_1' on right side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_01' on right side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_005' on right side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_32' on left side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_16' on left side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[11/29 21:04:16     12s] Added 10 of filler cell 'pad_fill_8' on left side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_4' on left side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_2' on left side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[11/29 21:04:16     12s] Added 10 of filler cell 'pad_fill_1' on left side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_01' on left side.
[11/29 21:04:16     12s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[11/29 21:04:16     12s] Added 0 of filler cell 'pad_fill_005' on left side.
[11/29 21:04:16     12s] <CMD> deleteAllPowerPreroutes
[11/29 21:04:16     12s] <CMD> addRing -type core_rings -follow core -nets {VSS VDD} -center 1 -width 3.0 -spacing 2 -layer {top METAL1 bottom METAL1 left METAL2 right METAL2} -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[11/29 21:04:16     12s] 
[11/29 21:04:16     12s] Ring generation is complete.
[11/29 21:04:16     12s] vias are now being generated.
[11/29 21:04:16     12s] addRing created 8 wires.
[11/29 21:04:16     12s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/29 21:04:16     12s] +--------+----------------+----------------+
[11/29 21:04:16     12s] |  Layer |     Created    |     Deleted    |
[11/29 21:04:16     12s] +--------+----------------+----------------+
[11/29 21:04:16     12s] | METAL1 |        4       |       NA       |
[11/29 21:04:16     12s] |  VIA12 |        8       |        0       |
[11/29 21:04:16     12s] | METAL2 |        4       |       NA       |
[11/29 21:04:16     12s] +--------+----------------+----------------+
[11/29 21:04:16     12s] <CMD> sroute -connect { padPin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -padPinLayerRange { METAL3(3) METAL3(3) } -allowJogging 0 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets {VSS VDD} -allowLayerChange 0 -targetViaLayerRange { METAL1(1) METAL6(6) }
[11/29 21:04:16     12s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[11/29 21:04:16     12s] *** Begin SPECIAL ROUTE on Thu Nov 29 21:04:16 2018 ***
[11/29 21:04:16     12s] SPECIAL ROUTE ran on directory: /home/karmondy/VLSIProject/innovus
[11/29 21:04:16     12s] SPECIAL ROUTE ran on machine: lab2-33.eng.utah.edu (Linux 3.10.0-862.14.4.el7.x86_64 x86_64 3.98Ghz)
[11/29 21:04:16     12s] 
[11/29 21:04:16     12s] Begin option processing ...
[11/29 21:04:16     12s] srouteConnectPowerBump set to false
[11/29 21:04:16     12s] routeSelectNet set to "VSS VDD"
[11/29 21:04:16     12s] routeSpecial set to true
[11/29 21:04:16     12s] srouteBottomLayerLimit set to 1
[11/29 21:04:16     12s] srouteBottomTargetLayerLimit set to 1
[11/29 21:04:16     12s] srouteConnectBlockPin set to false
[11/29 21:04:16     12s] srouteConnectConverterPin set to false
[11/29 21:04:16     12s] srouteConnectCorePin set to false
[11/29 21:04:16     12s] srouteConnectStripe set to false
[11/29 21:04:16     12s] srouteCrossoverViaBottomLayer set to 1
[11/29 21:04:16     12s] srouteCrossoverViaTopLayer set to 6
[11/29 21:04:16     12s] srouteFollowCorePinEnd set to 3
[11/29 21:04:16     12s] srouteFollowPadPin set to false
[11/29 21:04:16     12s] srouteMaxPadPinLayer set to 3
[11/29 21:04:16     12s] srouteMinPadPinLayer set to 3
[11/29 21:04:16     12s] srouteNoLayerChangeRoute set to true
[11/29 21:04:16     12s] sroutePadPinAllPorts set to true
[11/29 21:04:16     12s] sroutePreserveExistingRoutes set to true
[11/29 21:04:16     12s] srouteRoutePowerBarPortOnBothDir set to true
[11/29 21:04:16     12s] srouteStopBlockPin set to "nearestTarget"
[11/29 21:04:16     12s] srouteStraightConnections set to "straightWithDrcClean"
[11/29 21:04:16     12s] srouteTopLayerLimit set to 6
[11/29 21:04:16     12s] srouteTopTargetLayerLimit set to 6
[11/29 21:04:16     12s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1584.00 megs.
[11/29 21:04:16     12s] 
[11/29 21:04:16     12s] Reading DB technology information...
[11/29 21:04:16     12s] Finished reading DB technology information.
[11/29 21:04:16     12s] Reading floorplan and netlist information...
[11/29 21:04:16     12s] Finished reading floorplan and netlist information.
[11/29 21:04:16     12s] Read in 13 layers, 6 routing layers, 1 overlap layer
[11/29 21:04:16     12s] Read in 28 macros, 28 used
[11/29 21:04:16     12s] Read in 97 components
[11/29 21:04:16     12s]   18 core components: 18 unplaced, 0 placed, 0 fixed
[11/29 21:04:16     12s]   75 pad components: 0 unplaced, 75 placed, 0 fixed
[11/29 21:04:16     12s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[11/29 21:04:16     12s] Read in 33 logical pins
[11/29 21:04:16     12s] Read in 33 nets
[11/29 21:04:16     12s] Read in 2 special nets, 2 routed
[11/29 21:04:16     12s] Read in 106 terminals
[11/29 21:04:16     12s] 2 nets selected.
[11/29 21:04:16     12s] 
[11/29 21:04:16     12s] Begin power routing ...
[11/29 21:04:16     12s]   Number of IO ports routed: 2
[11/29 21:04:16     12s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1593.00 megs.
[11/29 21:04:16     12s] 
[11/29 21:04:16     12s] 
[11/29 21:04:16     12s] 
[11/29 21:04:16     12s]  Begin updating DB with routing results ...
[11/29 21:04:16     12s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/29 21:04:16     12s] Pin and blockage extraction finished
[11/29 21:04:16     12s] 
[11/29 21:04:16     12s] sroute created 2 wires.
[11/29 21:04:16     12s] ViaGen created 4 vias, deleted 0 via to avoid violation.
[11/29 21:04:16     12s] +--------+----------------+----------------+
[11/29 21:04:16     12s] |  Layer |     Created    |     Deleted    |
[11/29 21:04:16     12s] +--------+----------------+----------------+
[11/29 21:04:16     12s] |  VIA12 |        2       |        0       |
[11/29 21:04:16     12s] |  VIA23 |        2       |        0       |
[11/29 21:04:16     12s] | METAL3 |        2       |       NA       |
[11/29 21:04:16     12s] +--------+----------------+----------------+
[11/29 21:04:16     12s] <CMD> fit
[11/29 21:04:16     12s] <CMD> saveDesign DBS/snake_top-power.enc
[11/29 21:04:16     12s] #% Begin save design ... (date=11/29 21:04:16, mem=738.2M)
[11/29 21:04:16     12s] % Begin Save netlist data ... (date=11/29 21:04:16, mem=738.2M)
[11/29 21:04:16     12s] Writing Binary DB to DBS/snake_top-power.enc.dat.tmp/snake_top_top.v.bin in single-threaded mode...
[11/29 21:04:16     12s] % End Save netlist data ... (date=11/29 21:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.2M, current mem=742.2M)
[11/29 21:04:16     12s] % Begin Save AAE data ... (date=11/29 21:04:16, mem=742.2M)
[11/29 21:04:16     12s] Saving AAE Data ...
[11/29 21:04:16     12s] % End Save AAE data ... (date=11/29 21:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.2M, current mem=742.2M)
[11/29 21:04:17     12s] % Begin Save clock tree data ... (date=11/29 21:04:17, mem=742.2M)
[11/29 21:04:17     12s] % End Save clock tree data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.2M, current mem=742.2M)
[11/29 21:04:17     12s] Saving preference file DBS/snake_top-power.enc.dat.tmp/gui.pref.tcl ...
[11/29 21:04:17     12s] Saving mode setting ...
[11/29 21:04:17     12s] Saving global file ...
[11/29 21:04:17     12s] % Begin Save floorplan data ... (date=11/29 21:04:17, mem=742.3M)
[11/29 21:04:17     12s] Saving floorplan file ...
[11/29 21:04:17     12s] % End Save floorplan data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.3M, current mem=742.3M)
[11/29 21:04:17     12s] Saving Drc markers ...
[11/29 21:04:17     12s] ... No Drc file written since there is no markers found.
[11/29 21:04:17     12s] % Begin Save placement data ... (date=11/29 21:04:17, mem=742.3M)
[11/29 21:04:17     12s] ** Saving stdCellPlacement_binary (version# 1) ...
[11/29 21:04:17     12s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=851.0M) ***
[11/29 21:04:17     12s] % End Save placement data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.3M, current mem=742.3M)
[11/29 21:04:17     12s] % Begin Save routing data ... (date=11/29 21:04:17, mem=742.3M)
[11/29 21:04:17     12s] Saving route file ...
[11/29 21:04:17     12s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=851.0M) ***
[11/29 21:04:17     12s] % End Save routing data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.3M, current mem=742.3M)
[11/29 21:04:17     12s] Saving property file DBS/snake_top-power.enc.dat.tmp/snake_top_top.prop
[11/29 21:04:17     12s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=851.0M) ***
[11/29 21:04:17     12s] % Begin Save power constraints data ... (date=11/29 21:04:17, mem=742.3M)
[11/29 21:04:17     12s] % End Save power constraints data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.3M, current mem=742.3M)
[11/29 21:04:17     12s] Generated self-contained design snake_top-power.enc.dat.tmp
[11/29 21:04:17     12s] #% End save design ... (date=11/29 21:04:17, total cpu=0:00:00.2, real=0:00:01.0, peak res=742.3M, current mem=742.3M)
[11/29 21:04:17     12s] *** Message Summary: 0 warning(s), 0 error(s)
[11/29 21:04:17     12s] 
[11/29 21:04:17     12s] <CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets {VSS VDD} -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[11/29 21:04:17     12s] *** Begin SPECIAL ROUTE on Thu Nov 29 21:04:17 2018 ***
[11/29 21:04:17     12s] SPECIAL ROUTE ran on directory: /home/karmondy/VLSIProject/innovus
[11/29 21:04:17     12s] SPECIAL ROUTE ran on machine: lab2-33.eng.utah.edu (Linux 3.10.0-862.14.4.el7.x86_64 x86_64 4.00Ghz)
[11/29 21:04:17     12s] 
[11/29 21:04:17     12s] Begin option processing ...
[11/29 21:04:17     12s] srouteConnectPowerBump set to false
[11/29 21:04:17     12s] routeSelectNet set to "VSS VDD"
[11/29 21:04:17     12s] routeSpecial set to true
[11/29 21:04:17     12s] srouteBlockPin set to "useLef"
[11/29 21:04:17     12s] srouteBottomLayerLimit set to 1
[11/29 21:04:17     12s] srouteBottomTargetLayerLimit set to 1
[11/29 21:04:17     12s] srouteConnectConverterPin set to false
[11/29 21:04:17     12s] srouteConnectPadPin set to false
[11/29 21:04:17     12s] srouteConnectStripe set to false
[11/29 21:04:17     12s] srouteCrossoverViaBottomLayer set to 1
[11/29 21:04:17     12s] srouteCrossoverViaTopLayer set to 6
[11/29 21:04:17     12s] srouteFollowCorePinEnd set to 3
[11/29 21:04:17     12s] srouteFollowPadPin set to false
[11/29 21:04:17     12s] srouteJogControl set to "preferWithChanges differentLayer"
[11/29 21:04:17     12s] sroutePadPinAllPorts set to true
[11/29 21:04:17     12s] sroutePreserveExistingRoutes set to true
[11/29 21:04:17     12s] srouteRoutePowerBarPortOnBothDir set to true
[11/29 21:04:17     12s] srouteStopBlockPin set to "nearestTarget"
[11/29 21:04:17     12s] srouteTopLayerLimit set to 6
[11/29 21:04:17     12s] srouteTopTargetLayerLimit set to 6
[11/29 21:04:17     12s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1593.00 megs.
[11/29 21:04:17     12s] 
[11/29 21:04:17     12s] Reading DB technology information...
[11/29 21:04:17     12s] Finished reading DB technology information.
[11/29 21:04:17     12s] Reading floorplan and netlist information...
[11/29 21:04:17     12s] Finished reading floorplan and netlist information.
[11/29 21:04:17     12s] Read in 13 layers, 6 routing layers, 1 overlap layer
[11/29 21:04:17     12s] Read in 58 macros, 28 used
[11/29 21:04:17     12s] Read in 97 components
[11/29 21:04:17     12s]   18 core components: 18 unplaced, 0 placed, 0 fixed
[11/29 21:04:17     12s]   75 pad components: 0 unplaced, 75 placed, 0 fixed
[11/29 21:04:17     12s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[11/29 21:04:17     12s] Read in 33 logical pins
[11/29 21:04:17     12s] Read in 33 nets
[11/29 21:04:17     12s] Read in 2 special nets, 2 routed
[11/29 21:04:17     12s] Read in 106 terminals
[11/29 21:04:17     12s] 2 nets selected.
[11/29 21:04:17     12s] 
[11/29 21:04:17     12s] Begin power routing ...
[11/29 21:04:17     12s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/29 21:04:17     12s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/29 21:04:17     12s] CPU time for FollowPin 0 seconds
[11/29 21:04:17     12s] CPU time for FollowPin 0 seconds
[11/29 21:04:17     13s]   Number of Block ports routed: 0
[11/29 21:04:17     13s]   Number of Core ports routed: 494
[11/29 21:04:17     13s]   Number of Power Bump ports routed: 0
[11/29 21:04:17     13s]   Number of Followpin connections: 247
[11/29 21:04:17     13s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1596.00 megs.
[11/29 21:04:17     13s] 
[11/29 21:04:17     13s] 
[11/29 21:04:17     13s] 
[11/29 21:04:17     13s]  Begin updating DB with routing results ...
[11/29 21:04:17     13s]  Updating DB with 0 via definition ...
[11/29 21:04:17     13s] sroute created 741 wires.
[11/29 21:04:17     13s] ViaGen created 494 vias, deleted 0 via to avoid violation.
[11/29 21:04:17     13s] +--------+----------------+----------------+
[11/29 21:04:17     13s] |  Layer |     Created    |     Deleted    |
[11/29 21:04:17     13s] +--------+----------------+----------------+
[11/29 21:04:17     13s] | METAL1 |       741      |       NA       |
[11/29 21:04:17     13s] |  VIA12 |       494      |        0       |
[11/29 21:04:17     13s] +--------+----------------+----------------+
[11/29 21:04:17     13s] <CMD> fit
[11/29 21:04:17     13s] <CMD> saveDesign DBS/snake_top-power-routed.enc
[11/29 21:04:17     13s] #% Begin save design ... (date=11/29 21:04:17, mem=739.7M)
[11/29 21:04:17     13s] % Begin Save netlist data ... (date=11/29 21:04:17, mem=739.7M)
[11/29 21:04:17     13s] Writing Binary DB to DBS/snake_top-power-routed.enc.dat.tmp/snake_top_top.v.bin in single-threaded mode...
[11/29 21:04:17     13s] % End Save netlist data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.7M, current mem=745.7M)
[11/29 21:04:17     13s] % Begin Save AAE data ... (date=11/29 21:04:17, mem=745.7M)
[11/29 21:04:17     13s] Saving AAE Data ...
[11/29 21:04:17     13s] % End Save AAE data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.7M, current mem=745.7M)
[11/29 21:04:17     13s] % Begin Save clock tree data ... (date=11/29 21:04:17, mem=745.7M)
[11/29 21:04:17     13s] % End Save clock tree data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.7M, current mem=745.7M)
[11/29 21:04:17     13s] Saving preference file DBS/snake_top-power-routed.enc.dat.tmp/gui.pref.tcl ...
[11/29 21:04:17     13s] Saving mode setting ...
[11/29 21:04:17     13s] Saving global file ...
[11/29 21:04:17     13s] % Begin Save floorplan data ... (date=11/29 21:04:17, mem=745.8M)
[11/29 21:04:17     13s] Saving floorplan file ...
[11/29 21:04:17     13s] % End Save floorplan data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.8M, current mem=745.8M)
[11/29 21:04:17     13s] Saving Drc markers ...
[11/29 21:04:17     13s] ... No Drc file written since there is no markers found.
[11/29 21:04:17     13s] % Begin Save placement data ... (date=11/29 21:04:17, mem=745.8M)
[11/29 21:04:17     13s] ** Saving stdCellPlacement_binary (version# 1) ...
[11/29 21:04:17     13s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=855.2M) ***
[11/29 21:04:17     13s] % End Save placement data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.8M, current mem=745.8M)
[11/29 21:04:17     13s] % Begin Save routing data ... (date=11/29 21:04:17, mem=745.8M)
[11/29 21:04:17     13s] Saving route file ...
[11/29 21:04:17     13s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=855.2M) ***
[11/29 21:04:17     13s] % End Save routing data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=746.8M, current mem=746.8M)
[11/29 21:04:17     13s] Saving property file DBS/snake_top-power-routed.enc.dat.tmp/snake_top_top.prop
[11/29 21:04:17     13s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=855.2M) ***
[11/29 21:04:17     13s] % Begin Save power constraints data ... (date=11/29 21:04:17, mem=746.8M)
[11/29 21:04:17     13s] % End Save power constraints data ... (date=11/29 21:04:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=746.8M, current mem=746.8M)
[11/29 21:04:17     13s] Generated self-contained design snake_top-power-routed.enc.dat.tmp
[11/29 21:04:18     13s] #% End save design ... (date=11/29 21:04:18, total cpu=0:00:00.2, real=0:00:01.0, peak res=746.8M, current mem=746.8M)
[11/29 21:04:18     13s] *** Message Summary: 0 warning(s), 0 error(s)
[11/29 21:04:18     13s] 
[11/29 21:04:18     13s] <CMD> setMultiCpuUsage -localCpu 4 -keepLicense true -acquireLicense 4
[11/29 21:04:18     13s] Setting releaseMultiCpuLicenseMode to false.
[11/29 21:04:18     13s] <CMD> setDesignMode -process 180
[11/29 21:04:18     13s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/29 21:04:18     13s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[11/29 21:04:18     13s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/29 21:04:18     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/29 21:04:18     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/29 21:04:18     13s] Updating process node dependent CCOpt properties for the 180nm process node.
[11/29 21:04:18     13s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 5
[11/29 21:04:18     13s] <CMD> setPlaceMode -timingDriven true -congEffort auto -doCongOpt false -placeIOPins 1
[11/29 21:04:18     13s] <CMD> placeDesign -noPrePlaceOpt
[11/29 21:04:18     13s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 734, percentage of missing scan cell = 0.00% (0 / 734)
[11/29 21:04:18     13s] *** Starting placeDesign default flow ***
[11/29 21:04:18     13s] **INFO: Enable pre-place timing setting for timing analysis
[11/29 21:04:18     13s] Set Using Default Delay Limit as 101.
[11/29 21:04:18     13s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/29 21:04:18     13s] Set Default Net Delay as 0 ps.
[11/29 21:04:18     13s] Set Default Net Load as 0 pF. 
[11/29 21:04:18     13s] **INFO: Analyzing IO path groups for slack adjustment
[11/29 21:04:18     13s] Multithreaded Timing Analysis is initialized with 4 threads
[11/29 21:04:18     13s] 
[11/29 21:04:18     13s] Effort level <high> specified for reg2reg_tmp.13126 path_group
[11/29 21:04:18     13s] #################################################################################
[11/29 21:04:18     13s] # Design Stage: PreRoute
[11/29 21:04:18     13s] # Design Name: snake_top_top
[11/29 21:04:18     13s] # Design Mode: 180nm
[11/29 21:04:18     13s] # Analysis Mode: MMMC Non-OCV 
[11/29 21:04:18     13s] # Parasitics Mode: No SPEF/RCDB
[11/29 21:04:18     13s] # Signoff Settings: SI Off 
[11/29 21:04:18     13s] #################################################################################
[11/29 21:04:18     13s] Topological Sorting (REAL = 0:00:00.0, MEM = 1002.7M, InitMEM = 965.7M)
[11/29 21:04:18     13s] Calculate delays in BcWc mode...
[11/29 21:04:18     13s] Start delay calculation (fullDC) (4 T). (MEM=1002.75)
[11/29 21:04:18     13s] AAE DB initialization (MEM=1047.56 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/29 21:04:18     13s] Start AAE Lib Loading. (MEM=1047.56)
[11/29 21:04:18     13s] End AAE Lib Loading. (MEM=1248.84 CPU=0:00:00.0 Real=0:00:00.0)
[11/29 21:04:18     13s] End AAE Lib Interpolated Model. (MEM=1248.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 21:04:18     13s] First Iteration Infinite Tw... 
[11/29 21:04:18     14s] Total number of fetched objects 7830
[11/29 21:04:18     14s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 21:04:18     14s] End delay calculation. (MEM=1502.27 CPU=0:00:00.5 REAL=0:00:00.0)
[11/29 21:04:18     14s] End delay calculation (fullDC). (MEM=1398.9 CPU=0:00:00.8 REAL=0:00:00.0)
[11/29 21:04:18     14s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1398.9M) ***
[11/29 21:04:18     14s] **INFO: Disable pre-place timing setting for timing analysis
[11/29 21:04:18     14s] Set Using Default Delay Limit as 1000.
[11/29 21:04:18     14s] Set Default Net Delay as 1000 ps.
[11/29 21:04:18     14s] Set Default Net Load as 0.5 pF. 
[11/29 21:04:18     14s] Deleted 0 physical inst  (cell - / prefix -).
[11/29 21:04:18     14s] *** Starting "NanoPlace(TM) placement v#10 (mem=1384.7M)" ...
[11/29 21:04:18     14s] total jobs 112
[11/29 21:04:18     14s] multi thread init TemplateIndex for each ta. thread num 4
[11/29 21:04:18     14s] Wait...
[11/29 21:04:18     14s] *** Build Buffered Sizing Timing Model
[11/29 21:04:18     14s] (cpu=0:00:00.0 mem=1408.7M) ***
[11/29 21:04:18     14s] *** Build Virtual Sizing Timing Model
[11/29 21:04:18     14s] (cpu=0:00:00.0 mem=1408.7M) ***
[11/29 21:04:18     14s] No user setting net weight.
[11/29 21:04:18     14s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/29 21:04:18     14s] Scan chains were not defined.
[11/29 21:04:18     14s] #spOpts: N=180 
[11/29 21:04:18     14s] #std cell=7785 (0 fixed + 7785 movable) #block=0 (0 floating + 0 preplaced)
[11/29 21:04:18     14s] #ioInst=79 #net=7826 #term=23706 #term/net=3.03, #fixedIo=79, #floatIo=0, #fixedPin=33, #floatPin=0
[11/29 21:04:18     14s] stdCell: 7785 single + 0 double + 0 multi
[11/29 21:04:18     14s] Total standard cell length = 30.6040 (mm), area = 0.1200 (mm^2)
[11/29 21:04:18     14s] Core basic site is core7T
[11/29 21:04:18     14s] Estimated cell power/ground rail width = 0.551 um
[11/29 21:04:18     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 21:04:18     14s] Apply auto density screen in pre-place stage.
[11/29 21:04:18     14s] Auto density screen increases utilization from 0.159 to 0.159
[11/29 21:04:18     14s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1408.7M
[11/29 21:04:18     14s] Average module density = 0.159.
[11/29 21:04:18     14s] Density for the design = 0.159.
[11/29 21:04:18     14s]        = stdcell_area 54650 sites (119968 um^2) / alloc_area 344607 sites (756481 um^2).
[11/29 21:04:18     14s] Pin Density = 0.06878.
[11/29 21:04:18     14s]             = total # of pins 23706 / total area 344646.
[11/29 21:04:18     14s] Initial padding reaches pin density 0.458 for top
[11/29 21:04:18     14s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 96507.000
[11/29 21:04:18     14s] Initial padding increases density from 0.159 to 0.196 for top
[11/29 21:04:18     14s] Identified 3 spare or floating instances, with no clusters.
[11/29 21:04:18     14s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[11/29 21:04:18     14s] === lastAutoLevel = 9 
[11/29 21:04:18     14s] [adp] 0:1:0:1
[11/29 21:04:19     14s] Clock gating cells determined by native netlist tracing.
[11/29 21:04:19     14s] Effort level <high> specified for reg2reg path_group
[11/29 21:04:20     15s] Iteration  1: Total net bbox = 2.754e+04 (1.19e+04 1.56e+04)
[11/29 21:04:20     15s]               Est.  stn bbox = 3.027e+04 (1.24e+04 1.79e+04)
[11/29 21:04:20     15s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1273.3M
[11/29 21:04:20     15s] Iteration  2: Total net bbox = 2.754e+04 (1.19e+04 1.56e+04)
[11/29 21:04:20     15s]               Est.  stn bbox = 3.027e+04 (1.24e+04 1.79e+04)
[11/29 21:04:20     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1274.3M
[11/29 21:04:20     15s] exp_mt_sequential is set from setPlaceMode option to 1
[11/29 21:04:20     15s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[11/29 21:04:20     15s] place_exp_mt_interval set to default 32
[11/29 21:04:20     15s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/29 21:04:20     15s] Iteration  3: Total net bbox = 2.301e+04 (1.12e+04 1.18e+04)
[11/29 21:04:20     15s]               Est.  stn bbox = 2.861e+04 (1.33e+04 1.53e+04)
[11/29 21:04:20     15s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1339.3M
[11/29 21:04:20     15s] Total number of setup views is 1.
[11/29 21:04:20     15s] Total number of active setup views is 1.
[11/29 21:04:20     15s] Active setup views:
[11/29 21:04:20     15s]     wc
[11/29 21:04:20     16s] Iteration  4: Total net bbox = 2.283e+04 (1.11e+04 1.17e+04)
[11/29 21:04:20     16s]               Est.  stn bbox = 2.828e+04 (1.32e+04 1.51e+04)
[11/29 21:04:20     16s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1339.3M
[11/29 21:04:20     17s] Iteration  5: Total net bbox = 9.369e+04 (7.33e+04 2.03e+04)
[11/29 21:04:20     17s]               Est.  stn bbox = 1.184e+05 (9.22e+04 2.61e+04)
[11/29 21:04:20     17s]               cpu = 0:00:01.0 real = 0:00:00.0 mem = 1339.3M
[11/29 21:04:21     18s] Iteration  6: Total net bbox = 1.548e+05 (8.18e+04 7.29e+04)
[11/29 21:04:21     18s]               Est.  stn bbox = 2.033e+05 (1.07e+05 9.59e+04)
[11/29 21:04:21     18s]               cpu = 0:00:01.7 real = 0:00:01.0 mem = 1373.4M
[11/29 21:04:21     18s] Starting Early Global Route rough congestion estimation: mem = 1309.3M
[11/29 21:04:21     18s] (I)       Reading DB...
[11/29 21:04:21     18s] (I)       before initializing RouteDB syMemory usage = 1309.3 MB
[11/29 21:04:21     18s] (I)       congestionReportName   : 
[11/29 21:04:21     18s] (I)       layerRangeFor2DCongestion : 
[11/29 21:04:21     18s] (I)       buildTerm2TermWires    : 1
[11/29 21:04:21     18s] (I)       doTrackAssignment      : 1
[11/29 21:04:21     18s] (I)       dumpBookshelfFiles     : 0
[11/29 21:04:21     18s] (I)       numThreads             : 4
[11/29 21:04:21     18s] (I)       bufferingAwareRouting  : false
[11/29 21:04:21     18s] [NR-eGR] honorMsvRouteConstraint: false
[11/29 21:04:21     18s] (I)       honorPin               : false
[11/29 21:04:21     18s] (I)       honorPinGuide          : true
[11/29 21:04:21     18s] (I)       honorPartition         : false
[11/29 21:04:21     18s] (I)       allowPartitionCrossover: false
[11/29 21:04:21     18s] (I)       honorSingleEntry       : true
[11/29 21:04:21     18s] (I)       honorSingleEntryStrong : true
[11/29 21:04:21     18s] (I)       handleViaSpacingRule   : false
[11/29 21:04:21     18s] (I)       handleEolSpacingRule   : false
[11/29 21:04:21     18s] (I)       PDConstraint           : none
[11/29 21:04:21     18s] (I)       expBetterNDRHandling   : false
[11/29 21:04:21     18s] [NR-eGR] honorClockSpecNDR      : 0
[11/29 21:04:21     18s] (I)       routingEffortLevel     : 3
[11/29 21:04:21     18s] (I)       effortLevel            : standard
[11/29 21:04:21     18s] [NR-eGR] minRouteLayer          : 2
[11/29 21:04:21     18s] [NR-eGR] maxRouteLayer          : 5
[11/29 21:04:21     18s] (I)       relaxedTopLayerCeiling : 127
[11/29 21:04:21     18s] (I)       relaxedBottomLayerFloor: 2
[11/29 21:04:21     18s] (I)       numRowsPerGCell        : 14
[11/29 21:04:21     18s] (I)       speedUpLargeDesign     : 0
[11/29 21:04:21     18s] (I)       multiThreadingTA       : 1
[11/29 21:04:21     18s] (I)       blkAwareLayerSwitching : 1
[11/29 21:04:21     18s] (I)       optimizationMode       : false
[11/29 21:04:21     18s] (I)       routeSecondPG          : false
[11/29 21:04:21     18s] (I)       scenicRatioForLayerRelax: 0.00
[11/29 21:04:21     18s] (I)       detourLimitForLayerRelax: 0.00
[11/29 21:04:21     18s] (I)       punchThroughDistance   : 500.00
[11/29 21:04:21     18s] (I)       scenicBound            : 1.15
[11/29 21:04:21     18s] (I)       maxScenicToAvoidBlk    : 100.00
[11/29 21:04:21     18s] (I)       source-to-sink ratio   : 0.00
[11/29 21:04:21     18s] (I)       targetCongestionRatioH : 1.00
[11/29 21:04:21     18s] (I)       targetCongestionRatioV : 1.00
[11/29 21:04:21     18s] (I)       layerCongestionRatio   : 0.70
[11/29 21:04:21     18s] (I)       m1CongestionRatio      : 0.10
[11/29 21:04:21     18s] (I)       m2m3CongestionRatio    : 0.70
[11/29 21:04:21     18s] (I)       localRouteEffort       : 1.00
[11/29 21:04:21     18s] (I)       numSitesBlockedByOneVia: 8.00
[11/29 21:04:21     18s] (I)       supplyScaleFactorH     : 1.00
[11/29 21:04:21     18s] (I)       supplyScaleFactorV     : 1.00
[11/29 21:04:21     18s] (I)       highlight3DOverflowFactor: 0.00
[11/29 21:04:21     18s] (I)       doubleCutViaModelingRatio: 0.00
[11/29 21:04:21     18s] (I)       routeVias              : 
[11/29 21:04:21     18s] (I)       readTROption           : true
[11/29 21:04:21     18s] (I)       extraSpacingFactor     : 1.00
[11/29 21:04:21     18s] [NR-eGR] numTracksPerClockWire  : 0
[11/29 21:04:21     18s] (I)       routeSelectedNetsOnly  : false
[11/29 21:04:21     18s] (I)       clkNetUseMaxDemand     : false
[11/29 21:04:21     18s] (I)       extraDemandForClocks   : 0
[11/29 21:04:21     18s] (I)       steinerRemoveLayers    : false
[11/29 21:04:21     18s] (I)       demoteLayerScenicScale : 1.00
[11/29 21:04:21     18s] (I)       nonpreferLayerCostScale : 100.00
[11/29 21:04:21     18s] (I)       similarTopologyRoutingFast : false
[11/29 21:04:21     18s] (I)       spanningTreeRefinement : false
[11/29 21:04:21     18s] (I)       spanningTreeRefinementAlpha : 0.50
[11/29 21:04:21     18s] (I)       starting read tracks
[11/29 21:04:21     18s] (I)       build grid graph
[11/29 21:04:21     18s] (I)       build grid graph start
[11/29 21:04:21     18s] [NR-eGR] Layer1 has no routable track
[11/29 21:04:21     18s] [NR-eGR] Layer2 has single uniform track structure
[11/29 21:04:21     18s] [NR-eGR] Layer3 has single uniform track structure
[11/29 21:04:21     18s] [NR-eGR] Layer4 has single uniform track structure
[11/29 21:04:21     18s] [NR-eGR] Layer5 has single uniform track structure
[11/29 21:04:21     18s] (I)       build grid graph end
[11/29 21:04:21     18s] (I)       numViaLayers=6
[11/29 21:04:21     18s] (I)       Reading via VIA12_VV for layer: 0 
[11/29 21:04:21     18s] (I)       Reading via VIA2 for layer: 1 
[11/29 21:04:21     18s] (I)       Reading via VIA3 for layer: 2 
[11/29 21:04:21     18s] (I)       Reading via VIA4 for layer: 3 
[11/29 21:04:21     18s] (I)       Reading via VIA5 for layer: 4 
[11/29 21:04:21     18s] (I)       end build via table
[11/29 21:04:21     18s] [NR-eGR] numRoutingBlks=0 numInstBlks=1338 numPGBlocks=514 numBumpBlks=0 numBoundaryFakeBlks=0
[11/29 21:04:21     18s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/29 21:04:21     18s] (I)       readDataFromPlaceDB
[11/29 21:04:21     18s] (I)       Read net information..
[11/29 21:04:21     18s] [NR-eGR] Read numTotalNets=7826  numIgnoredNets=0
[11/29 21:04:21     18s] (I)       Read testcase time = 0.000 seconds
[11/29 21:04:21     18s] 
[11/29 21:04:21     18s] (I)       read default dcut vias
[11/29 21:04:21     18s] (I)       Reading via VIA12_HV for layer: 0 
[11/29 21:04:21     18s] (I)       Reading via VIA2 for layer: 1 
[11/29 21:04:21     18s] (I)       Reading via VIA3 for layer: 2 
[11/29 21:04:21     18s] (I)       Reading via VIA4 for layer: 3 
[11/29 21:04:21     18s] (I)       Reading via VIA5 for layer: 4 
[11/29 21:04:21     18s] (I)       build grid graph start
[11/29 21:04:21     18s] (I)       build grid graph end
[11/29 21:04:21     18s] (I)       Model blockage into capacity
[11/29 21:04:21     18s] (I)       Read numBlocks=13569  numPreroutedWires=0  numCapScreens=0
[11/29 21:04:21     18s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/29 21:04:21     18s] (I)       blocked area on Layer2 : 15620600904600  (210.07%)
[11/29 21:04:21     18s] (I)       blocked area on Layer3 : 7976579143400  (107.27%)
[11/29 21:04:21     18s] (I)       blocked area on Layer4 : 5613271203200  (75.49%)
[11/29 21:04:21     18s] (I)       blocked area on Layer5 : 5466257996800  (73.51%)
[11/29 21:04:21     18s] (I)       Modeling time = 0.000 seconds
[11/29 21:04:21     18s] 
[11/29 21:04:21     18s] (I)       Number of ignored nets = 0
[11/29 21:04:21     18s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/29 21:04:21     18s] (I)       Number of clock nets = 2.  Ignored: No
[11/29 21:04:21     18s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/29 21:04:21     18s] (I)       Number of special nets = 0.  Ignored: Yes
[11/29 21:04:21     18s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/29 21:04:21     18s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/29 21:04:21     18s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/29 21:04:21     18s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/29 21:04:21     18s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/29 21:04:21     18s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 21:04:21     18s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1310.6 MB
[11/29 21:04:21     18s] (I)       Ndr track 0 does not exist
[11/29 21:04:21     18s] (I)       Layer1  viaCost=300.00
[11/29 21:04:21     18s] (I)       Layer2  viaCost=100.00
[11/29 21:04:21     18s] (I)       Layer3  viaCost=100.00
[11/29 21:04:21     18s] (I)       Layer4  viaCost=100.00
[11/29 21:04:21     18s] (I)       ---------------------Grid Graph Info--------------------
[11/29 21:04:21     18s] (I)       routing area        :  (0, 0) - (2552800, 2912800)
[11/29 21:04:21     18s] (I)       core area           :  (491680, 491680) - (2061760, 2420320)
[11/29 21:04:21     18s] (I)       Site Width          :  1120  (dbu)
[11/29 21:04:21     18s] (I)       Row Height          :  7840  (dbu)
[11/29 21:04:21     18s] (I)       GCell Width         : 109760  (dbu)
[11/29 21:04:21     18s] (I)       GCell Height        : 109760  (dbu)
[11/29 21:04:21     18s] (I)       grid                :    24    27     5
[11/29 21:04:21     18s] (I)       vertical capacity   :     0 109760     0 109760     0
[11/29 21:04:21     18s] (I)       horizontal capacity :     0     0 109760     0 109760
[11/29 21:04:21     18s] (I)       Default wire width  :   460   560   560   560   560
[11/29 21:04:21     18s] (I)       Default wire space  :   460   560   560   560   560
[11/29 21:04:21     18s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[11/29 21:04:21     18s] (I)       First Track Coord   :     0   560   560   560   560
[11/29 21:04:21     18s] (I)       Num tracks per GCell: 119.30 98.00 98.00 98.00 98.00
[11/29 21:04:21     18s] (I)       Total num of tracks :     0  2279  2600  2279  2600
[11/29 21:04:21     18s] (I)       Num of masks        :     1     1     1     1     1
[11/29 21:04:21     18s] (I)       Num of trim masks   :     0     0     0     0     0
[11/29 21:04:21     18s] (I)       --------------------------------------------------------
[11/29 21:04:21     18s] 
[11/29 21:04:21     18s] [NR-eGR] ============ Routing rule table ============
[11/29 21:04:21     18s] [NR-eGR] Rule id 0. Nets 7793 
[11/29 21:04:21     18s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/29 21:04:21     18s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[11/29 21:04:21     18s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[11/29 21:04:21     18s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[11/29 21:04:21     18s] [NR-eGR] ========================================
[11/29 21:04:21     18s] [NR-eGR] 
[11/29 21:04:21     18s] (I)       After initializing earlyGlobalRoute syMemory usage = 1310.6 MB
[11/29 21:04:21     18s] (I)       Loading and dumping file time : 0.02 seconds
[11/29 21:04:21     18s] (I)       ============= Initialization =============
[11/29 21:04:21     18s] (I)       numLocalWires=25501  numGlobalNetBranches=4529  numLocalNetBranches=8222
[11/29 21:04:21     18s] (I)       totalPins=23640  totalGlobalPin=4721 (19.97%)
[11/29 21:04:21     18s] (I)       total 2D Cap : 106003 = (55331 H, 50672 V)
[11/29 21:04:21     18s] (I)       ============  Phase 1a Route ============
[11/29 21:04:21     18s] (I)       Phase 1a runs 0.00 seconds
[11/29 21:04:21     18s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/29 21:04:21     18s] (I)       Usage: 3647 = (1813 H, 1834 V) = (3.28% H, 3.62% V) = (9.950e+04um H, 1.006e+05um V)
[11/29 21:04:21     18s] (I)       
[11/29 21:04:21     18s] (I)       ============  Phase 1b Route ============
[11/29 21:04:21     18s] (I)       Phase 1b runs 0.00 seconds
[11/29 21:04:21     18s] (I)       Usage: 3647 = (1813 H, 1834 V) = (3.28% H, 3.62% V) = (9.950e+04um H, 1.006e+05um V)
[11/29 21:04:21     18s] (I)       
[11/29 21:04:21     18s] (I)       earlyGlobalRoute overflow: 0.00% H + 2.42% V
[11/29 21:04:21     18s] 
[11/29 21:04:21     18s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.32% V
[11/29 21:04:21     18s] Finished Early Global Route rough congestion estimation: mem = 1310.6M
[11/29 21:04:21     18s] earlyGlobalRoute rough estimation gcell size 14 row height
[11/29 21:04:21     18s] Congestion driven padding in post-place stage.
[11/29 21:04:21     18s] Congestion driven padding increases utilization from 0.196 to 0.196
[11/29 21:04:21     18s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.6M
[11/29 21:04:21     18s] Global placement CDP skipped at cutLevel 7.
[11/29 21:04:21     18s] Iteration  7: Total net bbox = 1.581e+05 (8.50e+04 7.31e+04)
[11/29 21:04:21     18s]               Est.  stn bbox = 2.066e+05 (1.11e+05 9.61e+04)
[11/29 21:04:21     18s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1311.6M
[11/29 21:04:22     19s] nrCritNet: 0.00% ( 0 / 7826 ) cutoffSlk: 214748364.7ps stdDelay: 31.9ps
[11/29 21:04:22     20s] nrCritNet: 0.00% ( 0 / 7826 ) cutoffSlk: 214748364.7ps stdDelay: 31.9ps
[11/29 21:04:22     20s] Iteration  8: Total net bbox = 1.581e+05 (8.50e+04 7.31e+04)
[11/29 21:04:22     20s]               Est.  stn bbox = 2.066e+05 (1.11e+05 9.61e+04)
[11/29 21:04:22     20s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1279.6M
[11/29 21:04:22     21s] Starting Early Global Route rough congestion estimation: mem = 1311.6M
[11/29 21:04:22     21s] (I)       Reading DB...
[11/29 21:04:22     21s] (I)       before initializing RouteDB syMemory usage = 1311.6 MB
[11/29 21:04:22     21s] (I)       congestionReportName   : 
[11/29 21:04:22     21s] (I)       layerRangeFor2DCongestion : 
[11/29 21:04:22     21s] (I)       buildTerm2TermWires    : 1
[11/29 21:04:22     21s] (I)       doTrackAssignment      : 1
[11/29 21:04:22     21s] (I)       dumpBookshelfFiles     : 0
[11/29 21:04:22     21s] (I)       numThreads             : 4
[11/29 21:04:22     21s] (I)       bufferingAwareRouting  : false
[11/29 21:04:22     21s] [NR-eGR] honorMsvRouteConstraint: false
[11/29 21:04:22     21s] (I)       honorPin               : false
[11/29 21:04:22     21s] (I)       honorPinGuide          : true
[11/29 21:04:22     21s] (I)       honorPartition         : false
[11/29 21:04:22     21s] (I)       allowPartitionCrossover: false
[11/29 21:04:22     21s] (I)       honorSingleEntry       : true
[11/29 21:04:22     21s] (I)       honorSingleEntryStrong : true
[11/29 21:04:22     21s] (I)       handleViaSpacingRule   : false
[11/29 21:04:22     21s] (I)       handleEolSpacingRule   : false
[11/29 21:04:22     21s] (I)       PDConstraint           : none
[11/29 21:04:22     21s] (I)       expBetterNDRHandling   : false
[11/29 21:04:22     21s] [NR-eGR] honorClockSpecNDR      : 0
[11/29 21:04:22     21s] (I)       routingEffortLevel     : 3
[11/29 21:04:22     21s] (I)       effortLevel            : standard
[11/29 21:04:22     21s] [NR-eGR] minRouteLayer          : 2
[11/29 21:04:22     21s] [NR-eGR] maxRouteLayer          : 5
[11/29 21:04:22     21s] (I)       relaxedTopLayerCeiling : 127
[11/29 21:04:22     21s] (I)       relaxedBottomLayerFloor: 2
[11/29 21:04:22     21s] (I)       numRowsPerGCell        : 7
[11/29 21:04:22     21s] (I)       speedUpLargeDesign     : 0
[11/29 21:04:22     21s] (I)       multiThreadingTA       : 1
[11/29 21:04:22     21s] (I)       blkAwareLayerSwitching : 1
[11/29 21:04:22     21s] (I)       optimizationMode       : false
[11/29 21:04:22     21s] (I)       routeSecondPG          : false
[11/29 21:04:22     21s] (I)       scenicRatioForLayerRelax: 0.00
[11/29 21:04:22     21s] (I)       detourLimitForLayerRelax: 0.00
[11/29 21:04:22     21s] (I)       punchThroughDistance   : 500.00
[11/29 21:04:22     21s] (I)       scenicBound            : 1.15
[11/29 21:04:22     21s] (I)       maxScenicToAvoidBlk    : 100.00
[11/29 21:04:22     21s] (I)       source-to-sink ratio   : 0.00
[11/29 21:04:22     21s] (I)       targetCongestionRatioH : 1.00
[11/29 21:04:22     21s] (I)       targetCongestionRatioV : 1.00
[11/29 21:04:22     21s] (I)       layerCongestionRatio   : 0.70
[11/29 21:04:22     21s] (I)       m1CongestionRatio      : 0.10
[11/29 21:04:22     21s] (I)       m2m3CongestionRatio    : 0.70
[11/29 21:04:22     21s] (I)       localRouteEffort       : 1.00
[11/29 21:04:22     21s] (I)       numSitesBlockedByOneVia: 8.00
[11/29 21:04:22     21s] (I)       supplyScaleFactorH     : 1.00
[11/29 21:04:22     21s] (I)       supplyScaleFactorV     : 1.00
[11/29 21:04:22     21s] (I)       highlight3DOverflowFactor: 0.00
[11/29 21:04:22     21s] (I)       doubleCutViaModelingRatio: 0.00
[11/29 21:04:22     21s] (I)       routeVias              : 
[11/29 21:04:22     21s] (I)       readTROption           : true
[11/29 21:04:22     21s] (I)       extraSpacingFactor     : 1.00
[11/29 21:04:22     21s] [NR-eGR] numTracksPerClockWire  : 0
[11/29 21:04:22     21s] (I)       routeSelectedNetsOnly  : false
[11/29 21:04:22     21s] (I)       clkNetUseMaxDemand     : false
[11/29 21:04:22     21s] (I)       extraDemandForClocks   : 0
[11/29 21:04:22     21s] (I)       steinerRemoveLayers    : false
[11/29 21:04:22     21s] (I)       demoteLayerScenicScale : 1.00
[11/29 21:04:22     21s] (I)       nonpreferLayerCostScale : 100.00
[11/29 21:04:22     21s] (I)       similarTopologyRoutingFast : false
[11/29 21:04:22     21s] (I)       spanningTreeRefinement : false
[11/29 21:04:22     21s] (I)       spanningTreeRefinementAlpha : 0.50
[11/29 21:04:22     21s] (I)       starting read tracks
[11/29 21:04:22     21s] (I)       build grid graph
[11/29 21:04:22     21s] (I)       build grid graph start
[11/29 21:04:22     21s] [NR-eGR] Layer1 has no routable track
[11/29 21:04:22     21s] [NR-eGR] Layer2 has single uniform track structure
[11/29 21:04:22     21s] [NR-eGR] Layer3 has single uniform track structure
[11/29 21:04:22     21s] [NR-eGR] Layer4 has single uniform track structure
[11/29 21:04:22     21s] [NR-eGR] Layer5 has single uniform track structure
[11/29 21:04:22     21s] (I)       build grid graph end
[11/29 21:04:22     21s] (I)       numViaLayers=6
[11/29 21:04:22     21s] (I)       Reading via VIA12_VV for layer: 0 
[11/29 21:04:22     21s] (I)       Reading via VIA2 for layer: 1 
[11/29 21:04:22     21s] (I)       Reading via VIA3 for layer: 2 
[11/29 21:04:22     21s] (I)       Reading via VIA4 for layer: 3 
[11/29 21:04:22     21s] (I)       Reading via VIA5 for layer: 4 
[11/29 21:04:22     21s] (I)       end build via table
[11/29 21:04:22     21s] [NR-eGR] numRoutingBlks=0 numInstBlks=1338 numPGBlocks=514 numBumpBlks=0 numBoundaryFakeBlks=0
[11/29 21:04:22     21s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/29 21:04:22     21s] (I)       readDataFromPlaceDB
[11/29 21:04:22     21s] (I)       Read net information..
[11/29 21:04:22     21s] [NR-eGR] Read numTotalNets=7826  numIgnoredNets=0
[11/29 21:04:22     21s] (I)       Read testcase time = 0.000 seconds
[11/29 21:04:22     21s] 
[11/29 21:04:22     21s] (I)       read default dcut vias
[11/29 21:04:22     21s] (I)       Reading via VIA12_HV for layer: 0 
[11/29 21:04:22     21s] (I)       Reading via VIA2 for layer: 1 
[11/29 21:04:22     21s] (I)       Reading via VIA3 for layer: 2 
[11/29 21:04:22     21s] (I)       Reading via VIA4 for layer: 3 
[11/29 21:04:22     21s] (I)       Reading via VIA5 for layer: 4 
[11/29 21:04:22     21s] (I)       build grid graph start
[11/29 21:04:22     21s] (I)       build grid graph end
[11/29 21:04:22     21s] (I)       Model blockage into capacity
[11/29 21:04:22     21s] (I)       Read numBlocks=13569  numPreroutedWires=0  numCapScreens=0
[11/29 21:04:22     21s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/29 21:04:22     21s] (I)       blocked area on Layer2 : 15620600904600  (210.07%)
[11/29 21:04:22     21s] (I)       blocked area on Layer3 : 7976579143400  (107.27%)
[11/29 21:04:22     21s] (I)       blocked area on Layer4 : 5613271203200  (75.49%)
[11/29 21:04:22     21s] (I)       blocked area on Layer5 : 5466257996800  (73.51%)
[11/29 21:04:22     21s] (I)       Modeling time = 0.000 seconds
[11/29 21:04:22     21s] 
[11/29 21:04:22     21s] (I)       Number of ignored nets = 0
[11/29 21:04:22     21s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/29 21:04:22     21s] (I)       Number of clock nets = 2.  Ignored: No
[11/29 21:04:22     21s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/29 21:04:22     21s] (I)       Number of special nets = 0.  Ignored: Yes
[11/29 21:04:22     21s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/29 21:04:22     21s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/29 21:04:22     21s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/29 21:04:22     21s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/29 21:04:22     21s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/29 21:04:22     21s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 21:04:22     21s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1311.6 MB
[11/29 21:04:22     21s] (I)       Ndr track 0 does not exist
[11/29 21:04:22     21s] (I)       Layer1  viaCost=300.00
[11/29 21:04:22     21s] (I)       Layer2  viaCost=100.00
[11/29 21:04:22     21s] (I)       Layer3  viaCost=100.00
[11/29 21:04:22     21s] (I)       Layer4  viaCost=100.00
[11/29 21:04:22     21s] (I)       ---------------------Grid Graph Info--------------------
[11/29 21:04:22     21s] (I)       routing area        :  (0, 0) - (2552800, 2912800)
[11/29 21:04:22     21s] (I)       core area           :  (491680, 491680) - (2061760, 2420320)
[11/29 21:04:22     21s] (I)       Site Width          :  1120  (dbu)
[11/29 21:04:22     21s] (I)       Row Height          :  7840  (dbu)
[11/29 21:04:22     21s] (I)       GCell Width         : 54880  (dbu)
[11/29 21:04:22     21s] (I)       GCell Height        : 54880  (dbu)
[11/29 21:04:22     21s] (I)       grid                :    47    53     5
[11/29 21:04:22     21s] (I)       vertical capacity   :     0 54880     0 54880     0
[11/29 21:04:22     21s] (I)       horizontal capacity :     0     0 54880     0 54880
[11/29 21:04:22     21s] (I)       Default wire width  :   460   560   560   560   560
[11/29 21:04:22     21s] (I)       Default wire space  :   460   560   560   560   560
[11/29 21:04:22     21s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[11/29 21:04:22     21s] (I)       First Track Coord   :     0   560   560   560   560
[11/29 21:04:22     21s] (I)       Num tracks per GCell: 59.65 49.00 49.00 49.00 49.00
[11/29 21:04:22     21s] (I)       Total num of tracks :     0  2279  2600  2279  2600
[11/29 21:04:22     21s] (I)       Num of masks        :     1     1     1     1     1
[11/29 21:04:22     21s] (I)       Num of trim masks   :     0     0     0     0     0
[11/29 21:04:22     21s] (I)       --------------------------------------------------------
[11/29 21:04:22     21s] 
[11/29 21:04:22     21s] [NR-eGR] ============ Routing rule table ============
[11/29 21:04:22     21s] [NR-eGR] Rule id 0. Nets 7793 
[11/29 21:04:22     21s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/29 21:04:22     21s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[11/29 21:04:22     21s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[11/29 21:04:22     21s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[11/29 21:04:22     21s] [NR-eGR] ========================================
[11/29 21:04:22     21s] [NR-eGR] 
[11/29 21:04:22     21s] (I)       After initializing earlyGlobalRoute syMemory usage = 1311.6 MB
[11/29 21:04:22     21s] (I)       Loading and dumping file time : 0.02 seconds
[11/29 21:04:22     21s] (I)       ============= Initialization =============
[11/29 21:04:22     21s] (I)       numLocalWires=20801  numGlobalNetBranches=4361  numLocalNetBranches=6041
[11/29 21:04:22     21s] (I)       totalPins=23640  totalGlobalPin=8303 (35.12%)
[11/29 21:04:22     21s] (I)       total 2D Cap : 208617 = (109425 H, 99192 V)
[11/29 21:04:22     21s] (I)       ============  Phase 1a Route ============
[11/29 21:04:22     21s] (I)       Phase 1a runs 0.00 seconds
[11/29 21:04:22     21s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/29 21:04:22     21s] (I)       Usage: 7876 = (4017 H, 3859 V) = (3.67% H, 3.89% V) = (1.102e+05um H, 1.059e+05um V)
[11/29 21:04:22     21s] (I)       
[11/29 21:04:22     21s] (I)       ============  Phase 1b Route ============
[11/29 21:04:22     21s] (I)       Usage: 7876 = (4017 H, 3859 V) = (3.67% H, 3.89% V) = (1.102e+05um H, 1.059e+05um V)
[11/29 21:04:22     21s] (I)       
[11/29 21:04:22     21s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.31% V
[11/29 21:04:22     21s] 
[11/29 21:04:22     21s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.26% V
[11/29 21:04:22     21s] Finished Early Global Route rough congestion estimation: mem = 1311.6M
[11/29 21:04:22     21s] earlyGlobalRoute rough estimation gcell size 7 row height
[11/29 21:04:22     21s] Congestion driven padding in post-place stage.
[11/29 21:04:23     21s] Congestion driven padding increases utilization from 0.196 to 0.196
[11/29 21:04:23     21s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1311.6M
[11/29 21:04:23     21s] Global placement CDP skipped at cutLevel 9.
[11/29 21:04:23     21s] Iteration  9: Total net bbox = 1.761e+05 (9.12e+04 8.49e+04)
[11/29 21:04:23     21s]               Est.  stn bbox = 2.290e+05 (1.18e+05 1.11e+05)
[11/29 21:04:23     21s]               cpu = 0:00:01.9 real = 0:00:01.0 mem = 1311.6M
[11/29 21:04:23     22s] nrCritNet: 0.00% ( 0 / 7826 ) cutoffSlk: 214748364.7ps stdDelay: 31.9ps
[11/29 21:04:23     23s] nrCritNet: 0.00% ( 0 / 7826 ) cutoffSlk: 214748364.7ps stdDelay: 31.9ps
[11/29 21:04:23     23s] Iteration 10: Total net bbox = 1.761e+05 (9.12e+04 8.49e+04)
[11/29 21:04:23     23s]               Est.  stn bbox = 2.290e+05 (1.18e+05 1.11e+05)
[11/29 21:04:23     23s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 1279.6M
[11/29 21:04:24     24s] Starting Early Global Route rough congestion estimation: mem = 1312.6M
[11/29 21:04:24     24s] (I)       Reading DB...
[11/29 21:04:24     24s] (I)       before initializing RouteDB syMemory usage = 1312.6 MB
[11/29 21:04:24     24s] (I)       congestionReportName   : 
[11/29 21:04:24     24s] (I)       layerRangeFor2DCongestion : 
[11/29 21:04:24     24s] (I)       buildTerm2TermWires    : 1
[11/29 21:04:24     24s] (I)       doTrackAssignment      : 1
[11/29 21:04:24     24s] (I)       dumpBookshelfFiles     : 0
[11/29 21:04:24     24s] (I)       numThreads             : 4
[11/29 21:04:24     24s] (I)       bufferingAwareRouting  : false
[11/29 21:04:24     24s] [NR-eGR] honorMsvRouteConstraint: false
[11/29 21:04:24     24s] (I)       honorPin               : false
[11/29 21:04:24     24s] (I)       honorPinGuide          : true
[11/29 21:04:24     24s] (I)       honorPartition         : false
[11/29 21:04:24     24s] (I)       allowPartitionCrossover: false
[11/29 21:04:24     24s] (I)       honorSingleEntry       : true
[11/29 21:04:24     24s] (I)       honorSingleEntryStrong : true
[11/29 21:04:24     24s] (I)       handleViaSpacingRule   : false
[11/29 21:04:24     24s] (I)       handleEolSpacingRule   : false
[11/29 21:04:24     24s] (I)       PDConstraint           : none
[11/29 21:04:24     24s] (I)       expBetterNDRHandling   : false
[11/29 21:04:24     24s] [NR-eGR] honorClockSpecNDR      : 0
[11/29 21:04:24     24s] (I)       routingEffortLevel     : 3
[11/29 21:04:24     24s] (I)       effortLevel            : standard
[11/29 21:04:24     24s] [NR-eGR] minRouteLayer          : 2
[11/29 21:04:24     24s] [NR-eGR] maxRouteLayer          : 5
[11/29 21:04:24     24s] (I)       relaxedTopLayerCeiling : 127
[11/29 21:04:24     24s] (I)       relaxedBottomLayerFloor: 2
[11/29 21:04:24     24s] (I)       numRowsPerGCell        : 4
[11/29 21:04:24     24s] (I)       speedUpLargeDesign     : 0
[11/29 21:04:24     24s] (I)       multiThreadingTA       : 1
[11/29 21:04:24     24s] (I)       blkAwareLayerSwitching : 1
[11/29 21:04:24     24s] (I)       optimizationMode       : false
[11/29 21:04:24     24s] (I)       routeSecondPG          : false
[11/29 21:04:24     24s] (I)       scenicRatioForLayerRelax: 0.00
[11/29 21:04:24     24s] (I)       detourLimitForLayerRelax: 0.00
[11/29 21:04:24     24s] (I)       punchThroughDistance   : 500.00
[11/29 21:04:24     24s] (I)       scenicBound            : 1.15
[11/29 21:04:24     24s] (I)       maxScenicToAvoidBlk    : 100.00
[11/29 21:04:24     24s] (I)       source-to-sink ratio   : 0.00
[11/29 21:04:24     24s] (I)       targetCongestionRatioH : 1.00
[11/29 21:04:24     24s] (I)       targetCongestionRatioV : 1.00
[11/29 21:04:24     24s] (I)       layerCongestionRatio   : 0.70
[11/29 21:04:24     24s] (I)       m1CongestionRatio      : 0.10
[11/29 21:04:24     24s] (I)       m2m3CongestionRatio    : 0.70
[11/29 21:04:24     24s] (I)       localRouteEffort       : 1.00
[11/29 21:04:24     24s] (I)       numSitesBlockedByOneVia: 8.00
[11/29 21:04:24     24s] (I)       supplyScaleFactorH     : 1.00
[11/29 21:04:24     24s] (I)       supplyScaleFactorV     : 1.00
[11/29 21:04:24     24s] (I)       highlight3DOverflowFactor: 0.00
[11/29 21:04:24     24s] (I)       doubleCutViaModelingRatio: 0.00
[11/29 21:04:24     24s] (I)       routeVias              : 
[11/29 21:04:24     24s] (I)       readTROption           : true
[11/29 21:04:24     24s] (I)       extraSpacingFactor     : 1.00
[11/29 21:04:24     24s] [NR-eGR] numTracksPerClockWire  : 0
[11/29 21:04:24     24s] (I)       routeSelectedNetsOnly  : false
[11/29 21:04:24     24s] (I)       clkNetUseMaxDemand     : false
[11/29 21:04:24     24s] (I)       extraDemandForClocks   : 0
[11/29 21:04:24     24s] (I)       steinerRemoveLayers    : false
[11/29 21:04:24     24s] (I)       demoteLayerScenicScale : 1.00
[11/29 21:04:24     24s] (I)       nonpreferLayerCostScale : 100.00
[11/29 21:04:24     24s] (I)       similarTopologyRoutingFast : false
[11/29 21:04:24     24s] (I)       spanningTreeRefinement : false
[11/29 21:04:24     24s] (I)       spanningTreeRefinementAlpha : 0.50
[11/29 21:04:24     24s] (I)       starting read tracks
[11/29 21:04:24     24s] (I)       build grid graph
[11/29 21:04:24     24s] (I)       build grid graph start
[11/29 21:04:24     24s] [NR-eGR] Layer1 has no routable track
[11/29 21:04:24     24s] [NR-eGR] Layer2 has single uniform track structure
[11/29 21:04:24     24s] [NR-eGR] Layer3 has single uniform track structure
[11/29 21:04:24     24s] [NR-eGR] Layer4 has single uniform track structure
[11/29 21:04:24     24s] [NR-eGR] Layer5 has single uniform track structure
[11/29 21:04:24     24s] (I)       build grid graph end
[11/29 21:04:24     24s] (I)       numViaLayers=6
[11/29 21:04:24     24s] (I)       Reading via VIA12_VV for layer: 0 
[11/29 21:04:24     24s] (I)       Reading via VIA2 for layer: 1 
[11/29 21:04:24     24s] (I)       Reading via VIA3 for layer: 2 
[11/29 21:04:24     24s] (I)       Reading via VIA4 for layer: 3 
[11/29 21:04:24     24s] (I)       Reading via VIA5 for layer: 4 
[11/29 21:04:24     24s] (I)       end build via table
[11/29 21:04:24     24s] [NR-eGR] numRoutingBlks=0 numInstBlks=1338 numPGBlocks=514 numBumpBlks=0 numBoundaryFakeBlks=0
[11/29 21:04:24     24s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/29 21:04:24     24s] (I)       readDataFromPlaceDB
[11/29 21:04:24     24s] (I)       Read net information..
[11/29 21:04:24     24s] [NR-eGR] Read numTotalNets=7826  numIgnoredNets=0
[11/29 21:04:24     24s] (I)       Read testcase time = 0.000 seconds
[11/29 21:04:24     24s] 
[11/29 21:04:24     24s] (I)       read default dcut vias
[11/29 21:04:24     24s] (I)       Reading via VIA12_HV for layer: 0 
[11/29 21:04:24     24s] (I)       Reading via VIA2 for layer: 1 
[11/29 21:04:24     24s] (I)       Reading via VIA3 for layer: 2 
[11/29 21:04:24     24s] (I)       Reading via VIA4 for layer: 3 
[11/29 21:04:24     24s] (I)       Reading via VIA5 for layer: 4 
[11/29 21:04:24     24s] (I)       build grid graph start
[11/29 21:04:24     24s] (I)       build grid graph end
[11/29 21:04:24     24s] (I)       Model blockage into capacity
[11/29 21:04:24     24s] (I)       Read numBlocks=13569  numPreroutedWires=0  numCapScreens=0
[11/29 21:04:24     24s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/29 21:04:24     24s] (I)       blocked area on Layer2 : 15620600904600  (210.07%)
[11/29 21:04:24     24s] (I)       blocked area on Layer3 : 7976579143400  (107.27%)
[11/29 21:04:24     24s] (I)       blocked area on Layer4 : 5613271203200  (75.49%)
[11/29 21:04:24     24s] (I)       blocked area on Layer5 : 5466257996800  (73.51%)
[11/29 21:04:24     24s] (I)       Modeling time = 0.010 seconds
[11/29 21:04:24     24s] 
[11/29 21:04:24     24s] (I)       Number of ignored nets = 0
[11/29 21:04:24     24s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/29 21:04:24     24s] (I)       Number of clock nets = 2.  Ignored: No
[11/29 21:04:24     24s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/29 21:04:24     24s] (I)       Number of special nets = 0.  Ignored: Yes
[11/29 21:04:24     24s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/29 21:04:24     24s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/29 21:04:24     24s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/29 21:04:24     24s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/29 21:04:24     24s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/29 21:04:24     24s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 21:04:24     24s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1312.6 MB
[11/29 21:04:24     24s] (I)       Ndr track 0 does not exist
[11/29 21:04:24     24s] (I)       Layer1  viaCost=300.00
[11/29 21:04:24     24s] (I)       Layer2  viaCost=100.00
[11/29 21:04:24     24s] (I)       Layer3  viaCost=100.00
[11/29 21:04:24     24s] (I)       Layer4  viaCost=100.00
[11/29 21:04:24     24s] (I)       ---------------------Grid Graph Info--------------------
[11/29 21:04:24     24s] (I)       routing area        :  (0, 0) - (2552800, 2912800)
[11/29 21:04:24     24s] (I)       core area           :  (491680, 491680) - (2061760, 2420320)
[11/29 21:04:24     24s] (I)       Site Width          :  1120  (dbu)
[11/29 21:04:24     24s] (I)       Row Height          :  7840  (dbu)
[11/29 21:04:24     24s] (I)       GCell Width         : 31360  (dbu)
[11/29 21:04:24     24s] (I)       GCell Height        : 31360  (dbu)
[11/29 21:04:24     24s] (I)       grid                :    82    93     5
[11/29 21:04:24     24s] (I)       vertical capacity   :     0 31360     0 31360     0
[11/29 21:04:24     24s] (I)       horizontal capacity :     0     0 31360     0 31360
[11/29 21:04:24     24s] (I)       Default wire width  :   460   560   560   560   560
[11/29 21:04:24     24s] (I)       Default wire space  :   460   560   560   560   560
[11/29 21:04:24     24s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[11/29 21:04:24     24s] (I)       First Track Coord   :     0   560   560   560   560
[11/29 21:04:24     24s] (I)       Num tracks per GCell: 34.09 28.00 28.00 28.00 28.00
[11/29 21:04:24     24s] (I)       Total num of tracks :     0  2279  2600  2279  2600
[11/29 21:04:24     24s] (I)       Num of masks        :     1     1     1     1     1
[11/29 21:04:24     24s] (I)       Num of trim masks   :     0     0     0     0     0
[11/29 21:04:24     24s] (I)       --------------------------------------------------------
[11/29 21:04:24     24s] 
[11/29 21:04:24     24s] [NR-eGR] ============ Routing rule table ============
[11/29 21:04:24     24s] [NR-eGR] Rule id 0. Nets 7793 
[11/29 21:04:24     24s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/29 21:04:24     24s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[11/29 21:04:24     24s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[11/29 21:04:24     24s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[11/29 21:04:24     24s] [NR-eGR] ========================================
[11/29 21:04:24     24s] [NR-eGR] 
[11/29 21:04:24     24s] (I)       After initializing earlyGlobalRoute syMemory usage = 1312.6 MB
[11/29 21:04:24     24s] (I)       Loading and dumping file time : 0.03 seconds
[11/29 21:04:24     24s] (I)       ============= Initialization =============
[11/29 21:04:24     24s] (I)       numLocalWires=15067  numGlobalNetBranches=3414  numLocalNetBranches=4124
[11/29 21:04:24     24s] (I)       totalPins=23640  totalGlobalPin=12427 (52.57%)
[11/29 21:04:24     24s] (I)       total 2D Cap : 370274 = (194855 H, 175419 V)
[11/29 21:04:24     24s] (I)       ============  Phase 1a Route ============
[11/29 21:04:24     24s] (I)       Phase 1a runs 0.00 seconds
[11/29 21:04:24     24s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/29 21:04:24     24s] (I)       Usage: 14901 = (7635 H, 7266 V) = (3.92% H, 4.14% V) = (1.197e+05um H, 1.139e+05um V)
[11/29 21:04:24     24s] (I)       
[11/29 21:04:24     24s] (I)       ============  Phase 1b Route ============
[11/29 21:04:24     24s] (I)       Usage: 14901 = (7635 H, 7266 V) = (3.92% H, 4.14% V) = (1.197e+05um H, 1.139e+05um V)
[11/29 21:04:24     24s] (I)       
[11/29 21:04:24     24s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[11/29 21:04:24     24s] 
[11/29 21:04:24     24s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/29 21:04:24     24s] Finished Early Global Route rough congestion estimation: mem = 1312.6M
[11/29 21:04:24     24s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/29 21:04:24     24s] Congestion driven padding in post-place stage.
[11/29 21:04:24     24s] Congestion driven padding increases utilization from 0.196 to 0.196
[11/29 21:04:24     24s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1312.6M
[11/29 21:04:24     24s] Global placement CDP skipped at cutLevel 11.
[11/29 21:04:24     24s] Iteration 11: Total net bbox = 1.827e+05 (9.32e+04 8.95e+04)
[11/29 21:04:24     24s]               Est.  stn bbox = 2.373e+05 (1.20e+05 1.17e+05)
[11/29 21:04:24     24s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1312.6M
[11/29 21:04:24     24s] nrCritNet: 0.00% ( 0 / 7826 ) cutoffSlk: 214748364.7ps stdDelay: 31.9ps
[11/29 21:04:25     25s] nrCritNet: 0.00% ( 0 / 7826 ) cutoffSlk: 214748364.7ps stdDelay: 31.9ps
[11/29 21:04:25     25s] Iteration 12: Total net bbox = 1.827e+05 (9.32e+04 8.95e+04)
[11/29 21:04:25     25s]               Est.  stn bbox = 2.373e+05 (1.20e+05 1.17e+05)
[11/29 21:04:25     25s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1280.6M
[11/29 21:04:26     29s] Iteration 13: Total net bbox = 1.960e+05 (9.77e+04 9.83e+04)
[11/29 21:04:26     29s]               Est.  stn bbox = 2.492e+05 (1.24e+05 1.25e+05)
[11/29 21:04:26     29s]               cpu = 0:00:04.3 real = 0:00:01.0 mem = 1319.6M
[11/29 21:04:26     29s] Iteration 14: Total net bbox = 1.960e+05 (9.77e+04 9.83e+04)
[11/29 21:04:26     29s]               Est.  stn bbox = 2.492e+05 (1.24e+05 1.25e+05)
[11/29 21:04:26     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1319.6M
[11/29 21:04:26     29s] *** cost = 1.960e+05 (9.77e+04 9.83e+04) (cpu for global=0:00:14.8) real=0:00:07.0***
[11/29 21:04:26     29s] Placement multithread real runtime: 0:00:07.0 with 4 threads.
[11/29 21:04:26     29s] Info: 1 clock gating cells identified, 0 (on average) moved
[11/29 21:04:26     29s] Solver runtime cpu: 0:00:10.4 real: 0:00:03.2
[11/29 21:04:26     29s] Core Placement runtime cpu: 0:00:11.0 real: 0:00:04.0
[11/29 21:04:26     29s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/29 21:04:26     29s] Type 'man IMPSP-9025' for more detail.
[11/29 21:04:26     29s] #spOpts: N=180 mergeVia=F 
[11/29 21:04:26     29s] Core basic site is core7T
[11/29 21:04:26     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 21:04:26     29s] *** Starting refinePlace (0:00:29.8 mem=1319.6M) ***
[11/29 21:04:26     29s] Total net bbox length = 1.960e+05 (9.769e+04 9.834e+04) (ext = 2.484e+03)
[11/29 21:04:26     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/29 21:04:26     29s] Starting refinePlace ...
[11/29 21:04:26     29s] default core: bins with density >  0.75 =    0 % ( 0 / 525 )
[11/29 21:04:26     29s] Density distribution unevenness ratio = 69.320%
[11/29 21:04:26     29s]   Spread Effort: high, standalone mode, useDDP on.
[11/29 21:04:26     29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1319.6MB) @(0:00:29.8 - 0:00:29.9).
[11/29 21:04:26     29s] Move report: preRPlace moves 7785 insts, mean move: 1.20 um, max move: 4.65 um
[11/29 21:04:26     29s] 	Max move on inst (s_top/sw/U234): (533.31, 764.98) --> (530.88, 767.20)
[11/29 21:04:26     29s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[11/29 21:04:26     29s] wireLenOptFixPriorityInst 0 inst fixed
[11/29 21:04:26     29s] tweakage running in 4 threads.
[11/29 21:04:26     29s] Placement tweakage begins.
[11/29 21:04:26     29s] wire length = 2.588e+05
[11/29 21:04:27     30s] wire length = 2.497e+05
[11/29 21:04:27     30s] Placement tweakage ends.
[11/29 21:04:27     30s] Move report: tweak moves 1511 insts, mean move: 6.37 um, max move: 42.56 um
[11/29 21:04:27     30s] 	Max move on inst (s_top/mem/U2092): (671.44, 916.16) --> (664.16, 880.88)
[11/29 21:04:27     30s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1319.6MB) @(0:00:29.9 - 0:00:31.0).
[11/29 21:04:27     31s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/29 21:04:27     31s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1319.6MB) @(0:00:31.0 - 0:00:31.0).
[11/29 21:04:27     31s] Move report: Detail placement moves 7785 insts, mean move: 2.25 um, max move: 43.93 um
[11/29 21:04:27     31s] 	Max move on inst (s_top/mem/U2092): (671.20, 917.76) --> (664.16, 880.88)
[11/29 21:04:27     31s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1319.6MB
[11/29 21:04:27     31s] Statistics of distance of Instance movement in refine placement:
[11/29 21:04:27     31s]   maximum (X+Y) =        43.93 um
[11/29 21:04:27     31s]   inst (s_top/mem/U2092) with max move: (671.204, 917.763) -> (664.16, 880.88)
[11/29 21:04:27     31s]   mean    (X+Y) =         2.25 um
[11/29 21:04:27     31s] Total instances flipped for WireLenOpt: 344
[11/29 21:04:27     31s] Summary Report:
[11/29 21:04:27     31s] Instances move: 7785 (out of 7785 movable)
[11/29 21:04:27     31s] Instances flipped: 0
[11/29 21:04:27     31s] Mean displacement: 2.25 um
[11/29 21:04:27     31s] Max displacement: 43.93 um (Instance: s_top/mem/U2092) (671.204, 917.763) -> (664.16, 880.88)
[11/29 21:04:27     31s] 	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
[11/29 21:04:27     31s] Total instances moved : 7785
[11/29 21:04:27     31s] Total net bbox length = 1.902e+05 (9.170e+04 9.848e+04) (ext = 2.414e+03)
[11/29 21:04:27     31s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1319.6MB
[11/29 21:04:27     31s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1319.6MB) @(0:00:29.8 - 0:00:31.0).
[11/29 21:04:27     31s] *** Finished refinePlace (0:00:31.0 mem=1319.6M) ***
[11/29 21:04:27     31s] *** End of Placement (cpu=0:00:16.7, real=0:00:09.0, mem=1319.6M) ***
[11/29 21:04:27     31s] #spOpts: N=180 mergeVia=F 
[11/29 21:04:27     31s] Core basic site is core7T
[11/29 21:04:27     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 21:04:27     31s] default core: bins with density >  0.75 =    0 % ( 0 / 525 )
[11/29 21:04:27     31s] Density distribution unevenness ratio = 69.309%
[11/29 21:04:27     31s] *** Free Virtual Timing Model ...(mem=1319.6M)
[11/29 21:04:27     31s] Starting IO pin assignment...
[11/29 21:04:27     31s] Starting congestion repair ...
[11/29 21:04:27     31s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[11/29 21:04:27     31s] Starting Early Global Route congestion estimation: mem = 1305.4M
[11/29 21:04:27     31s] (I)       Reading DB...
[11/29 21:04:27     31s] (I)       before initializing RouteDB syMemory usage = 1305.4 MB
[11/29 21:04:27     31s] (I)       congestionReportName   : 
[11/29 21:04:27     31s] (I)       layerRangeFor2DCongestion : 
[11/29 21:04:27     31s] (I)       buildTerm2TermWires    : 1
[11/29 21:04:27     31s] (I)       doTrackAssignment      : 1
[11/29 21:04:27     31s] (I)       dumpBookshelfFiles     : 0
[11/29 21:04:27     31s] (I)       numThreads             : 4
[11/29 21:04:27     31s] (I)       bufferingAwareRouting  : false
[11/29 21:04:27     31s] [NR-eGR] honorMsvRouteConstraint: false
[11/29 21:04:27     31s] (I)       honorPin               : false
[11/29 21:04:27     31s] (I)       honorPinGuide          : true
[11/29 21:04:27     31s] (I)       honorPartition         : false
[11/29 21:04:27     31s] (I)       allowPartitionCrossover: false
[11/29 21:04:27     31s] (I)       honorSingleEntry       : true
[11/29 21:04:27     31s] (I)       honorSingleEntryStrong : true
[11/29 21:04:27     31s] (I)       handleViaSpacingRule   : false
[11/29 21:04:27     31s] (I)       handleEolSpacingRule   : false
[11/29 21:04:27     31s] (I)       PDConstraint           : none
[11/29 21:04:27     31s] (I)       expBetterNDRHandling   : false
[11/29 21:04:27     31s] [NR-eGR] honorClockSpecNDR      : 0
[11/29 21:04:27     31s] (I)       routingEffortLevel     : 3
[11/29 21:04:27     31s] (I)       effortLevel            : standard
[11/29 21:04:27     31s] [NR-eGR] minRouteLayer          : 2
[11/29 21:04:27     31s] [NR-eGR] maxRouteLayer          : 5
[11/29 21:04:27     31s] (I)       relaxedTopLayerCeiling : 127
[11/29 21:04:27     31s] (I)       relaxedBottomLayerFloor: 2
[11/29 21:04:27     31s] (I)       numRowsPerGCell        : 1
[11/29 21:04:27     31s] (I)       speedUpLargeDesign     : 0
[11/29 21:04:27     31s] (I)       multiThreadingTA       : 1
[11/29 21:04:27     31s] (I)       blkAwareLayerSwitching : 1
[11/29 21:04:27     31s] (I)       optimizationMode       : false
[11/29 21:04:27     31s] (I)       routeSecondPG          : false
[11/29 21:04:27     31s] (I)       scenicRatioForLayerRelax: 0.00
[11/29 21:04:27     31s] (I)       detourLimitForLayerRelax: 0.00
[11/29 21:04:27     31s] (I)       punchThroughDistance   : 500.00
[11/29 21:04:27     31s] (I)       scenicBound            : 1.15
[11/29 21:04:27     31s] (I)       maxScenicToAvoidBlk    : 100.00
[11/29 21:04:27     31s] (I)       source-to-sink ratio   : 0.00
[11/29 21:04:27     31s] (I)       targetCongestionRatioH : 1.00
[11/29 21:04:27     31s] (I)       targetCongestionRatioV : 1.00
[11/29 21:04:27     31s] (I)       layerCongestionRatio   : 0.70
[11/29 21:04:27     31s] (I)       m1CongestionRatio      : 0.10
[11/29 21:04:27     31s] (I)       m2m3CongestionRatio    : 0.70
[11/29 21:04:27     31s] (I)       localRouteEffort       : 1.00
[11/29 21:04:27     31s] (I)       numSitesBlockedByOneVia: 8.00
[11/29 21:04:27     31s] (I)       supplyScaleFactorH     : 1.00
[11/29 21:04:27     31s] (I)       supplyScaleFactorV     : 1.00
[11/29 21:04:27     31s] (I)       highlight3DOverflowFactor: 0.00
[11/29 21:04:27     31s] (I)       doubleCutViaModelingRatio: 0.00
[11/29 21:04:27     31s] (I)       routeVias              : 
[11/29 21:04:27     31s] (I)       readTROption           : true
[11/29 21:04:27     31s] (I)       extraSpacingFactor     : 1.00
[11/29 21:04:27     31s] [NR-eGR] numTracksPerClockWire  : 0
[11/29 21:04:27     31s] (I)       routeSelectedNetsOnly  : false
[11/29 21:04:27     31s] (I)       clkNetUseMaxDemand     : false
[11/29 21:04:27     31s] (I)       extraDemandForClocks   : 0
[11/29 21:04:27     31s] (I)       steinerRemoveLayers    : false
[11/29 21:04:27     31s] (I)       demoteLayerScenicScale : 1.00
[11/29 21:04:27     31s] (I)       nonpreferLayerCostScale : 100.00
[11/29 21:04:27     31s] (I)       similarTopologyRoutingFast : false
[11/29 21:04:27     31s] (I)       spanningTreeRefinement : false
[11/29 21:04:27     31s] (I)       spanningTreeRefinementAlpha : 0.50
[11/29 21:04:27     31s] (I)       starting read tracks
[11/29 21:04:27     31s] (I)       build grid graph
[11/29 21:04:27     31s] (I)       build grid graph start
[11/29 21:04:27     31s] [NR-eGR] Layer1 has no routable track
[11/29 21:04:27     31s] [NR-eGR] Layer2 has single uniform track structure
[11/29 21:04:27     31s] [NR-eGR] Layer3 has single uniform track structure
[11/29 21:04:27     31s] [NR-eGR] Layer4 has single uniform track structure
[11/29 21:04:27     31s] [NR-eGR] Layer5 has single uniform track structure
[11/29 21:04:27     31s] (I)       build grid graph end
[11/29 21:04:27     31s] (I)       numViaLayers=6
[11/29 21:04:27     31s] (I)       Reading via VIA12_VV for layer: 0 
[11/29 21:04:27     31s] (I)       Reading via VIA2 for layer: 1 
[11/29 21:04:27     31s] (I)       Reading via VIA3 for layer: 2 
[11/29 21:04:27     31s] (I)       Reading via VIA4 for layer: 3 
[11/29 21:04:27     31s] (I)       Reading via VIA5 for layer: 4 
[11/29 21:04:27     31s] (I)       end build via table
[11/29 21:04:27     31s] [NR-eGR] numRoutingBlks=0 numInstBlks=1338 numPGBlocks=514 numBumpBlks=0 numBoundaryFakeBlks=0
[11/29 21:04:27     31s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/29 21:04:27     31s] (I)       readDataFromPlaceDB
[11/29 21:04:27     31s] (I)       Read net information..
[11/29 21:04:27     31s] [NR-eGR] Read numTotalNets=7826  numIgnoredNets=0
[11/29 21:04:27     31s] (I)       Read testcase time = 0.000 seconds
[11/29 21:04:27     31s] 
[11/29 21:04:27     31s] (I)       read default dcut vias
[11/29 21:04:27     31s] (I)       Reading via VIA12_HV for layer: 0 
[11/29 21:04:27     31s] (I)       Reading via VIA2 for layer: 1 
[11/29 21:04:27     31s] (I)       Reading via VIA3 for layer: 2 
[11/29 21:04:27     31s] (I)       Reading via VIA4 for layer: 3 
[11/29 21:04:27     31s] (I)       Reading via VIA5 for layer: 4 
[11/29 21:04:27     31s] (I)       build grid graph start
[11/29 21:04:27     31s] (I)       build grid graph end
[11/29 21:04:27     31s] (I)       Model blockage into capacity
[11/29 21:04:27     31s] (I)       Read numBlocks=13569  numPreroutedWires=0  numCapScreens=0
[11/29 21:04:27     31s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/29 21:04:27     31s] (I)       blocked area on Layer2 : 15620600904600  (210.07%)
[11/29 21:04:27     31s] (I)       blocked area on Layer3 : 7976579143400  (107.27%)
[11/29 21:04:27     31s] (I)       blocked area on Layer4 : 5613271203200  (75.49%)
[11/29 21:04:27     31s] (I)       blocked area on Layer5 : 5466257996800  (73.51%)
[11/29 21:04:27     31s] (I)       Modeling time = 0.010 seconds
[11/29 21:04:27     31s] 
[11/29 21:04:27     31s] (I)       Number of ignored nets = 0
[11/29 21:04:27     31s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/29 21:04:27     31s] (I)       Number of clock nets = 2.  Ignored: No
[11/29 21:04:27     31s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/29 21:04:27     31s] (I)       Number of special nets = 0.  Ignored: Yes
[11/29 21:04:27     31s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/29 21:04:27     31s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/29 21:04:27     31s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/29 21:04:27     31s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/29 21:04:27     31s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/29 21:04:27     31s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 21:04:27     31s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1305.4 MB
[11/29 21:04:27     31s] (I)       Ndr track 0 does not exist
[11/29 21:04:27     31s] (I)       Layer1  viaCost=300.00
[11/29 21:04:27     31s] (I)       Layer2  viaCost=100.00
[11/29 21:04:27     31s] (I)       Layer3  viaCost=100.00
[11/29 21:04:27     31s] (I)       Layer4  viaCost=100.00
[11/29 21:04:27     31s] (I)       ---------------------Grid Graph Info--------------------
[11/29 21:04:27     31s] (I)       routing area        :  (0, 0) - (2552800, 2912800)
[11/29 21:04:27     31s] (I)       core area           :  (491680, 491680) - (2061760, 2420320)
[11/29 21:04:27     31s] (I)       Site Width          :  1120  (dbu)
[11/29 21:04:27     31s] (I)       Row Height          :  7840  (dbu)
[11/29 21:04:27     31s] (I)       GCell Width         :  7840  (dbu)
[11/29 21:04:27     31s] (I)       GCell Height        :  7840  (dbu)
[11/29 21:04:27     31s] (I)       grid                :   325   371     5
[11/29 21:04:27     31s] (I)       vertical capacity   :     0  7840     0  7840     0
[11/29 21:04:27     31s] (I)       horizontal capacity :     0     0  7840     0  7840
[11/29 21:04:27     31s] (I)       Default wire width  :   460   560   560   560   560
[11/29 21:04:27     31s] (I)       Default wire space  :   460   560   560   560   560
[11/29 21:04:27     31s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[11/29 21:04:27     31s] (I)       First Track Coord   :     0   560   560   560   560
[11/29 21:04:27     31s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[11/29 21:04:27     31s] (I)       Total num of tracks :     0  2279  2600  2279  2600
[11/29 21:04:27     31s] (I)       Num of masks        :     1     1     1     1     1
[11/29 21:04:27     31s] (I)       Num of trim masks   :     0     0     0     0     0
[11/29 21:04:27     31s] (I)       --------------------------------------------------------
[11/29 21:04:27     31s] 
[11/29 21:04:27     31s] [NR-eGR] ============ Routing rule table ============
[11/29 21:04:27     31s] [NR-eGR] Rule id 0. Nets 7793 
[11/29 21:04:27     31s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/29 21:04:27     31s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[11/29 21:04:27     31s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[11/29 21:04:27     31s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[11/29 21:04:27     31s] [NR-eGR] ========================================
[11/29 21:04:27     31s] [NR-eGR] 
[11/29 21:04:27     31s] (I)       After initializing earlyGlobalRoute syMemory usage = 1305.4 MB
[11/29 21:04:27     31s] (I)       Loading and dumping file time : 0.05 seconds
[11/29 21:04:27     31s] (I)       ============= Initialization =============
[11/29 21:04:27     31s] (I)       totalPins=23640  totalGlobalPin=23385 (98.92%)
[11/29 21:04:27     31s] (I)       total 2D Cap : 1470279 = (773263 H, 697016 V)
[11/29 21:04:27     31s] [NR-eGR] Layer group 1: route 7793 net(s) in layer range [2, 5]
[11/29 21:04:27     31s] (I)       ============  Phase 1a Route ============
[11/29 21:04:27     31s] (I)       Phase 1a runs 0.01 seconds
[11/29 21:04:27     31s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/29 21:04:27     31s] (I)       Usage: 62010 = (30586 H, 31424 V) = (3.96% H, 4.51% V) = (1.199e+05um H, 1.232e+05um V)
[11/29 21:04:27     31s] (I)       
[11/29 21:04:27     31s] (I)       ============  Phase 1b Route ============
[11/29 21:04:27     31s] (I)       Phase 1b runs 0.01 seconds
[11/29 21:04:27     31s] (I)       Usage: 62013 = (30589 H, 31424 V) = (3.96% H, 4.51% V) = (1.199e+05um H, 1.232e+05um V)
[11/29 21:04:27     31s] (I)       
[11/29 21:04:27     31s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.430910e+05um
[11/29 21:04:27     31s] (I)       ============  Phase 1c Route ============
[11/29 21:04:27     31s] (I)       Level2 Grid: 65 x 75
[11/29 21:04:27     31s] (I)       Phase 1c runs 0.00 seconds
[11/29 21:04:27     31s] (I)       Usage: 62013 = (30589 H, 31424 V) = (3.96% H, 4.51% V) = (1.199e+05um H, 1.232e+05um V)
[11/29 21:04:27     31s] (I)       
[11/29 21:04:27     31s] (I)       ============  Phase 1d Route ============
[11/29 21:04:27     31s] (I)       Phase 1d runs 0.00 seconds
[11/29 21:04:27     31s] (I)       Usage: 62014 = (30590 H, 31424 V) = (3.96% H, 4.51% V) = (1.199e+05um H, 1.232e+05um V)
[11/29 21:04:27     31s] (I)       
[11/29 21:04:27     31s] (I)       ============  Phase 1e Route ============
[11/29 21:04:27     31s] (I)       Phase 1e runs 0.00 seconds
[11/29 21:04:27     31s] (I)       Usage: 62014 = (30590 H, 31424 V) = (3.96% H, 4.51% V) = (1.199e+05um H, 1.232e+05um V)
[11/29 21:04:27     31s] (I)       
[11/29 21:04:27     31s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.430949e+05um
[11/29 21:04:27     31s] [NR-eGR] 
[11/29 21:04:27     31s] (I)       ============  Phase 1l Route ============
[11/29 21:04:27     31s] (I)       Phase 1l runs 0.01 seconds
[11/29 21:04:27     31s] (I)       
[11/29 21:04:27     31s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/29 21:04:27     31s] [NR-eGR]                OverCon            
[11/29 21:04:27     31s] [NR-eGR]                 #Gcell     %Gcell
[11/29 21:04:27     31s] [NR-eGR] Layer              (2)    OverCon 
[11/29 21:04:27     31s] [NR-eGR] ------------------------------------
[11/29 21:04:27     31s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/29 21:04:27     31s] [NR-eGR] Layer2     110( 0.21%)   ( 0.21%) 
[11/29 21:04:27     31s] [NR-eGR] Layer3       1( 0.00%)   ( 0.00%) 
[11/29 21:04:27     31s] [NR-eGR] Layer4       1( 0.00%)   ( 0.00%) 
[11/29 21:04:27     31s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/29 21:04:27     31s] [NR-eGR] ------------------------------------
[11/29 21:04:27     31s] [NR-eGR] Total      112( 0.05%)   ( 0.05%) 
[11/29 21:04:27     31s] [NR-eGR] 
[11/29 21:04:27     31s] (I)       Total Global Routing Runtime: 0.06 seconds
[11/29 21:04:27     31s] (I)       total 2D Cap : 1475430 = (775338 H, 700092 V)
[11/29 21:04:27     31s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/29 21:04:27     31s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/29 21:04:27     31s] Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1305.4M
[11/29 21:04:27     31s] [hotspot] +------------+---------------+---------------+
[11/29 21:04:27     31s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 21:04:27     31s] [hotspot] +------------+---------------+---------------+
[11/29 21:04:27     31s] [hotspot] | normalized |          0.00 |          0.00 |
[11/29 21:04:27     31s] [hotspot] +------------+---------------+---------------+
[11/29 21:04:27     31s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/29 21:04:27     31s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/29 21:04:27     31s] Skipped repairing congestion.
[11/29 21:04:27     31s] Starting Early Global Route wiring: mem = 1305.4M
[11/29 21:04:27     31s] (I)       ============= track Assignment ============
[11/29 21:04:27     31s] (I)       extract Global 3D Wires
[11/29 21:04:27     31s] (I)       Extract Global WL : time=0.00
[11/29 21:04:27     31s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/29 21:04:27     31s] (I)       Initialization real time=0.00 seconds
[11/29 21:04:27     31s] (I)       Run Multi-thread track assignment
[11/29 21:04:27     31s] (I)       merging nets...
[11/29 21:04:27     31s] (I)       merging nets done
[11/29 21:04:27     31s] (I)       Kernel real time=0.02 seconds
[11/29 21:04:27     31s] (I)       End Greedy Track Assignment
[11/29 21:04:27     31s] [NR-eGR] --------------------------------------------------------------------------
[11/29 21:04:27     31s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 23607
[11/29 21:04:27     31s] [NR-eGR] Layer2(METAL2)(V) length: 6.115853e+04um, number of vias: 30000
[11/29 21:04:27     31s] [NR-eGR] Layer3(METAL3)(H) length: 9.361912e+04um, number of vias: 6550
[11/29 21:04:27     31s] [NR-eGR] Layer4(METAL4)(V) length: 7.123451e+04um, number of vias: 1449
[11/29 21:04:27     31s] [NR-eGR] Layer5(METAL5)(H) length: 2.991604e+04um, number of vias: 0
[11/29 21:04:27     31s] [NR-eGR] Total length: 2.559282e+05um, number of vias: 61606
[11/29 21:04:27     31s] [NR-eGR] --------------------------------------------------------------------------
[11/29 21:04:27     31s] [NR-eGR] Total clock nets wire length: 6.808860e+03um 
[11/29 21:04:27     31s] [NR-eGR] --------------------------------------------------------------------------
[11/29 21:04:27     31s] Early Global Route wiring runtime: 0.13 seconds, mem = 1269.6M
[11/29 21:04:27     31s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[11/29 21:04:27     31s] *** Finishing placeDesign default flow ***
[11/29 21:04:27     31s] **placeDesign ... cpu = 0: 0:18, real = 0: 0: 9, mem = 1269.6M **
[11/29 21:04:27     31s] 
[11/29 21:04:27     31s] *** Summary of all messages that are not suppressed in this session:
[11/29 21:04:27     31s] Severity  ID               Count  Summary                                  
[11/29 21:04:27     31s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/29 21:04:27     31s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/29 21:04:27     31s] *** Message Summary: 2 warning(s), 0 error(s)
[11/29 21:04:27     31s] 
[11/29 21:04:27     31s] <CMD> setDrawView place
[11/29 21:04:27     31s] <CMD> checkPlace ./RPT/place.rpt
[11/29 21:04:27     31s] #spOpts: N=180 
[11/29 21:04:27     31s] Core basic site is core7T
[11/29 21:04:27     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 21:04:27     31s] Begin checking placement ... (start mem=1269.6M, init mem=1269.6M)
[11/29 21:04:27     31s] *info: Placed = 7785          
[11/29 21:04:27     31s] *info: Unplaced = 0           
[11/29 21:04:27     31s] Placement Density:15.86%(119968/756567)
[11/29 21:04:27     31s] Placement Density (including fixed std cells):15.86%(119968/756567)
[11/29 21:04:27     31s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1269.6M)
[11/29 21:04:27     31s] <CMD> saveDesign DBS/snake_top-placed.enc
[11/29 21:04:27     31s] #% Begin save design ... (date=11/29 21:04:27, mem=961.0M)
[11/29 21:04:27     31s] % Begin Save netlist data ... (date=11/29 21:04:27, mem=895.1M)
[11/29 21:04:27     31s] Writing Binary DB to DBS/snake_top-placed.enc.dat.tmp/snake_top_top.v.bin in single-threaded mode...
[11/29 21:04:27     31s] % End Save netlist data ... (date=11/29 21:04:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=897.2M, current mem=897.2M)
[11/29 21:04:27     31s] % Begin Save AAE data ... (date=11/29 21:04:27, mem=897.2M)
[11/29 21:04:27     31s] Saving AAE Data ...
[11/29 21:04:27     31s] % End Save AAE data ... (date=11/29 21:04:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=897.2M, current mem=897.2M)
[11/29 21:04:27     31s] % Begin Save clock tree data ... (date=11/29 21:04:27, mem=897.3M)
[11/29 21:04:27     31s] % End Save clock tree data ... (date=11/29 21:04:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=897.3M, current mem=897.3M)
[11/29 21:04:27     31s] Saving preference file DBS/snake_top-placed.enc.dat.tmp/gui.pref.tcl ...
[11/29 21:04:28     31s] Saving mode setting ...
[11/29 21:04:28     31s] Saving global file ...
[11/29 21:04:28     31s] Saving symbol-table file in separate thread ...
[11/29 21:04:28     31s] Saving Drc markers ...
[11/29 21:04:28     31s] ... No Drc file written since there is no markers found.
[11/29 21:04:28     31s] % Begin Save routing data ... (date=11/29 21:04:28, mem=897.3M)
[11/29 21:04:28     31s] Saving route file ...
[11/29 21:04:28     31s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1275.6M) ***
[11/29 21:04:28     31s] % End Save routing data ... (date=11/29 21:04:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=898.4M, current mem=898.4M)
[11/29 21:04:28     31s] Saving floorplan file in separate thread ...
[11/29 21:04:28     31s] Saving PG Conn file in separate thread ...
[11/29 21:04:28     31s] Saving placement file in separate thread ...
[11/29 21:04:28     31s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[11/29 21:04:28     31s] ** Saving stdCellPlacement_binary (version# 1) ...
[11/29 21:04:28     31s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1275.6M) ***
[11/29 21:04:28     31s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[11/29 21:04:28     31s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[11/29 21:04:28     31s] Saving property file DBS/snake_top-placed.enc.dat.tmp/snake_top_top.prop
[11/29 21:04:28     31s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1275.6M) ***
[11/29 21:04:28     31s] % Begin Save power constraints data ... (date=11/29 21:04:28, mem=898.7M)
[11/29 21:04:28     31s] % End Save power constraints data ... (date=11/29 21:04:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=898.7M, current mem=898.7M)
[11/29 21:04:28     31s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[11/29 21:04:28     31s] Generated self-contained design snake_top-placed.enc.dat.tmp
[11/29 21:04:28     31s] #% End save design ... (date=11/29 21:04:28, total cpu=0:00:00.3, real=0:00:01.0, peak res=961.0M, current mem=896.6M)
[11/29 21:04:28     31s] *** Message Summary: 0 warning(s), 0 error(s)
[11/29 21:04:28     31s] 
[11/29 21:04:28     31s] <CMD> setMultiCpuUsage -localCpu 4 -keepLicense true -acquireLicense 4
[11/29 21:04:28     31s] Setting releaseMultiCpuLicenseMode to false.
[11/29 21:04:28     31s] <CMD> create_route_type -name clkroute -top_preferred_layer 5
[11/29 21:04:28     31s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[11/29 21:04:28     31s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[11/29 21:04:28     31s] <CMD> set_ccopt_property buffer_cells BUFX1
[11/29 21:04:28     31s] <CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
[11/29 21:04:28     31s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[11/29 21:04:28     31s] Creating clock tree spec for modes (timing configs): constraint
[11/29 21:04:28     31s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/29 21:04:28     31s] Reset timing graph...
[11/29 21:04:28     31s] Ignoring AAE DB Resetting ...
[11/29 21:04:28     31s] Reset timing graph done.
[11/29 21:04:28     31s] Ignoring AAE DB Resetting ...
[11/29 21:04:28     31s] Analyzing clock structure...
[11/29 21:04:28     31s] Analyzing clock structure done.
[11/29 21:04:28     31s] Reset timing graph...
[11/29 21:04:28     31s] Ignoring AAE DB Resetting ...
[11/29 21:04:28     31s] Reset timing graph done.
[11/29 21:04:28     31s] Wrote: ccopt.spec
[11/29 21:04:28     31s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/29 21:04:28     31s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[11/29 21:04:28     31s] Extracting original clock gating for clk...
[11/29 21:04:28     31s]   clock_tree clk contains 566 sinks and 0 clock gates.
[11/29 21:04:28     31s]   Extraction for clk complete.
[11/29 21:04:28     31s] Extracting original clock gating for clk done.
[11/29 21:04:28     31s] <CMD> set_ccopt_property clock_period -pin clk 20
[11/29 21:04:28     31s] <CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
[11/29 21:04:28     31s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
[11/29 21:04:28     31s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
[11/29 21:04:28     31s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
[11/29 21:04:28     31s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
[11/29 21:04:28     31s] <CMD> check_ccopt_clock_tree_convergence
[11/29 21:04:28     31s] Checking clock tree convergence...
[11/29 21:04:28     31s] Checking clock tree convergence done.
[11/29 21:04:28     31s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/29 21:04:28     31s] <CMD> ccopt_design -cts
[11/29 21:04:28     31s] Runtime...
[11/29 21:04:28     31s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/29 21:04:28     31s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/29 21:04:28     31s] Set place::cacheFPlanSiteMark to 1
[11/29 21:04:28     31s] CCOpt::Phase::Initialization...
[11/29 21:04:28     31s] Check Prerequisites...
[11/29 21:04:28     31s] Leaving CCOpt scope - CheckPlace...
[11/29 21:04:28     31s] #spOpts: N=180 
[11/29 21:04:28     31s] Core basic site is core7T
[11/29 21:04:28     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 21:04:28     31s] Begin checking placement ... (start mem=1288.4M, init mem=1288.4M)
[11/29 21:04:28     31s] *info: Placed = 7785          
[11/29 21:04:28     31s] *info: Unplaced = 0           
[11/29 21:04:28     31s] Placement Density:15.86%(119968/756567)
[11/29 21:04:28     31s] Placement Density (including fixed std cells):15.86%(119968/756567)
[11/29 21:04:28     31s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1288.4M)
[11/29 21:04:28     31s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 21:04:28     31s] Innovus will update I/O latencies
[11/29 21:04:28     31s] All good
[11/29 21:04:28     31s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 21:04:28     31s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 21:04:28     31s] Executing ccopt post-processing.
[11/29 21:04:28     31s] Synthesizing clock trees with CCOpt...
[11/29 21:04:28     31s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 21:04:28     31s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[11/29 21:04:28     31s] **ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before running 'ccopt_legacy_synth_clock_trees'.
report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 21:04:28     31s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[11/29 21:04:28     31s] Set place::cacheFPlanSiteMark to 0
[11/29 21:04:28     31s] 
[11/29 21:04:28     31s] *** Summary of all messages that are not suppressed in this session:
[11/29 21:04:28     31s] Severity  ID               Count  Summary                                  
[11/29 21:04:28     31s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[11/29 21:04:28     31s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[11/29 21:04:28     31s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before runnin...
[11/29 21:04:28     31s] *** Message Summary: 1 warning(s), 2 error(s)
[11/29 21:04:28     31s] 
[11/29 21:04:28     31s] 
[11/29 21:04:48     33s] 
[11/29 21:04:48     33s] *** Memory Usage v#1 (Current mem = 1288.445M, initial mem = 187.676M) ***
[11/29 21:04:48     33s] 
[11/29 21:04:48     33s] *** Summary of all messages that are not suppressed in this session:
[11/29 21:04:48     33s] Severity  ID               Count  Summary                                  
[11/29 21:04:48     33s] WARNING   IMPLF-200           41  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/29 21:04:48     33s] WARNING   IMPLF-201           27  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/29 21:04:48     33s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/29 21:04:48     33s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/29 21:04:48     33s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[11/29 21:04:48     33s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[11/29 21:04:48     33s] WARNING   IMPDB-2504           1  Cell '%s' is instantiated in the Verilog...
[11/29 21:04:48     33s] WARNING   IMPECO-560           2  The netlist is not unique, because the m...
[11/29 21:04:48     33s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/29 21:04:48     33s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[11/29 21:04:48     33s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[11/29 21:04:48     33s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/29 21:04:48     33s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[11/29 21:04:48     33s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before runnin...
[11/29 21:04:48     33s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[11/29 21:04:48     33s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/29 21:04:48     33s] *** Message Summary: 109 warning(s), 2 error(s)
[11/29 21:04:48     33s] 
[11/29 21:04:48     33s] --- Ending "Innovus" (totcpu=0:00:33.7, real=0:01:35, mem=1288.4M) ---
