module DM_FlipFlop (
input  wire        clk,
input  wire [31:0] in1,  
input  wire [31:0] in2,  
input  wire        wei,

output wire [31:0] out1, 
output wire [31:0] out2, 
output wire        weo  
  );
  
always@(posedge clk)
begin
 out1=in1;
 out2=in2;
 weo=wei;

end  
  
endmodule