

================================================================
== Vivado HLS Report for 'conv3padding712'
================================================================
* Date:           Tue May 10 21:16:00 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+------+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_stream_out_data_1_fu_151  |stream_out_data_1  |        1|     3940| 4.000 ns | 15.760 us |    1|  3940|   none  |
        |grp_stream_in_row_fu_164      |stream_in_row      |        1|      331| 4.000 ns |  1.324 us |    1|   331|   none  |
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?| 4 ~ 3943 |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    233|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      1|     335|    700|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    180|    -|
|Register         |        -|      -|     161|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      1|     496|   1113|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+-----+-----+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+-------------------+---------+-------+-----+-----+-----+
    |grp_stream_in_row_fu_164      |stream_in_row      |        0|      0|  138|  304|    0|
    |grp_stream_out_data_1_fu_151  |stream_out_data_1  |        0|      1|  197|  396|    0|
    +------------------------------+-------------------+---------+-------+-----+-----+-----+
    |Total                         |                   |        0|      1|  335|  700|    0|
    +------------------------------+-------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_buffer_0_V_U  |conv3padding712_rbOq  |        2|  0|   0|    0|   656|   32|     1|        20992|
    |row_buffer_1_V_U  |conv3padding712_rbOq  |        2|  0|   0|    0|   656|   32|     1|        20992|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        4|  0|   0|    0|  1312|   64|     2|        41984|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln130_fu_187_p2              |     +    |      0|  0|  39|          32|          32|
    |loadBufferIdx_V_fu_243_p2        |     +    |      0|  0|   9|           2|           1|
    |rep_fu_231_p2                    |     +    |      0|  0|  39|          32|           1|
    |rowIdx_V_fu_255_p2               |     +    |      0|  0|  17|          10|           1|
    |storeBufferIdx_V_fu_204_p2       |     +    |      0|  0|   9|           2|           1|
    |icmp_ln130_fu_199_p2             |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln132_fu_210_p2             |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln134_fu_225_p2             |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln879_fu_249_p2             |   icmp   |      0|  0|  13|          10|           6|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln130_fu_193_p2               |    or    |      0|  0|  32|           2|          32|
    |rowIdx_V_5_fu_261_p3             |  select  |      0|  0|   9|           1|           1|
    |xor_ln132_fu_237_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 233|         189|         144|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |ap_done                |   9|          2|    1|          2|
    |in_V_V_read            |   9|          2|    1|          2|
    |padding_out_V_V_write  |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |rep_0_i_i_i_reg_140    |   9|          2|   32|         64|
    |reps_blk_n             |   9|          2|    1|          2|
    |reps_c_i_blk_n         |   9|          2|    1|          2|
    |reps_out_blk_n         |   9|          2|    1|          2|
    |row_buffer_0_V_ce0     |   9|          2|    1|          2|
    |row_buffer_0_V_ce1     |   9|          2|    1|          2|
    |row_buffer_0_V_we1     |   9|          2|    1|          2|
    |row_buffer_1_V_ce0     |   9|          2|    1|          2|
    |row_buffer_1_V_ce1     |   9|          2|    1|          2|
    |row_buffer_1_V_we1     |   9|          2|    1|          2|
    |t_V_13_reg_104         |   9|          2|    2|          4|
    |t_V_14_reg_128         |   9|          2|   10|         20|
    |t_V_reg_116            |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 180|         39|   60|        123|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_269                          |  29|   0|   32|          3|
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |grp_stream_in_row_fu_164_ap_start_reg      |   1|   0|    1|          0|
    |grp_stream_out_data_1_fu_151_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln132_reg_287                         |   1|   0|    1|          0|
    |icmp_ln134_reg_292                         |   1|   0|    1|          0|
    |loadBufferIdx_V_reg_307                    |   2|   0|    2|          0|
    |or_ln130_reg_274                           |  29|   0|   32|          3|
    |rep_0_i_i_i_reg_140                        |  32|   0|   32|          0|
    |rep_reg_297                                |  32|   0|   32|          0|
    |rowIdx_V_5_reg_312                         |  10|   0|   10|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |storeBufferIdx_V_reg_282                   |   2|   0|    2|          0|
    |t_V_13_reg_104                             |   2|   0|    2|          0|
    |t_V_14_reg_128                             |  10|   0|   10|          0|
    |t_V_reg_116                                |   2|   0|    2|          0|
    |xor_ln132_reg_302                          |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 161|   0|  167|          6|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv3padding712 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv3padding712 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv3padding712 | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv3padding712 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv3padding712 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv3padding712 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv3padding712 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv3padding712 | return value |
|start_out               | out |    1| ap_ctrl_hs | conv3padding712 | return value |
|start_write             | out |    1| ap_ctrl_hs | conv3padding712 | return value |
|reps_dout               |  in |   32|   ap_fifo  |       reps      |    pointer   |
|reps_empty_n            |  in |    1|   ap_fifo  |       reps      |    pointer   |
|reps_read               | out |    1|   ap_fifo  |       reps      |    pointer   |
|reps_out_din            | out |   32|   ap_fifo  |     reps_out    |    pointer   |
|reps_out_full_n         |  in |    1|   ap_fifo  |     reps_out    |    pointer   |
|reps_out_write          | out |    1|   ap_fifo  |     reps_out    |    pointer   |
|in_V_V_dout             |  in |   32|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n          |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read             | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|padding_out_V_V_din     | out |   64|   ap_fifo  | padding_out_V_V |    pointer   |
|padding_out_V_V_full_n  |  in |    1|   ap_fifo  | padding_out_V_V |    pointer   |
|padding_out_V_V_write   | out |    1|   ap_fifo  | padding_out_V_V |    pointer   |
|reps_c_i_din            | out |   32|   ap_fifo  |     reps_c_i    |    pointer   |
|reps_c_i_full_n         |  in |    1|   ap_fifo  |     reps_c_i    |    pointer   |
|reps_c_i_write          | out |    1|   ap_fifo  |     reps_c_i    |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "%row_buffer_0_V = alloca [656 x i32], align 4" [./src/conv2d_DSPopt.hpp:119->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 6 'alloca' 'row_buffer_0_V' <Predicate = true> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 656> <RAM>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "%row_buffer_1_V = alloca [656 x i32], align 4" [./src/conv2d_DSPopt.hpp:119->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 7 'alloca' 'row_buffer_1_V' <Predicate = true> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 656> <RAM>
ST_1 : Operation 8 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 8 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %padding_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_out, i32 %reps_read)" [./src/ultranet.cpp:90->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 14 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %reps_c_i, i32 %reps_read)" [./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 16 'write' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([656 x i32]* %row_buffer_0_V, [656 x i32]* %row_buffer_1_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)" [./src/conv2d_DSPopt.hpp:122->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%shl_ln130 = shl i32 %reps_read, 5" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 18 'shl' 'shl_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln130)   --->   "%shl_ln130_4 = shl i32 %reps_read, 3" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 19 'shl' 'shl_ln130_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln130 = add i32 %shl_ln130, %shl_ln130_4" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 20 'add' 'add_ln130' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln130 = or i32 %add_ln130, 2" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 21 'or' 'or_ln130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.75ns)   --->   "br label %0" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%t_V_13 = phi i2 [ 0, %entry ], [ %storeBufferIdx_V, %hls_label_33 ]"   --->   Operation 23 'phi' 't_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%t_V = phi i2 [ 1, %entry ], [ %loadBufferIdx_V, %hls_label_33 ]"   --->   Operation 24 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_14 = phi i10 [ -2, %entry ], [ %rowIdx_V_5, %hls_label_33 ]"   --->   Operation 25 'phi' 't_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rep_0_i_i_i = phi i32 [ 0, %entry ], [ %rep, %hls_label_33 ]"   --->   Operation 26 'phi' 'rep_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.11ns)   --->   "%icmp_ln130 = icmp eq i32 %rep_0_i_i_i, %or_ln130" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 27 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.62ns)   --->   "%storeBufferIdx_V = add i2 %t_V_13, 1" [./src/conv2d_DSPopt.hpp:137->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 28 'add' 'storeBufferIdx_V' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %conv3padding712.exit, label %hls_label_33" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.11ns)   --->   "%icmp_ln132 = icmp ult i32 %rep_0_i_i_i, %add_ln130" [./src/conv2d_DSPopt.hpp:132->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 30 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln130)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %rep_0_i_i_i, i32 1, i32 31)" [./src/conv2d_DSPopt.hpp:134->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 31 'partselect' 'tmp' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.09ns)   --->   "%icmp_ln134 = icmp eq i31 %tmp, 0" [./src/conv2d_DSPopt.hpp:134->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 32 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln130)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.20ns)   --->   "%rep = add i32 %rep_0_i_i_i, 1" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 33 'add' 'rep' <Predicate = (!icmp_ln130)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 34 'ret' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 35 [1/1] (0.33ns)   --->   "%xor_ln132 = xor i1 %icmp_ln132, true" [./src/conv2d_DSPopt.hpp:132->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 35 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [2/2] (2.08ns)   --->   "call fastcc void @stream_in_row(i32* %in_V_V, [656 x i32]* %row_buffer_0_V, [656 x i32]* %row_buffer_1_V, i1 %xor_ln132, i2 %t_V_13)" [./src/conv2d_DSPopt.hpp:132->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 36 'call' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [2/2] (0.93ns)   --->   "call fastcc void @stream_out_data.1(i64* %padding_out_V_V, [656 x i32]* %row_buffer_0_V, [656 x i32]* %row_buffer_1_V, i1 %icmp_ln134, i10 %t_V_14, i2 %t_V)" [./src/conv2d_DSPopt.hpp:134->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 38 [1/1] (0.62ns)   --->   "%loadBufferIdx_V = add i2 %t_V, 1" [./src/conv2d_DSPopt.hpp:136->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 38 'add' 'loadBufferIdx_V' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i10 %t_V_14, 39" [./src/conv2d_DSPopt.hpp:139->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 39 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.93ns)   --->   "%rowIdx_V = add i10 %t_V_14, 1" [./src/conv2d_DSPopt.hpp:142->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 40 'add' 'rowIdx_V' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.47ns)   --->   "%rowIdx_V_5 = select i1 %icmp_ln879, i10 0, i10 %rowIdx_V" [./src/conv2d_DSPopt.hpp:139->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 41 'select' 'rowIdx_V_5' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50007)" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 42 'specregionbegin' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @stream_in_row(i32* %in_V_V, [656 x i32]* %row_buffer_0_V, [656 x i32]* %row_buffer_1_V, i1 %xor_ln132, i2 %t_V_13)" [./src/conv2d_DSPopt.hpp:132->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @stream_out_data.1(i64* %padding_out_V_V, [656 x i32]* %row_buffer_0_V, [656 x i32]* %row_buffer_1_V, i1 %icmp_ln134, i10 %t_V_14, i2 %t_V)" [./src/conv2d_DSPopt.hpp:134->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50007, i32 %tmp_i_i_i)" [./src/conv2d_DSPopt.hpp:144->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 45 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %0" [./src/conv2d_DSPopt.hpp:130->./src/conv2d_DSPopt.hpp:504->./src/conv2d_DSPopt.hpp:503->./src/ultranet.cpp:90]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ padding_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_c_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface  ) [ 00000]
row_buffer_0_V    (alloca         ) [ 00111]
row_buffer_1_V    (alloca         ) [ 00111]
reps_read         (read           ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
write_ln90        (write          ) [ 00000]
specinterface_ln0 (specinterface  ) [ 00000]
write_ln504       (write          ) [ 00000]
specmemcore_ln122 (specmemcore    ) [ 00000]
shl_ln130         (shl            ) [ 00000]
shl_ln130_4       (shl            ) [ 00000]
add_ln130         (add            ) [ 00111]
or_ln130          (or             ) [ 00111]
br_ln130          (br             ) [ 01111]
t_V_13            (phi            ) [ 00111]
t_V               (phi            ) [ 00111]
t_V_14            (phi            ) [ 00111]
rep_0_i_i_i       (phi            ) [ 00100]
icmp_ln130        (icmp           ) [ 00111]
storeBufferIdx_V  (add            ) [ 01111]
br_ln130          (br             ) [ 00000]
icmp_ln132        (icmp           ) [ 00010]
tmp               (partselect     ) [ 00000]
icmp_ln134        (icmp           ) [ 00011]
rep               (add            ) [ 01111]
ret_ln503         (ret            ) [ 00000]
xor_ln132         (xor            ) [ 00001]
loadBufferIdx_V   (add            ) [ 01101]
icmp_ln879        (icmp           ) [ 00000]
rowIdx_V          (add            ) [ 00000]
rowIdx_V_5        (select         ) [ 01101]
tmp_i_i_i         (specregionbegin) [ 00000]
call_ln132        (call           ) [ 00000]
call_ln134        (call           ) [ 00000]
empty             (specregionend  ) [ 00000]
br_ln130          (br             ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reps_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="padding_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reps_c_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_c_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_row"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_data.1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50007"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="row_buffer_0_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_0_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="row_buffer_1_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buffer_1_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="reps_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reps_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln90_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln90/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln504_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln504/1 "/>
</bind>
</comp>

<comp id="104" class="1005" name="t_V_13_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="1"/>
<pin id="106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_V_13 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="t_V_13_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_13/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="t_V_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="1"/>
<pin id="118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="t_V_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="2" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="t_V_14_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V_14 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="t_V_14_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="10" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_14/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="rep_0_i_i_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="rep_0_i_i_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_stream_out_data_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="1" slack="1"/>
<pin id="157" dir="0" index="5" bw="10" slack="1"/>
<pin id="158" dir="0" index="6" bw="2" slack="1"/>
<pin id="159" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln134/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_stream_in_row_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="0" index="5" bw="2" slack="1"/>
<pin id="171" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln132/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shl_ln130_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln130/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shl_ln130_4_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln130_4/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln130_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln130_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln130/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln130_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="storeBufferIdx_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="storeBufferIdx_V/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln132_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="0" index="3" bw="6" slack="0"/>
<pin id="220" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln134_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="0" index="1" bw="31" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="rep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln132_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="loadBufferIdx_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="1"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loadBufferIdx_V/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln879_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="1"/>
<pin id="251" dir="0" index="1" bw="10" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="rowIdx_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="1"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowIdx_V/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="rowIdx_V_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="10" slack="0"/>
<pin id="264" dir="0" index="2" bw="10" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rowIdx_V_5/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="add_ln130_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="274" class="1005" name="or_ln130_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln130 "/>
</bind>
</comp>

<comp id="282" class="1005" name="storeBufferIdx_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="storeBufferIdx_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln132_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln134_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="297" class="1005" name="rep_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="302" class="1005" name="xor_ln132_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln132 "/>
</bind>
</comp>

<comp id="307" class="1005" name="loadBufferIdx_V_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="1"/>
<pin id="309" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="loadBufferIdx_V "/>
</bind>
</comp>

<comp id="312" class="1005" name="rowIdx_V_5_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="1"/>
<pin id="314" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rowIdx_V_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="82" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="128" pin="1"/><net_sink comp="151" pin=5"/></net>

<net id="163"><net_src comp="116" pin="1"/><net_sink comp="151" pin=6"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="104" pin="1"/><net_sink comp="164" pin=5"/></net>

<net id="179"><net_src comp="82" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="82" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="175" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="144" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="108" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="144" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="144" pin="4"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="229"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="144" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="242"><net_src comp="237" pin="2"/><net_sink comp="164" pin=4"/></net>

<net id="247"><net_src comp="116" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="128" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="128" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="249" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="255" pin="2"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="187" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="277"><net_src comp="193" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="285"><net_src comp="204" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="290"><net_src comp="210" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="295"><net_src comp="225" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="151" pin=4"/></net>

<net id="300"><net_src comp="231" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="305"><net_src comp="237" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="310"><net_src comp="243" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="315"><net_src comp="261" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="132" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reps | {}
	Port: reps_out | {1 }
	Port: in_V_V | {}
	Port: padding_out_V_V | {3 4 }
	Port: reps_c_i | {1 }
 - Input state : 
	Port: conv3padding712 : reps | {1 }
	Port: conv3padding712 : reps_out | {}
	Port: conv3padding712 : in_V_V | {3 4 }
  - Chain level:
	State 1
		specmemcore_ln122 : 1
		or_ln130 : 1
	State 2
		icmp_ln130 : 1
		storeBufferIdx_V : 1
		br_ln130 : 2
		icmp_ln132 : 1
		tmp : 1
		icmp_ln134 : 2
		rep : 1
	State 3
		rowIdx_V_5 : 1
	State 4
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   | grp_stream_out_data_1_fu_151 |    1    |   1.51  |   185   |   289   |
|          |   grp_stream_in_row_fu_164   |    0    |  2.265  |   149   |   197   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       add_ln130_fu_187       |    0    |    0    |    0    |    39   |
|          |    storeBufferIdx_V_fu_204   |    0    |    0    |    0    |    9    |
|    add   |          rep_fu_231          |    0    |    0    |    0    |    39   |
|          |    loadBufferIdx_V_fu_243    |    0    |    0    |    0    |    9    |
|          |        rowIdx_V_fu_255       |    0    |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       icmp_ln130_fu_199      |    0    |    0    |    0    |    20   |
|   icmp   |       icmp_ln132_fu_210      |    0    |    0    |    0    |    20   |
|          |       icmp_ln134_fu_225      |    0    |    0    |    0    |    20   |
|          |       icmp_ln879_fu_249      |    0    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|---------|
|  select  |       rowIdx_V_5_fu_261      |    0    |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|---------|
|    xor   |       xor_ln132_fu_237       |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|   read   |     reps_read_read_fu_82     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   write  |    write_ln90_write_fu_88    |    0    |    0    |    0    |    0    |
|          |    write_ln504_write_fu_96   |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|    shl   |       shl_ln130_fu_175       |    0    |    0    |    0    |    0    |
|          |      shl_ln130_4_fu_181      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|    or    |        or_ln130_fu_193       |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|partselect|          tmp_fu_215          |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    1    |  3.775  |   334   |   683   |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|row_buffer_0_V|    2   |    0   |    0   |    0   |
|row_buffer_1_V|    2   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    4   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln130_reg_269   |   32   |
|   icmp_ln132_reg_287   |    1   |
|   icmp_ln134_reg_292   |    1   |
| loadBufferIdx_V_reg_307|    2   |
|    or_ln130_reg_274    |   32   |
|   rep_0_i_i_i_reg_140  |   32   |
|       rep_reg_297      |   32   |
|   rowIdx_V_5_reg_312   |   10   |
|storeBufferIdx_V_reg_282|    2   |
|     t_V_13_reg_104     |    2   |
|     t_V_14_reg_128     |   10   |
|       t_V_reg_116      |    2   |
|    xor_ln132_reg_302   |    1   |
+------------------------+--------+
|          Total         |   159  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|      t_V_13_reg_104      |  p0  |   2  |   2  |    4   ||    9    |
|        t_V_reg_116       |  p0  |   2  |   2  |    4   ||    9    |
|      t_V_14_reg_128      |  p0  |   2  |  10  |   20   ||    9    |
| grp_stream_in_row_fu_164 |  p4  |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   30   ||   3.02  ||    36   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    3   |   334  |   683  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   159  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    1   |    6   |   493  |   719  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
