
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103485                       # Number of seconds simulated
sim_ticks                                103485129843                       # Number of ticks simulated
final_tick                               630479027121                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102945                       # Simulator instruction rate (inst/s)
host_op_rate                                   129707                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4833401                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889800                       # Number of bytes of host memory used
host_seconds                                 21410.42                       # Real time elapsed on the host
sim_insts                                  2204102412                       # Number of instructions simulated
sim_ops                                    2777077125                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5695872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1541888                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7241344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1381504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1381504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        44499                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12046                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 56573                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10793                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10793                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55040488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14899609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                69974730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16080                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18553                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13349783                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13349783                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13349783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55040488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14899609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83324513                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248165780                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21935284                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17772945                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011730                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8982050                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8283307                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2463474                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91400                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185519976                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121898616                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21935284                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10746781                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26704408                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6154703                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5005844                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11608904                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221329166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.676706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.048102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194624758     87.93%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2483494      1.12%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1961640      0.89%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4589779      2.07%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          995761      0.45%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553583      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186300      0.54%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741000      0.33%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13192851      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221329166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.088390                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491198                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183423024                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7163255                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26595891                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        89779                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4057211                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3779593                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42388                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149478913                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76968                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4057211                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183930908                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1991411                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3698632                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26146241                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1504757                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149342868                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        39233                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        280503                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       241872                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210115129                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696848507                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696848507                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39419611                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36279                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19737                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4770951                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14512833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7207102                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134964                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1602766                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148273990                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139324239                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       145056                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24639343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51278778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3195                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221329166                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.629489                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300711                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161238785     72.85%     72.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25767066     11.64%     84.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12499969      5.65%     90.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8332335      3.76%     93.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7717513      3.49%     97.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2588255      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677036      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378969      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129238      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221329166                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400262     59.44%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135646     20.15%     79.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137438     20.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117023356     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112932      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13021531      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7149886      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139324239                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.561416                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             673346                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500796044                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    172950066                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135754739                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     139997585                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       352730                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3278896                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          976                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          470                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       181376                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4057211                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1196906                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        99242                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148310253                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10097                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14512833                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7207102                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19729                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         83791                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          470                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097903                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135764                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233667                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136788516                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12574377                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2535721                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19722982                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19399306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7148605                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.551198                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135755198                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135754739                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80409856                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221899069                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547032                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362371                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25503099                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2013717                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217271955                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.565233                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369772                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165696341     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24273829     11.17%     87.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602621      4.88%     92.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6019060      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4357822      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1711864      0.79%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322949      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954922      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332547      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217271955                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332547                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           363251890                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300682272                       # The number of ROB writes
system.switch_cpus0.timesIdled                3011784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26836614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.481658                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.481658                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402956                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402956                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616155063                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189085826                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138063312                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248165780                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21992902                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18050473                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2048473                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8998276                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8637559                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2188648                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95952                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196830907                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120738400                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21992902                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10826207                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26025520                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5705584                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7769207                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11904005                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2039421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    234264979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.631915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.992055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208239459     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1956195      0.84%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3515671      1.50%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2071131      0.88%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1699869      0.73%     92.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1491113      0.64%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          836536      0.36%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2079656      0.89%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12375349      5.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    234264979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088622                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.486523                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195188519                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9423964                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25949572                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        63787                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3639131                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3611844                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147972337                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3639131                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195495835                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         677536                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7841095                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25689358                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       922019                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     147919769                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97919                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       532134                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    208420940                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    686525876                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    686525876                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176831981                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31588950                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35182                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17614                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2648128                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13699972                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7406151                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71838                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1687456                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146773235                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139855404                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        63273                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17538111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36360494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    234264979                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.596997                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.285031                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176034736     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23166230      9.89%     85.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12122794      5.17%     90.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8561526      3.65%     93.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8544280      3.65%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3047791      1.30%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2342384      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       273275      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       171963      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    234264979                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51312     13.74%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166139     44.50%     58.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155896     41.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117997127     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1920623      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17568      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12532793      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7387293      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139855404                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.563556                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             373347                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002670                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    514412405                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    164346770                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137476368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140228751                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285215                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2209298                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98860                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3639131                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         474223                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55544                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146808417                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        84521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13699972                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7406151                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17614                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45975                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1176591                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1073579                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2250170                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138270316                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12439557                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1585086                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19826845                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19585104                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7387288                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557169                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137476434                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137476368                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80449800                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219101864                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.553970                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367180                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102815585                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126735272                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20073415                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2065873                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    230625848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.549528                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.400778                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178888152     77.57%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25232874     10.94%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9680634      4.20%     92.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5102782      2.21%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4326102      1.88%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2058037      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       969530      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1520885      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2846852      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    230625848                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102815585                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126735272                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18797962                       # Number of memory references committed
system.switch_cpus1.commit.loads             11490671                       # Number of loads committed
system.switch_cpus1.commit.membars              17568                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18387864                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114094574                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2621339                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2846852                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374587683                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297256515                       # The number of ROB writes
system.switch_cpus1.timesIdled                2897265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13900801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102815585                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126735272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102815585                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.413698                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.413698                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.414302                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.414302                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       621754375                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192043240                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137079609                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35136                       # number of misc regfile writes
system.l20.replacements                         44529                       # number of replacements
system.l20.tagsinuse                             1024                       # Cycle average of tags in use
system.l20.total_refs                           42603                       # Total number of references to valid blocks.
system.l20.sampled_refs                         45553                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.935240                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.326826                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.264536                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   959.411304                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            59.997334                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.004225                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000258                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.936925                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.058591                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28933                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28933                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7575                       # number of Writeback hits
system.l20.Writeback_hits::total                 7575                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28933                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28933                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28933                       # number of overall hits
system.l20.overall_hits::total                  28933                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        44499                       # number of ReadReq misses
system.l20.ReadReq_misses::total                44512                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        44499                       # number of demand (read+write) misses
system.l20.demand_misses::total                 44512                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        44499                       # number of overall misses
system.l20.overall_misses::total                44512                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2571211                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9184696852                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9187268063                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2571211                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9184696852                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9187268063                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2571211                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9184696852                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9187268063                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73432                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73445                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7575                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7575                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73432                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73445                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73432                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73445                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.605989                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.606059                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.605989                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.606059                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.605989                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.606059                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 197785.461538                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206402.320322                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206399.803716                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 197785.461538                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206402.320322                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206399.803716                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 197785.461538                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206402.320322                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206399.803716                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5520                       # number of writebacks
system.l20.writebacks::total                     5520                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        44499                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           44512                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        44499                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            44512                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        44499                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           44512                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1790720                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6516214470                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6518005190                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1790720                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6516214470                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6518005190                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1790720                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6516214470                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6518005190                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.605989                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.606059                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.605989                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.606059                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.605989                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.606059                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 137747.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146435.076519                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146432.539315                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 137747.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146435.076519                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146432.539315                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 137747.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146435.076519                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146432.539315                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12073                       # number of replacements
system.l21.tagsinuse                             1024                       # Cycle average of tags in use
system.l21.total_refs                           58642                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13097                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.477514                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.419094                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.723789                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   835.427285                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           179.429832                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008222                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000707                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.815847                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.175224                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        21750                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  21750                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7456                       # number of Writeback hits
system.l21.Writeback_hits::total                 7456                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        21750                       # number of demand (read+write) hits
system.l21.demand_hits::total                   21750                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        21750                       # number of overall hits
system.l21.overall_hits::total                  21750                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12046                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12061                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12046                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12061                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12046                       # number of overall misses
system.l21.overall_misses::total                12061                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2832842                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2453519477                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2456352319                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2832842                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2453519477                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2456352319                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2832842                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2453519477                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2456352319                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33796                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33811                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7456                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7456                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33796                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33811                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33796                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33811                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.356433                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.356718                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.356433                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.356718                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.356433                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.356718                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 188856.133333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203679.186203                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203660.751099                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 188856.133333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203679.186203                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203660.751099                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 188856.133333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203679.186203                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203660.751099                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5273                       # number of writebacks
system.l21.writebacks::total                     5273                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12046                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12061                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12046                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12061                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12046                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12061                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1928930                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1728627239                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1730556169                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1928930                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1728627239                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1730556169                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1928930                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1728627239                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1730556169                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.356433                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.356718                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.356433                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.356718                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.356433                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.356718                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128595.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143502.178233                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143483.638919                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128595.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143502.178233                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143483.638919                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128595.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143502.178233                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143483.638919                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996681                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011616512                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060318.761711                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996681                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11608888                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11608888                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11608888                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11608888                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11608888                       # number of overall hits
system.cpu0.icache.overall_hits::total       11608888                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3239486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3239486                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3239486                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3239486                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3239486                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3239486                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11608904                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11608904                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11608904                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11608904                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11608904                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11608904                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 202467.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 202467.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 202467.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 202467.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 202467.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 202467.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679111                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679111                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679111                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 206085.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 206085.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 206085.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 206085.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 206085.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 206085.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73432                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179476494                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73688                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2435.627158                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.001175                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.998825                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902348                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097652                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9412469                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9412469                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19432                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19432                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16405127                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16405127                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16405127                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16405127                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183785                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183785                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183785                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183785                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183785                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183785                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29264768673                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29264768673                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29264768673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29264768673                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29264768673                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29264768673                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596254                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16588912                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16588912                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16588912                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16588912                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019152                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019152                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011079                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011079                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011079                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011079                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 159233.716968                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 159233.716968                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 159233.716968                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 159233.716968                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 159233.716968                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 159233.716968                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7575                       # number of writebacks
system.cpu0.dcache.writebacks::total             7575                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       110353                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       110353                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       110353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       110353                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       110353                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       110353                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73432                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73432                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73432                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11453301766                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11453301766                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11453301766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11453301766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11453301766                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11453301766                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007652                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004427                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004427                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004427                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004427                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155971.535107                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 155971.535107                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 155971.535107                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 155971.535107                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 155971.535107                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 155971.535107                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996962                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013198463                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197827.468547                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996962                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11903988                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11903988                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11903988                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11903988                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11903988                       # number of overall hits
system.cpu1.icache.overall_hits::total       11903988                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3460872                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3460872                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3460872                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3460872                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3460872                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3460872                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11904005                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11904005                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11904005                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11904005                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11904005                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11904005                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 203580.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 203580.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 203580.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 203580.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 203580.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 203580.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2961697                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2961697                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2961697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2961697                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2961697                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2961697                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197446.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 197446.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 197446.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 197446.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 197446.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 197446.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33796                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163021365                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34052                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4787.424087                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.256855                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.743145                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903347                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096653                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9270154                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9270154                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7272155                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7272155                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17599                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17599                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17568                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16542309                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16542309                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16542309                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16542309                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86983                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86983                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86983                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86983                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86983                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86983                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10261868647                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10261868647                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10261868647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10261868647                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10261868647                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10261868647                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9357137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9357137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7272155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7272155                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16629292                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16629292                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16629292                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16629292                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009296                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009296                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005231                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 117975.565881                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 117975.565881                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 117975.565881                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 117975.565881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 117975.565881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 117975.565881                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7456                       # number of writebacks
system.cpu1.dcache.writebacks::total             7456                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53187                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53187                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53187                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53187                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53187                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53187                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33796                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33796                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33796                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33796                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33796                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33796                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3971165842                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3971165842                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3971165842                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3971165842                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3971165842                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3971165842                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117504.019470                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 117504.019470                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 117504.019470                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117504.019470                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 117504.019470                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117504.019470                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
