

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22'
================================================================
* Date:           Wed Jan  3 23:38:45 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.902 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      344|      844|  3.440 us|  8.440 us|  344|  844|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_736_21_VITIS_LOOP_738_22  |      342|      842|         4|          1|          1|  340 ~ 840|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten61 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln727_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln727"   --->   Operation 10 'read' 'mul_ln727_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln736_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln736"   --->   Operation 11 'read' 'add_ln736_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten61"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten61_load = load i11 %indvar_flatten61" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 16 'load' 'indvar_flatten61_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.88ns)   --->   "%icmp_ln736 = icmp_eq  i11 %indvar_flatten61_load, i11 %add_ln736_read" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 18 'icmp' 'icmp_ln736' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.48ns)   --->   "%add_ln736_1 = add i11 %indvar_flatten61_load, i11 1" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 19 'add' 'add_ln736_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln736 = br i1 %icmp_ln736, void %.lr.ph, void %._crit_edge.exitStub" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 20 'br' 'br_ln736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [DynMap/DynMap_4HLS.cpp:738]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.28ns)   --->   "%i_11 = add i6 %i_load, i6 1" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 23 'add' 'i_11' <Predicate = (!icmp_ln736)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%icmp_ln738 = icmp_eq  i5 %j_load, i5 20" [DynMap/DynMap_4HLS.cpp:738]   --->   Operation 24 'icmp' 'icmp_ln738' <Predicate = (!icmp_ln736)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%select_ln736 = select i1 %icmp_ln738, i5 0, i5 %j_load" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 25 'select' 'select_ln736' <Predicate = (!icmp_ln736)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%select_ln736_1 = select i1 %icmp_ln738, i6 %i_11, i6 %i_load" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 26 'select' 'select_ln736_1' <Predicate = (!icmp_ln736)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln744 = zext i6 %select_ln736_1" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 27 'zext' 'zext_ln744' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.41ns)   --->   "%add_ln739 = add i10 %mul_ln727_read, i10 %zext_ln744" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 28 'add' 'add_ln739' <Predicate = (!icmp_ln736)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%add_ln738 = add i5 %select_ln736, i5 1" [DynMap/DynMap_4HLS.cpp:738]   --->   Operation 29 'add' 'add_ln738' <Predicate = (!icmp_ln736)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln736 = store i11 %add_ln736_1, i11 %indvar_flatten61" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 30 'store' 'store_ln736' <Predicate = (!icmp_ln736)> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln736 = store i6 %select_ln736_1, i6 %i" [DynMap/DynMap_4HLS.cpp:736]   --->   Operation 31 'store' 'store_ln736' <Predicate = (!icmp_ln736)> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln738 = store i5 %add_ln738, i5 %j" [DynMap/DynMap_4HLS.cpp:738]   --->   Operation 32 'store' 'store_ln738' <Predicate = (!icmp_ln736)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 5.90>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %add_ln739, i4 0" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 33 'bitconcatenate' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln739, i2 0" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln739 = zext i12 %tmp" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 35 'zext' 'zext_ln739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln739_1 = add i14 %p_shl2_cast, i14 %zext_ln739" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 36 'add' 'add_ln739_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln744_3 = zext i5 %select_ln736" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 37 'zext' 'zext_ln744_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln739_2 = add i14 %add_ln739_1, i14 %zext_ln744_3" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 38 'add' 'add_ln739_2' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln739_1 = zext i14 %add_ln739_2" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 39 'zext' 'zext_ln739_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dependency_successors_kernels_values1_addr = getelementptr i7 %dependency_successors_kernels_values1, i64 0, i64 %zext_ln739_1" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 40 'getelementptr' 'dependency_successors_kernels_values1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%dependency_successors_kernels_values1_load = load i14 %dependency_successors_kernels_values1_addr" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 41 'load' 'dependency_successors_kernels_values1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 12000> <ROM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 42 [1/2] (2.77ns)   --->   "%dependency_successors_kernels_values1_load = load i14 %dependency_successors_kernels_values1_addr" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 42 'load' 'dependency_successors_kernels_values1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 12000> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln736)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.81>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_736_21_VITIS_LOOP_738_22_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 340, i64 840, i64 0"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln736_1, i4 0" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln744_1 = zext i10 %tmp_s" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 46 'zext' 'zext_ln744_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln736_1, i2 0" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 47 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln744_2 = zext i8 %tmp_5" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 48 'zext' 'zext_ln744_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln744 = add i11 %zext_ln744_1, i11 %zext_ln744_2" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 49 'add' 'add_ln744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln744_4 = zext i5 %select_ln736" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 51 'zext' 'zext_ln744_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln744_1 = add i11 %add_ln744, i11 %zext_ln744_4" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 52 'add' 'add_ln744_1' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln744_5 = zext i11 %add_ln744_1" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 53 'zext' 'zext_ln744_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%dependency_successor_values_addr = getelementptr i8 %dependency_successor_values, i64 0, i64 %zext_ln744_5" [DynMap/DynMap_4HLS.cpp:744]   --->   Operation 54 'getelementptr' 'dependency_successor_values_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln738 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [DynMap/DynMap_4HLS.cpp:738]   --->   Operation 55 'specloopname' 'specloopname_ln738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.97ns)   --->   "%icmp_ln739 = icmp_eq  i5 %select_ln736, i5 0" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 56 'icmp' 'icmp_ln739' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.06ns)   --->   "%icmp_ln739_1 = icmp_ne  i7 %dependency_successors_kernels_values1_load, i7 0" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 57 'icmp' 'icmp_ln739_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln739)   --->   "%or_ln739 = or i1 %icmp_ln739, i1 %icmp_ln739_1" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 58 'or' 'or_ln739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln739 = select i1 %or_ln739, i7 %dependency_successors_kernels_values1_load, i7 127" [DynMap/DynMap_4HLS.cpp:739]   --->   Operation 59 'select' 'select_ln739' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln741 = sext i7 %select_ln739" [DynMap/DynMap_4HLS.cpp:741]   --->   Operation 60 'sext' 'sext_ln741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.77ns)   --->   "%store_ln741 = store i8 %sext_ln741, i11 %dependency_successor_values_addr" [DynMap/DynMap_4HLS.cpp:741]   --->   Operation 61 'store' 'store_ln741' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.28ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j_load', DynMap/DynMap_4HLS.cpp:738) on local variable 'j' [21]  (0 ns)
	'icmp' operation ('icmp_ln738', DynMap/DynMap_4HLS.cpp:738) [26]  (0.979 ns)
	'select' operation ('select_ln736', DynMap/DynMap_4HLS.cpp:736) [27]  (0.976 ns)
	'add' operation ('add_ln738', DynMap/DynMap_4HLS.cpp:738) [57]  (1.02 ns)
	'store' operation ('store_ln738', DynMap/DynMap_4HLS.cpp:738) of variable 'add_ln738', DynMap/DynMap_4HLS.cpp:738 on local variable 'j' [60]  (1.3 ns)

 <State 2>: 5.9ns
The critical path consists of the following:
	'add' operation ('add_ln739_1', DynMap/DynMap_4HLS.cpp:739) [39]  (0 ns)
	'add' operation ('add_ln739_2', DynMap/DynMap_4HLS.cpp:739) [46]  (3.13 ns)
	'getelementptr' operation ('dependency_successors_kernels_values1_addr', DynMap/DynMap_4HLS.cpp:739) [48]  (0 ns)
	'load' operation ('dependency_successors_kernels_values1_load', DynMap/DynMap_4HLS.cpp:739) on array 'dependency_successors_kernels_values1' [51]  (2.77 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('dependency_successors_kernels_values1_load', DynMap/DynMap_4HLS.cpp:739) on array 'dependency_successors_kernels_values1' [51]  (2.77 ns)

 <State 4>: 5.82ns
The critical path consists of the following:
	'add' operation ('add_ln744', DynMap/DynMap_4HLS.cpp:744) [34]  (0 ns)
	'add' operation ('add_ln744_1', DynMap/DynMap_4HLS.cpp:744) [43]  (3.05 ns)
	'getelementptr' operation ('dependency_successor_values_addr', DynMap/DynMap_4HLS.cpp:744) [45]  (0 ns)
	'store' operation ('store_ln741', DynMap/DynMap_4HLS.cpp:741) of variable 'sext_ln741', DynMap/DynMap_4HLS.cpp:741 on array 'dependency_successor_values' [56]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
