git clone --depth 1 --no-tags https://github.com/Fuhongshuai/fuhs_CPU_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139295630
git clone --depth 1 --no-tags https://github.com/VibraniumQ/4-storey-Elevator-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137454634
git clone --depth 1 --no-tags https://github.com/pubuduudara/4bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135456850
git clone --depth 1 --no-tags https://github.com/uniqueufo/Pipeline_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136684942
git clone --depth 1 --no-tags https://github.com/RadhikaChawla/TurboEncoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136343442
git clone --depth 1 --no-tags https://github.com/hi631/VTL_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139592988
git clone --depth 1 --no-tags https://github.com/Verdvana/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140950950
git clone --depth 1 --no-tags https://github.com/liDavidM21/DinoProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141754044
git clone --depth 1 --no-tags https://github.com/nitikshamodi/Electronic-Voting-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141804109
git clone --depth 1 --no-tags https://github.com/jackmaxg/TCSPC_UROP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135186481
git clone --depth 1 --no-tags https://github.com/scampeggio/Smart-meter---Innovate-FPGA-Contest-EMEA-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138230876
git clone --depth 1 --no-tags https://github.com/SuhailB/Dr.Bobda_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137254145
git clone --depth 1 --no-tags https://github.com/RyQcan/MIPS32_bank_queue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140906385
git clone --depth 1 --no-tags https://github.com/sancus-tee/soteria-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135481609
git clone --depth 1 --no-tags https://github.com/wyxwyx46941930/ECOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135711612
git clone --depth 1 --no-tags https://github.com/brycexu/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139211902
git clone --depth 1 --no-tags https://github.com/soccermitchy/icedmx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134925232
git clone --depth 1 --no-tags https://github.com/IrisLi17/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139675010
git clone --depth 1 --no-tags https://github.com/Gongzq5/SYSU-Computer-Organization-And-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136509221
git clone --depth 1 --no-tags https://github.com/haris860/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142635242
git clone --depth 1 --no-tags https://github.com/XinluHuang/Digital-frequency-meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142013716
git clone --depth 1 --no-tags https://github.com/msadegh97/EdgeDetection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136371172
git clone --depth 1 --no-tags https://github.com/Hunterhuan/single_period_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136302371
git clone --depth 1 --no-tags https://github.com/guoyijiang/VerilogModule-DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139210837
git clone --depth 1 --no-tags https://github.com/targasonic/FPGA_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142522705
git clone --depth 1 --no-tags https://github.com/junzhengca/space-enemies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143034363
git clone --depth 1 --no-tags https://github.com/Ksld154/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137680030
git clone --depth 1 --no-tags https://github.com/krishnasree45/Computer-Organization-lab-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138018227
git clone --depth 1 --no-tags https://github.com/mert137/An-FPGA-Based-Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136398979
git clone --depth 1 --no-tags https://github.com/Roboy/roboy_darkroom_tracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139729848
git clone --depth 1 --no-tags https://github.com/JoshuaDiaz/CV-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140488479
git clone --depth 1 --no-tags https://github.com/GurenMarkV/Embedded-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135347609
git clone --depth 1 --no-tags https://github.com/alaattinyilmaz/hardware-description-languages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135844253
git clone --depth 1 --no-tags https://github.com/MatheusGSantos/Projeto-CL2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136219447
git clone --depth 1 --no-tags https://github.com/vincentchu12/MotherboardSampleProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137333170
git clone --depth 1 --no-tags https://github.com/RossiLuca/DLX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141886503
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_RGMII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138119166
git clone --depth 1 --no-tags https://github.com/chenf99/Multi_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138044306
git clone --depth 1 --no-tags https://github.com/caoyuzheng/FPGA_Huffman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139036123
git clone --depth 1 --no-tags https://github.com/haykp/AXI_Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139225418
git clone --depth 1 --no-tags https://github.com/develone/catzip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140618334
git clone --depth 1 --no-tags https://github.com/rrsmitto/FloatingPointALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143196933
git clone --depth 1 --no-tags https://github.com/ParsaHejabi/ComputerArchitecture-ManoCPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138473269
git clone --depth 1 --no-tags https://github.com/Nanoblender/iceSN76849.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135180949
git clone --depth 1 --no-tags https://github.com/ellisgl/addressable-debouncer-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135109538
git clone --depth 1 --no-tags https://github.com/jeongukjae/microprocessor-assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135532481
git clone --depth 1 --no-tags https://github.com/SDsupun/ipcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140518949
git clone --depth 1 --no-tags https://github.com/Yuandi-Sherry/multiCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139041979
git clone --depth 1 --no-tags https://github.com/chenf99/CPU_single.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136773916
git clone --depth 1 --no-tags https://github.com/yzt000000/scr1_sp_tcm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137195912
git clone --depth 1 --no-tags https://github.com/RahulMarathe94/L1-Cache-SImulator-using-MESI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135099330
git clone --depth 1 --no-tags https://github.com/jubayer0175/RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135251704
git clone --depth 1 --no-tags https://github.com/chensm9/MultiCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137641080
git clone --depth 1 --no-tags https://github.com/arnab100395/LDPC-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137813716
git clone --depth 1 --no-tags https://github.com/hangryusprime/DES_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138736143
git clone --depth 1 --no-tags https://github.com/christian-krieg/argon2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137031933
git clone --depth 1 --no-tags https://github.com/zhouqilin1993/MipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137317945
git clone --depth 1 --no-tags https://github.com/hangryusprime/Basic_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138735138
git clone --depth 1 --no-tags https://github.com/tiger-yu7/FPGA-Stacker-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138672007
git clone --depth 1 --no-tags https://github.com/796F/pcie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143325930
git clone --depth 1 --no-tags https://github.com/lizhihao6/Oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142185187
git clone --depth 1 --no-tags https://github.com/buwanmei/FPGA-Control-SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/143105643
git clone --depth 1 --no-tags https://github.com/yangbyangb/Hard-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140388777
git clone --depth 1 --no-tags https://github.com/jeffreylu1/Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141753280
git clone --depth 1 --no-tags https://github.com/willianzocolau/cpu-raiden.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136855442
git clone --depth 1 --no-tags https://github.com/ZhenlyChen/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137508520
git clone --depth 1 --no-tags https://github.com/Verdvana/3_8_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140952912
git clone --depth 1 --no-tags https://github.com/Edragon/fpga_max10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136657595
git clone --depth 1 --no-tags https://github.com/JianYiheng/Ultrasonic-Intelligent-Vehicle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136476128
git clone --depth 1 --no-tags https://github.com/VitorCBSB/TestesCircuitosEvoluidos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135871218
git clone --depth 1 --no-tags https://github.com/jmpham/Adaptive-NVMe-CPLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140023530
git clone --depth 1 --no-tags https://github.com/skatanik/LCD-OLinuXino-7-framebuffer-linux-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140941041
git clone --depth 1 --no-tags https://github.com/HuangDave/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134987412
git clone --depth 1 --no-tags https://github.com/CircuitosLogicos2/CL2-2017.2-PegaLadrao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136877543
git clone --depth 1 --no-tags https://github.com/powlib/hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138961980
git clone --depth 1 --no-tags https://github.com/ref-humbold/SoundMixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139881681
git clone --depth 1 --no-tags https://github.com/hadisfr/VGA-Controller-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140270414
git clone --depth 1 --no-tags https://github.com/hadisfr/Digital-Oscilloscope-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140270272
git clone --depth 1 --no-tags https://github.com/hanliutong/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141001989
git clone --depth 1 --no-tags https://github.com/chen-hao-chao/IIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141319022
git clone --depth 1 --no-tags https://github.com/hongzicong/SingleCycleCPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135022321
git clone --depth 1 --no-tags https://github.com/gbraad/tf328.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139476920
git clone --depth 1 --no-tags https://github.com/varaste/Logical-Circuits-And-Digital-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140679836
git clone --depth 1 --no-tags https://github.com/ortegaalfredo/tesis-optocrypt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140881685
git clone --depth 1 --no-tags https://github.com/kuangpanda/FPGA-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136603341
git clone --depth 1 --no-tags https://github.com/ljgibbslf/common_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136942784
git clone --depth 1 --no-tags https://github.com/joshjiejie/SGDMF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141059322
git clone --depth 1 --no-tags https://github.com/emorain3/Verilog-Egg-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137921039
git clone --depth 1 --no-tags https://github.com/Bucknalla/chip_8_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139003111
git clone --depth 1 --no-tags https://github.com/nmarcopo/alteraLaser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139914524
git clone --depth 1 --no-tags https://github.com/tejasatreya/Forensic-Speech-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142117440
git clone --depth 1 --no-tags https://github.com/brunopasseti/PegaLadrao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136393653
git clone --depth 1 --no-tags https://github.com/aht360/Clappy-Bird-Agr-vai.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136060242
git clone --depth 1 --no-tags https://github.com/mattvenn/6-bit-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135729876
git clone --depth 1 --no-tags https://github.com/JamesCipparrone/RowanMIPS16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137547257
git clone --depth 1 --no-tags https://github.com/FantisticFiveCPU/cpu1.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140505835
git clone --depth 1 --no-tags https://github.com/conangit/fpga_verilog_legend.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141302113
