// Seed: 3474392021
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    input wire id_4,
    input supply1 id_5,
    input uwire id_6,
    output supply1 id_7,
    input supply0 id_8,
    output wor id_9,
    output wire id_10,
    input tri id_11,
    output supply1 id_12,
    input wand id_13,
    input tri0 id_14,
    output tri1 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input wire id_18,
    output wand id_19,
    input tri1 id_20,
    input uwire id_21,
    input wire id_22,
    output uwire id_23,
    output wand id_24,
    output wor id_25,
    output uwire id_26,
    input tri id_27,
    input wand id_28,
    input wor id_29
);
  wire [-1 : -1  |  ~  1 'b0] id_31;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_23 = 32'd30,
    parameter id_32 = 32'd67,
    parameter id_35 = 32'd94,
    parameter id_57 = 32'd13
) (
    input supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    output wire id_6,
    output tri1 id_7,
    output uwire id_8,
    output wand id_9,
    input supply1 id_10,
    input tri0 id_11,
    output uwire id_12,
    input wire id_13,
    input wor id_14,
    output supply1 id_15,
    output supply0 id_16,
    input wand id_17,
    input wire id_18,
    input supply0 id_19
    , id_59,
    output tri0 id_20,
    output uwire id_21,
    output uwire id_22
    , id_60,
    input tri0 _id_23,
    input wire id_24,
    input tri1 id_25,
    output uwire id_26,
    input supply0 id_27,
    input uwire id_28,
    input wand id_29,
    input supply1 id_30,
    input tri1 id_31,
    input wand _id_32,
    input supply0 id_33,
    input supply1 id_34,
    input tri1 _id_35,
    output tri1 id_36,
    output tri0 id_37,
    input uwire id_38,
    output wor id_39,
    output wor id_40,
    output uwire id_41,
    input wor id_42,
    output wire id_43,
    input uwire id_44,
    input tri id_45,
    output wire id_46,
    input uwire id_47,
    output supply0 id_48,
    input uwire id_49,
    output wand id_50,
    input supply1 id_51,
    input tri0 id_52
    , id_61,
    output wire id_53,
    input tri id_54,
    input tri0 id_55,
    input tri id_56,
    input wor _id_57
);
  assign id_50 = 1;
  wire [id_32 : id_35] id_62;
  wire [1 'b0 ^  id_32 : 1 'b0] id_63;
  wire id_64[id_57 : id_23];
  module_0 modCall_1 (
      id_42,
      id_20,
      id_7,
      id_37,
      id_56,
      id_42,
      id_29,
      id_15,
      id_25,
      id_41,
      id_6,
      id_17,
      id_8,
      id_17,
      id_30,
      id_46,
      id_45,
      id_51,
      id_45,
      id_15,
      id_47,
      id_34,
      id_13,
      id_4,
      id_4,
      id_20,
      id_26,
      id_42,
      id_54,
      id_34
  );
endmodule
