set_property PACKAGE_PIN B21      [get_ports "SDI_SCLK_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L24N_T3U_N11_28
set_property IOSTANDARD  LVCMOS18 [get_ports "SDI_SCLK_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L24N_T3U_N11_28
set_property PACKAGE_PIN B20      [get_ports "SYSMON_SDA_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L24P_T3U_N10_28
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_SDA_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L24P_T3U_N10_28
set_property PACKAGE_PIN A23      [get_ports "PMOD0_1_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L23N_T3U_N9_28
set_property IOSTANDARD  LVCMOS18 [get_ports "PMOD0_1_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L23N_T3U_N9_28
set_property PACKAGE_PIN A22      [get_ports "SYSMON_SCL_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L23P_T3U_N8_28
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_SCL_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L23P_T3U_N8_28
set_property PACKAGE_PIN B19      [get_ports "FMC_HPC1_LA00_CC_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA00_CC_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_28
set_property PACKAGE_PIN B18      [get_ports "FMC_HPC1_LA00_CC_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA00_CC_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_28
set_property PACKAGE_PIN A21      [get_ports "FMC_HPC1_LA11_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA11_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_28
set_property PACKAGE_PIN A20      [get_ports "FMC_HPC1_LA11_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA11_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_28
set_property PACKAGE_PIN C19      [get_ports "FMC_HPC1_LA16_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA16_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_28
set_property PACKAGE_PIN C18      [get_ports "FMC_HPC1_LA16_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA16_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_28
set_property PACKAGE_PIN A19      [get_ports "FMC_HPC1_LA15_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA15_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_28
set_property PACKAGE_PIN A18      [get_ports "FMC_HPC1_LA15_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA15_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_28
set_property PACKAGE_PIN B23      [get_ports "PMOD0_0_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_T3U_N12_28
set_property IOSTANDARD  LVCMOS18 [get_ports "PMOD0_0_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_T3U_N12_28
set_property PACKAGE_PIN F25      [get_ports "PMOD0_2_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_T2U_N12_28
set_property IOSTANDARD  LVCMOS18 [get_ports "PMOD0_2_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_T2U_N12_28
set_property PACKAGE_PIN G26      [get_ports "FMC_HPC1_LA05_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA05_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_28
set_property PACKAGE_PIN G25      [get_ports "FMC_HPC1_LA05_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA05_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_28
set_property PACKAGE_PIN C23      [get_ports "FMC_HPC1_LA07_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA07_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_28
set_property PACKAGE_PIN D22      [get_ports "FMC_HPC1_LA07_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA07_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_28
set_property PACKAGE_PIN D24      [get_ports "FMC_HPC1_LA01_CC_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA01_CC_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_28
set_property PACKAGE_PIN E24      [get_ports "FMC_HPC1_LA01_CC_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA01_CC_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_28
set_property PACKAGE_PIN C22      [get_ports "FMC_HPC1_LA13_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA13_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_28
set_property PACKAGE_PIN C21      [get_ports "FMC_HPC1_LA13_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA13_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_28
set_property PACKAGE_PIN G24      [get_ports "L14N_HDGC_65_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_28
set_property IOSTANDARD  LVDS     [get_ports "L14N_HDGC_65_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_28
set_property PACKAGE_PIN G23      [get_ports "L14P_HDGC_65_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_28
set_property IOSTANDARD  LVDS     [get_ports "L14P_HDGC_65_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_28
set_property PACKAGE_PIN E23      [get_ports "FMC_HPC1_CLK0_M2C_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_CLK0_M2C_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_28
set_property PACKAGE_PIN F23      [get_ports "FMC_HPC1_CLK0_M2C_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_CLK0_M2C_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_28
set_property PACKAGE_PIN F21      [get_ports "HDMI_TX_LVDS_OUT_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_28
set_property IOSTANDARD  LVDS     [get_ports "HDMI_TX_LVDS_OUT_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_28
set_property PACKAGE_PIN G21      [get_ports "HDMI_TX_LVDS_OUT_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_28
set_property IOSTANDARD  LVDS     [get_ports "HDMI_TX_LVDS_OUT_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_28
set_property PACKAGE_PIN E22      [get_ports "FMC_HPC1_LA10_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA10_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_28
set_property PACKAGE_PIN F22      [get_ports "FMC_HPC1_LA10_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA10_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_28
set_property PACKAGE_PIN F20      [get_ports "FMC_HPC1_LA09_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA09_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_28
set_property PACKAGE_PIN G20      [get_ports "FMC_HPC1_LA09_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA09_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_28
set_property PACKAGE_PIN D21      [get_ports "FMC_HPC1_LA14_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA14_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_28
set_property PACKAGE_PIN D20      [get_ports "FMC_HPC1_LA14_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA14_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_28
set_property PACKAGE_PIN H22      [get_ports "FMC_HPC1_LA06_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA06_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_28
set_property PACKAGE_PIN H21      [get_ports "FMC_HPC1_LA06_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA06_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_28
set_property PACKAGE_PIN D19      [get_ports "FMC_HPC1_LA12_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA12_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_28
set_property PACKAGE_PIN E19      [get_ports "FMC_HPC1_LA12_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA12_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_28
set_property PACKAGE_PIN E20      [get_ports "PMOD0_3_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_T1U_N12_28
set_property IOSTANDARD  LVCMOS18 [get_ports "PMOD0_3_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_T1U_N12_28
set_property PACKAGE_PIN H23      [get_ports "SDI_MISO_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_T0U_N12_VRP_28
set_property IOSTANDARD  LVCMOS18 [get_ports "SDI_MISO_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_T0U_N12_VRP_28
set_property PACKAGE_PIN H24      [get_ports "FMC_HPC1_LA04_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA04_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_28
set_property PACKAGE_PIN J24      [get_ports "FMC_HPC1_LA04_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA04_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_28
set_property PACKAGE_PIN H26      [get_ports "FMC_HPC1_LA08_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA08_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_28
set_property PACKAGE_PIN J25      [get_ports "FMC_HPC1_LA08_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA08_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_28
set_property PACKAGE_PIN K23      [get_ports "FMC_HPC1_LA02_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA02_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_28
set_property PACKAGE_PIN K22      [get_ports "FMC_HPC1_LA02_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA02_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_28
set_property PACKAGE_PIN J22      [get_ports "FMC_HPC1_LA03_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA03_N"] ;# Bank  28 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_28
set_property PACKAGE_PIN J21      [get_ports "FMC_HPC1_LA03_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_28
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC1_LA03_P"] ;# Bank  28 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_28
set_property PACKAGE_PIN K24      [get_ports "PMOD0_4_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L2N_T0L_N3_28
set_property IOSTANDARD  LVCMOS18 [get_ports "PMOD0_4_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L2N_T0L_N3_28
set_property PACKAGE_PIN L23      [get_ports "PMOD0_5_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L2P_T0L_N2_28
set_property IOSTANDARD  LVCMOS18 [get_ports "PMOD0_5_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L2P_T0L_N2_28
set_property PACKAGE_PIN L22      [get_ports "PMOD0_6_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_28
set_property IOSTANDARD  LVCMOS18 [get_ports "PMOD0_6_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_28
set_property PACKAGE_PIN L21      [get_ports "SDI_MOSI_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_28
set_property IOSTANDARD  LVCMOS18 [get_ports "SDI_MOSI_LS"] ;# Bank  28 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_28
#Other net   PACKAGE_PIN M23      - 5N6934                    Bank  28 - VREF_28
set_property PACKAGE_PIN A11      [get_ports "FMC_HPC0_LA23_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L24N_T3U_N11_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA23_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L24N_T3U_N11_68
set_property PACKAGE_PIN B11      [get_ports "FMC_HPC0_LA23_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L24P_T3U_N10_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA23_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L24P_T3U_N10_68
set_property PACKAGE_PIN A7       [get_ports "FMC_HPC0_LA27_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L23N_T3U_N9_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA27_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L23N_T3U_N9_68
set_property PACKAGE_PIN A8       [get_ports "FMC_HPC0_LA27_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L23P_T3U_N8_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA27_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L23P_T3U_N8_68
set_property PACKAGE_PIN A10      [get_ports "FMC_HPC0_LA21_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA21_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_68
set_property PACKAGE_PIN B10      [get_ports "FMC_HPC0_LA21_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA21_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_68
set_property PACKAGE_PIN A6       [get_ports "FMC_HPC0_LA24_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA24_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_68
set_property PACKAGE_PIN B6       [get_ports "FMC_HPC0_LA24_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA24_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_68
set_property PACKAGE_PIN B8       [get_ports "FMC_HPC0_LA26_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA26_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_68
set_property PACKAGE_PIN B9       [get_ports "FMC_HPC0_LA26_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA26_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_68
set_property PACKAGE_PIN C6       [get_ports "FMC_HPC0_LA25_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA25_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_68
set_property PACKAGE_PIN C7       [get_ports "FMC_HPC0_LA25_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA25_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_68
set_property PACKAGE_PIN A9       [get_ports "SDI_CS_RCLKR_LS"] ;# Bank  68 VCCO - VADJ_FMC - IO_T3U_N12_68
set_property IOSTANDARD  LVCMOS18 [get_ports "SDI_CS_RCLKR_LS"] ;# Bank  68 VCCO - VADJ_FMC - IO_T3U_N12_68
set_property PACKAGE_PIN G13      [get_ports "CPU_RESET"] ;# Bank  68 VCCO - VADJ_FMC - IO_T2U_N12_68
set_property IOSTANDARD  LVCMOS18 [get_ports "CPU_RESET"] ;# Bank  68 VCCO - VADJ_FMC - IO_T2U_N12_68
set_property PACKAGE_PIN C11      [get_ports "FMC_HPC0_LA19_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA19_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_68
set_property PACKAGE_PIN D12      [get_ports "FMC_HPC0_LA19_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA19_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_68
set_property PACKAGE_PIN E12      [get_ports "FMC_HPC0_LA20_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA20_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_68
set_property PACKAGE_PIN F12      [get_ports "FMC_HPC0_LA20_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA20_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_68
set_property PACKAGE_PIN D10      [get_ports "FMC_HPC0_LA18_CC_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA18_CC_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_68
set_property PACKAGE_PIN D11      [get_ports "FMC_HPC0_LA18_CC_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA18_CC_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_68
set_property PACKAGE_PIN H12      [get_ports "FMC_HPC0_LA22_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA22_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_68
set_property PACKAGE_PIN H13      [get_ports "FMC_HPC0_LA22_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA22_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_68
set_property PACKAGE_PIN E10      [get_ports "FMC_HPC0_LA17_CC_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA17_CC_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_68
set_property PACKAGE_PIN F11      [get_ports "FMC_HPC0_LA17_CC_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA17_CC_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_68
set_property PACKAGE_PIN G11      [get_ports "SFP_REC_CLOCK_C_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_68
set_property IOSTANDARD  LVDS     [get_ports "SFP_REC_CLOCK_C_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_68
set_property PACKAGE_PIN H11      [get_ports "SFP_REC_CLOCK_C_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_68
set_property IOSTANDARD  LVDS     [get_ports "SFP_REC_CLOCK_C_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_68
set_property PACKAGE_PIN F10      [get_ports "FMC_HPC0_CLK1_M2C_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_CLK1_M2C_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_68
set_property PACKAGE_PIN G10      [get_ports "FMC_HPC0_CLK1_M2C_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_CLK1_M2C_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_68
set_property PACKAGE_PIN G9       [get_ports "CLK_125_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_68
set_property IOSTANDARD  LVDS     [get_ports "CLK_125_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_68
set_property PACKAGE_PIN H9       [get_ports "CLK_125_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_68
set_property IOSTANDARD  LVDS     [get_ports "CLK_125_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_68
set_property PACKAGE_PIN D9       [get_ports "FMC_HPC0_LA30_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA30_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_68
set_property PACKAGE_PIN E9       [get_ports "FMC_HPC0_LA30_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA30_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_68
set_property PACKAGE_PIN E8       [get_ports "FMC_HPC0_LA32_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA32_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_68
set_property PACKAGE_PIN F8       [get_ports "FMC_HPC0_LA32_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA32_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_68
set_property PACKAGE_PIN C8       [get_ports "FMC_HPC0_LA33_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA33_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_68
set_property PACKAGE_PIN C9       [get_ports "FMC_HPC0_LA33_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA33_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_68
set_property PACKAGE_PIN E7       [get_ports "FMC_HPC0_LA31_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA31_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_68
set_property PACKAGE_PIN F7       [get_ports "FMC_HPC0_LA31_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA31_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_68
set_property PACKAGE_PIN D7       [get_ports "PMOD0_7_LS"] ;# Bank  68 VCCO - VADJ_FMC - IO_T1U_N12_68
set_property IOSTANDARD  LVCMOS18 [get_ports "PMOD0_7_LS"] ;# Bank  68 VCCO - VADJ_FMC - IO_T1U_N12_68
set_property PACKAGE_PIN H14      [get_ports "VRP_68"] ;# Bank  68 VCCO - VADJ_FMC - IO_T0U_N12_VRP_68
#set_property IOSTANDARD          [get_ports "VRP_68"] ;# Bank  68 VCCO - VADJ_FMC - IO_T0U_N12_VRP_68
set_property PACKAGE_PIN K13      [get_ports "L6N_AD6N_64_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_68
set_property IOSTANDARD  LVCMOS18 [get_ports "L6N_AD6N_64_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_68
set_property PACKAGE_PIN L14      [get_ports "L6P_AD6P_64_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_68
set_property IOSTANDARD  LVCMOS18 [get_ports "L6P_AD6P_64_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_68
set_property PACKAGE_PIN J14      [get_ports "L5N_AD14N_64_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_68
set_property IOSTANDARD  LVCMOS18 [get_ports "L5N_AD14N_64_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_68
set_property PACKAGE_PIN K14      [get_ports "L5P_AD14P_64_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_68
set_property IOSTANDARD  LVCMOS18 [get_ports "L5P_AD14P_64_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_68
set_property PACKAGE_PIN J11      [get_ports "L4N_AD7N_64_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_68
set_property IOSTANDARD  LVCMOS18 [get_ports "L4N_AD7N_64_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_68
set_property PACKAGE_PIN K12      [get_ports "L4P_AD7P_64_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_68
set_property IOSTANDARD  LVCMOS18 [get_ports "L4P_AD7P_64_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_68
set_property PACKAGE_PIN L11      [get_ports "L3N_AD15N_64_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_68
set_property IOSTANDARD  LVCMOS18 [get_ports "L3N_AD15N_64_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_68
set_property PACKAGE_PIN L12      [get_ports "L3P_AD15P_64_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_68
set_property IOSTANDARD  LVCMOS18 [get_ports "L3P_AD15P_64_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_68
set_property PACKAGE_PIN J10      [get_ports "FMC_HPC0_LA29_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L2N_T0L_N3_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA29_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L2N_T0L_N3_68
set_property PACKAGE_PIN K10      [get_ports "FMC_HPC0_LA29_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L2P_T0L_N2_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA29_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L2P_T0L_N2_68
set_property PACKAGE_PIN L13      [get_ports "FMC_HPC0_LA28_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA28_N"] ;# Bank  68 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_68
set_property PACKAGE_PIN M13      [get_ports "FMC_HPC0_LA28_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_68
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA28_P"] ;# Bank  68 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_68
#Other net   PACKAGE_PIN J12      - 4N9503                    Bank  68 - VREF_68
set_property PACKAGE_PIN L16      [get_ports "FMC_HPC0_LA04_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24N_T3U_N11_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA04_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24N_T3U_N11_67
set_property PACKAGE_PIN L17      [get_ports "FMC_HPC0_LA04_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24P_T3U_N10_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA04_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L24P_T3U_N10_67
set_property PACKAGE_PIN K18      [get_ports "FMC_HPC0_LA03_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23N_T3U_N9_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA03_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23N_T3U_N9_67
set_property PACKAGE_PIN K19      [get_ports "FMC_HPC0_LA03_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23P_T3U_N8_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA03_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L23P_T3U_N8_67
set_property PACKAGE_PIN K15      [get_ports "FMC_HPC0_LA10_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA10_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22N_T3U_N7_DBC_AD0N_67
set_property PACKAGE_PIN L15      [get_ports "FMC_HPC0_LA10_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA10_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L22P_T3U_N6_DBC_AD0P_67
set_property PACKAGE_PIN J17      [get_ports "FMC_HPC0_LA05_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA05_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21N_T3L_N5_AD8N_67
set_property PACKAGE_PIN K17      [get_ports "FMC_HPC0_LA05_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA05_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L21P_T3L_N4_AD8P_67
set_property PACKAGE_PIN J15      [get_ports "FMC_HPC0_LA07_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA07_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20N_T3L_N3_AD1N_67
set_property PACKAGE_PIN J16      [get_ports "FMC_HPC0_LA07_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA07_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L20P_T3L_N2_AD1P_67
set_property PACKAGE_PIN K20      [get_ports "FMC_HPC0_LA02_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA02_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19N_T3L_N1_DBC_AD9N_67
set_property PACKAGE_PIN L20      [get_ports "FMC_HPC0_LA02_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA02_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L19P_T3L_N0_DBC_AD9P_67
set_property PACKAGE_PIN J20      [get_ports "SDI_CS_RCVR_LS"] ;# Bank  67 VCCO - VADJ_FMC - IO_T3U_N12_67
set_property IOSTANDARD  LVCMOS18 [get_ports "SDI_CS_RCVR_LS"] ;# Bank  67 VCCO - VADJ_FMC - IO_T3U_N12_67
set_property PACKAGE_PIN J19      [get_ports "SDI_CS_DRVR_LS"] ;# Bank  67 VCCO - VADJ_FMC - IO_T2U_N12_67
set_property IOSTANDARD  LVCMOS18 [get_ports "SDI_CS_DRVR_LS"] ;# Bank  67 VCCO - VADJ_FMC - IO_T2U_N12_67
set_property PACKAGE_PIN G16      [get_ports "FMC_HPC0_LA09_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA09_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18N_T2U_N11_AD2N_67
set_property PACKAGE_PIN H16      [get_ports "FMC_HPC0_LA09_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA09_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L18P_T2U_N10_AD2P_67
set_property PACKAGE_PIN F18      [get_ports "FMC_HPC0_LA12_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA12_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17N_T2U_N9_AD10N_67
set_property PACKAGE_PIN G18      [get_ports "FMC_HPC0_LA12_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA12_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L17P_T2U_N8_AD10P_67
set_property PACKAGE_PIN H17      [get_ports "FMC_HPC0_LA01_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA01_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16N_T2U_N7_QBC_AD3N_67
set_property PACKAGE_PIN H18      [get_ports "FMC_HPC0_LA01_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA01_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L16P_T2U_N6_QBC_AD3P_67
set_property PACKAGE_PIN G19      [get_ports "FMC_HPC0_LA06_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA06_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15N_T2L_N5_AD11N_67
set_property PACKAGE_PIN H19      [get_ports "FMC_HPC0_LA06_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA06_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L15P_T2L_N4_AD11P_67
set_property PACKAGE_PIN F15      [get_ports "FMC_HPC0_LA13_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA13_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_67
set_property PACKAGE_PIN G15      [get_ports "FMC_HPC0_LA13_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA13_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_67
set_property PACKAGE_PIN F16      [get_ports "FMC_HPC0_LA00_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA00_CC_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13N_T2L_N1_GC_QBC_67
set_property PACKAGE_PIN F17      [get_ports "FMC_HPC0_LA00_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA00_CC_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L13P_T2L_N0_GC_QBC_67
set_property PACKAGE_PIN E14      [get_ports "FMC_HPC0_CLK0_M2C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_CLK0_M2C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12N_T1U_N11_GC_67
set_property PACKAGE_PIN E15      [get_ports "FMC_HPC0_CLK0_M2C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_CLK0_M2C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L12P_T1U_N10_GC_67
set_property PACKAGE_PIN D14      [get_ports "CLK_74_25_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_67
set_property IOSTANDARD  LVDS     [get_ports "CLK_74_25_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_67
set_property PACKAGE_PIN D15      [get_ports "CLK_74_25_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_67
set_property IOSTANDARD  LVDS     [get_ports "CLK_74_25_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_67
set_property PACKAGE_PIN F13      [get_ports "HDMI_REC_CLOCK_C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_67
set_property IOSTANDARD  LVDS     [get_ports "HDMI_REC_CLOCK_C_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L10N_T1U_N7_QBC_AD4N_67
set_property PACKAGE_PIN G14      [get_ports "HDMI_REC_CLOCK_C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_67
set_property IOSTANDARD  LVDS     [get_ports "HDMI_REC_CLOCK_C_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L10P_T1U_N6_QBC_AD4P_67
set_property PACKAGE_PIN E17      [get_ports "FMC_HPC0_LA08_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA08_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9N_T1L_N5_AD12N_67
set_property PACKAGE_PIN E18      [get_ports "FMC_HPC0_LA08_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA08_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L9P_T1L_N4_AD12P_67
set_property PACKAGE_PIN C17      [get_ports "FMC_HPC0_LA16_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA16_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8N_T1L_N3_AD5N_67
set_property PACKAGE_PIN D17      [get_ports "FMC_HPC0_LA16_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA16_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L8P_T1L_N2_AD5P_67
set_property PACKAGE_PIN C16      [get_ports "FMC_HPC0_LA15_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA15_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7N_T1L_N1_QBC_AD13N_67
set_property PACKAGE_PIN D16      [get_ports "FMC_HPC0_LA15_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA15_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L7P_T1L_N0_QBC_AD13P_67
set_property PACKAGE_PIN E13      [get_ports "SDI_XALARM_RX_LS"] ;# Bank  67 VCCO - VADJ_FMC - IO_T1U_N12_67
set_property IOSTANDARD  LVCMOS18 [get_ports "SDI_XALARM_RX_LS"] ;# Bank  67 VCCO - VADJ_FMC - IO_T1U_N12_67
set_property PACKAGE_PIN C14      [get_ports "SDI_XALARM_TX_LS"] ;# Bank  67 VCCO - VADJ_FMC - IO_T0U_N12_VRP_67
set_property IOSTANDARD  LVCMOS18 [get_ports "SDI_XALARM_TX_LS"] ;# Bank  67 VCCO - VADJ_FMC - IO_T0U_N12_VRP_67
set_property PACKAGE_PIN C12      [get_ports "FMC_HPC0_LA14_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA14_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6N_T0U_N11_AD6N_67
set_property PACKAGE_PIN C13      [get_ports "FMC_HPC0_LA14_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA14_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L6P_T0U_N10_AD6P_67
set_property PACKAGE_PIN A12      [get_ports "FMC_HPC0_LA11_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA11_N"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5N_T0U_N9_AD14N_67
set_property PACKAGE_PIN A13      [get_ports "FMC_HPC0_LA11_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_67
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC0_LA11_P"] ;# Bank  67 VCCO - VADJ_FMC - IO_L5P_T0U_N8_AD14P_67
set_property PACKAGE_PIN B13      [get_ports "GPIO_DIP_SW7"] ;# Bank  67 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_67
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW7"] ;# Bank  67 VCCO - VADJ_FMC - IO_L4N_T0U_N7_DBC_AD7N_67
set_property PACKAGE_PIN B14      [get_ports "GPIO_DIP_SW6"] ;# Bank  67 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_67
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW6"] ;# Bank  67 VCCO - VADJ_FMC - IO_L4P_T0U_N6_DBC_AD7P_67
set_property PACKAGE_PIN A14      [get_ports "GPIO_DIP_SW5"] ;# Bank  67 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_67
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW5"] ;# Bank  67 VCCO - VADJ_FMC - IO_L3N_T0L_N5_AD15N_67
set_property PACKAGE_PIN A15      [get_ports "GPIO_DIP_SW4"] ;# Bank  67 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_67
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW4"] ;# Bank  67 VCCO - VADJ_FMC - IO_L3P_T0L_N4_AD15P_67
set_property PACKAGE_PIN B15      [get_ports "GPIO_DIP_SW3"] ;# Bank  67 VCCO - VADJ_FMC - IO_L2N_T0L_N3_67
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW3"] ;# Bank  67 VCCO - VADJ_FMC - IO_L2N_T0L_N3_67
set_property PACKAGE_PIN B16      [get_ports "GPIO_DIP_SW2"] ;# Bank  67 VCCO - VADJ_FMC - IO_L2P_T0L_N2_67
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW2"] ;# Bank  67 VCCO - VADJ_FMC - IO_L2P_T0L_N2_67
set_property PACKAGE_PIN A16      [get_ports "GPIO_DIP_SW1"] ;# Bank  67 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_67
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW1"] ;# Bank  67 VCCO - VADJ_FMC - IO_L1N_T0L_N1_DBC_67
set_property PACKAGE_PIN A17      [get_ports "GPIO_DIP_SW0"] ;# Bank  67 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_67
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_DIP_SW0"] ;# Bank  67 VCCO - VADJ_FMC - IO_L1P_T0L_N0_DBC_67
#Other net   PACKAGE_PIN L18      - 7N9719                    Bank  67 - VREF_67
set_property PACKAGE_PIN AC13     [get_ports "DDR4_PAR"] ;# Bank  66 VCCO - VCC1V2   - IO_L24N_T3U_N11_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_PAR"] ;# Bank  66 VCCO - VCC1V2   - IO_L24N_T3U_N11_66
set_property PACKAGE_PIN AB13     [get_ports "DDR4_CKE"] ;# Bank  66 VCCO - VCC1V2   - IO_L24P_T3U_N10_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_CKE"] ;# Bank  66 VCCO - VCC1V2   - IO_L24P_T3U_N10_66
set_property PACKAGE_PIN AF12     [get_ports "DDR4_RESET_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L23N_T3U_N9_66
set_property IOSTANDARD  LVCMOS12 [get_ports "DDR4_RESET_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L23N_T3U_N9_66
set_property PACKAGE_PIN AE12     [get_ports "DDR4_A15_CAS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L23P_T3U_N8_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A15_CAS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L23P_T3U_N8_66
set_property PACKAGE_PIN AD12     [get_ports "DDR4_CS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_CS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_66
set_property PACKAGE_PIN AC12     [get_ports "DDR4_A14_WE_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A14_WE_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_66
set_property PACKAGE_PIN AF13     [get_ports "AES_OUT_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_66
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "AES_OUT_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_66
set_property PACKAGE_PIN AE13     [get_ports "AES_OUT_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_66
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "AES_OUT_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_66
set_property PACKAGE_PIN AE14     [get_ports "DDR4_BG0"] ;# Bank  66 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_BG0"] ;# Bank  66 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_66
set_property PACKAGE_PIN AD14     [get_ports "DDR4_ACT_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_ACT_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_66
set_property PACKAGE_PIN AF10     [get_ports "DDR4_ODT"] ;# Bank  66 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_ODT"] ;# Bank  66 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_66
set_property PACKAGE_PIN AF11     [get_ports "DDR4_A16_RAS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A16_RAS_B"] ;# Bank  66 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_66
set_property PACKAGE_PIN AC14     [get_ports "GPIO_SW_E"] ;# Bank  66 VCCO - VCC1V2   - IO_T3U_N12_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_SW_E"] ;# Bank  66 VCCO - VCC1V2   - IO_T3U_N12_66
set_property PACKAGE_PIN AH8      [get_ports "DDR4_A5"] ;# Bank  66 VCCO - VCC1V2   - IO_T2U_N12_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A5"] ;# Bank  66 VCCO - VCC1V2   - IO_T2U_N12_66
set_property PACKAGE_PIN AG8      [get_ports "DDR4_A7"] ;# Bank  66 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A7"] ;# Bank  66 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_66
set_property PACKAGE_PIN AF8      [get_ports "DDR4_A13"] ;# Bank  66 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A13"] ;# Bank  66 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_66
set_property PACKAGE_PIN AG10     [get_ports "DDR4_A9"] ;# Bank  66 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A9"] ;# Bank  66 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_66
set_property PACKAGE_PIN AG11     [get_ports "DDR4_A1"] ;# Bank  66 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A1"] ;# Bank  66 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_66
set_property PACKAGE_PIN AH9      [get_ports "DDR4_A8"] ;# Bank  66 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A8"] ;# Bank  66 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_66
set_property PACKAGE_PIN AG9      [get_ports "DDR4_A11"] ;# Bank  66 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A11"] ;# Bank  66 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_66
set_property PACKAGE_PIN AH13     [get_ports "DDR4_A10"] ;# Bank  66 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A10"] ;# Bank  66 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_66
set_property PACKAGE_PIN AG13     [get_ports "GPIO_SW_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_SW_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_66
set_property PACKAGE_PIN AJ11        [get_ports "DDR4_CK_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_66
set_property IOSTANDARD  DIFF_POD12  [get_ports "DDR4_CK_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_66
set_property PACKAGE_PIN AH11        [get_ports "DDR4_CK_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_66
set_property IOSTANDARD  DIFF_POD12  [get_ports "DDR4_CK_T"] ;# Bank  66 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_66
set_property PACKAGE_PIN AJ12        [get_ports "USER_SI570_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_66
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "USER_SI570_N"] ;# Bank  66 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_66
set_property PACKAGE_PIN AH12        [get_ports "USER_SI570_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_66
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "USER_SI570_P"] ;# Bank  66 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_66
set_property PACKAGE_PIN AK9         [get_ports "DDR4_A0"] ;# Bank  66 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A0"] ;# Bank  66 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_66
set_property PACKAGE_PIN AJ9      [get_ports "DDR4_A6"] ;# Bank  66 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A6"] ;# Bank  66 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_66
set_property PACKAGE_PIN AK10     [get_ports "DDR4_A4"] ;# Bank  66 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A4"] ;# Bank  66 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_66
set_property PACKAGE_PIN AJ10     [get_ports "DDR4_A2"] ;# Bank  66 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A2"] ;# Bank  66 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_66
set_property PACKAGE_PIN AL8      [get_ports "DDR4_A3"] ;# Bank  66 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A3"] ;# Bank  66 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_66
set_property PACKAGE_PIN AK8      [get_ports "DDR4_BA0"] ;# Bank  66 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_BA0"] ;# Bank  66 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_66
set_property PACKAGE_PIN AL12     [get_ports "DDR4_BA1"] ;# Bank  66 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_BA1"] ;# Bank  66 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_66
set_property PACKAGE_PIN AK12     [get_ports "GPIO_SW_W"] ;# Bank  66 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_SW_W"] ;# Bank  66 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_66
set_property PACKAGE_PIN AL10     [get_ports "GPIO_SW_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_SW_C"] ;# Bank  66 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_66
set_property PACKAGE_PIN AL11     [get_ports "GPIO_LED_0_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_LED_0_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_66
set_property PACKAGE_PIN AL13     [get_ports "GPIO_LED_1_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_LED_1_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_66
set_property PACKAGE_PIN AK13     [get_ports "GPIO_LED_2_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_LED_2_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_66
set_property PACKAGE_PIN AM13     [get_ports "DDR4_A12"] ;# Bank  66 VCCO - VCC1V2   - IO_T1U_N12_66
set_property IOSTANDARD  SSTL12   [get_ports "DDR4_A12"] ;# Bank  66 VCCO - VCC1V2   - IO_T1U_N12_66
set_property PACKAGE_PIN AP8      [get_ports "VRP_66"] ;# Bank  66 VCCO - VCC1V2   - IO_T0U_N12_VRP_66
#set_property IOSTANDARD          [get_ports "VRP_66"] ;# Bank  66 VCCO - VCC1V2   - IO_T0U_N12_VRP_66
set_property PACKAGE_PIN AM8      [get_ports "GPIO_LED_4_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_LED_4_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_66
set_property PACKAGE_PIN AM9      [get_ports "GPIO_LED_5_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_LED_5_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_66
set_property PACKAGE_PIN AM10     [get_ports "GPIO_LED_6_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_LED_6_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_66
set_property PACKAGE_PIN AM11     [get_ports "GPIO_LED_7_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_66
set_property IOSTANDARD  LVCMOS12 [get_ports "GPIO_LED_7_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_66
set_property PACKAGE_PIN AN8      [get_ports "PMOD1_0_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_66
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_0_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_66
set_property PACKAGE_PIN AN9      [get_ports "PMOD1_1_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_66
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_1_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_66
set_property PACKAGE_PIN AP11     [get_ports "PMOD1_2_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_66
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_2_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_66
set_property PACKAGE_PIN AN11     [get_ports "PMOD1_3_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_66
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_3_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_66
set_property PACKAGE_PIN AP9      [get_ports "PMOD1_4_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L2N_T0L_N3_66
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_4_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L2N_T0L_N3_66
set_property PACKAGE_PIN AP10     [get_ports "PMOD1_5_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L2P_T0L_N2_66
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_5_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L2P_T0L_N2_66
set_property PACKAGE_PIN AP12     [get_ports "PMOD1_6_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_66
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_6_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_66
set_property PACKAGE_PIN AN12     [get_ports "PMOD1_7_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_66
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD1_7_LS"] ;# Bank  66 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_66
#Other net   PACKAGE_PIN AB12     - 7N8282                    Bank  66 - VREF_66
set_property PACKAGE_PIN AA20      [get_ports "DDR4_DQ36"] ;# Bank  65 VCCO - VCC1V2   - IO_L24N_T3U_N11_PERSTN0_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ36"] ;# Bank  65 VCCO - VCC1V2   - IO_L24N_T3U_N11_PERSTN0_65
set_property PACKAGE_PIN AA19      [get_ports "DDR4_DQ38"] ;# Bank  65 VCCO - VCC1V2   - IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ38"] ;# Bank  65 VCCO - VCC1V2   - IO_L24P_T3U_N10_PERSTN1_I2C_SDA_65
set_property PACKAGE_PIN AD19      [get_ports "DDR4_DQ33"] ;# Bank  65 VCCO - VCC1V2   - IO_L23N_T3U_N9_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ33"] ;# Bank  65 VCCO - VCC1V2   - IO_L23N_T3U_N9_65
set_property PACKAGE_PIN AC18      [get_ports "DDR4_DQ34"] ;# Bank  65 VCCO - VCC1V2   - IO_L23P_T3U_N8_I2C_SCLK_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ34"] ;# Bank  65 VCCO - VCC1V2   - IO_L23P_T3U_N8_I2C_SCLK_65
set_property PACKAGE_PIN AB18       [get_ports "DDR4_DQS4_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_65
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS4_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_65
set_property PACKAGE_PIN AA18       [get_ports "DDR4_DQS4_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_65
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS4_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_65
set_property PACKAGE_PIN AE20      [get_ports "DDR4_DQ37"] ;# Bank  65 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ37"] ;# Bank  65 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_65
set_property PACKAGE_PIN AD20      [get_ports "DDR4_DQ39"] ;# Bank  65 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ39"] ;# Bank  65 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_65
set_property PACKAGE_PIN AC19      [get_ports "DDR4_DQ35"] ;# Bank  65 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ35"] ;# Bank  65 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_65
set_property PACKAGE_PIN AB19      [get_ports "DDR4_DQ32"] ;# Bank  65 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ32"] ;# Bank  65 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_65
set_property PACKAGE_PIN AE19      [get_ports "PL_I2C0_SCL_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_65
set_property IOSTANDARD  LVCMOS12  [get_ports "PL_I2C0_SCL_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_65
set_property PACKAGE_PIN AE18      [get_ports "DDR4_DM4"] ;# Bank  65 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM4"] ;# Bank  65 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_65
set_property PACKAGE_PIN AE22      [get_ports "SFP0_TX_DISABLE"] ;# Bank  65 VCCO - VCC1V2   - IO_T3U_N12_65
set_property IOSTANDARD  LVCMOS12  [get_ports "SFP0_TX_DISABLE"] ;# Bank  65 VCCO - VCC1V2   - IO_T3U_N12_65
set_property PACKAGE_PIN AF20      [get_ports "SFP1_TX_DISABLE"] ;# Bank  65 VCCO - VCC1V2   - IO_T2U_N12_65
set_property IOSTANDARD  LVCMOS12  [get_ports "SFP1_TX_DISABLE"] ;# Bank  65 VCCO - VCC1V2   - IO_T2U_N12_65
set_property PACKAGE_PIN AE24      [get_ports "DDR4_DQ44"] ;# Bank  65 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ44"] ;# Bank  65 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_65
set_property PACKAGE_PIN AE23      [get_ports "DDR4_DQ46"] ;# Bank  65 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ46"] ;# Bank  65 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_65
set_property PACKAGE_PIN AF22      [get_ports "DDR4_DQ40"] ;# Bank  65 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ40"] ;# Bank  65 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_65
set_property PACKAGE_PIN AF21      [get_ports "DDR4_DQ47"] ;# Bank  65 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ47"] ;# Bank  65 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_65
set_property PACKAGE_PIN AG23       [get_ports "DDR4_DQS5_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_65
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS5_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_65
set_property PACKAGE_PIN AF23       [get_ports "DDR4_DQS5_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_65
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS5_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_65
set_property PACKAGE_PIN AG20      [get_ports "DDR4_DQ45"] ;# Bank  65 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ45"] ;# Bank  65 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_65
set_property PACKAGE_PIN AG19      [get_ports "DDR4_DQ42"] ;# Bank  65 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ42"] ;# Bank  65 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_65
set_property PACKAGE_PIN AH21      [get_ports "DDR4_DQ41"] ;# Bank  65 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ41"] ;# Bank  65 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_65
set_property PACKAGE_PIN AG21      [get_ports "DDR4_DQ43"] ;# Bank  65 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ43"] ;# Bank  65 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_65
set_property PACKAGE_PIN AH23      [get_ports "PL_I2C0_SDA_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_65
set_property IOSTANDARD  LVCMOS12  [get_ports "PL_I2C0_SDA_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_65
set_property PACKAGE_PIN AH22      [get_ports "DDR4_DM5"] ;# Bank  65 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM5"] ;# Bank  65 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_65
set_property PACKAGE_PIN AJ22      [get_ports "DDR4_DQ49"] ;# Bank  65 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ49"] ;# Bank  65 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_65
set_property PACKAGE_PIN AJ21      [get_ports "DDR4_DQ51"] ;# Bank  65 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ51"] ;# Bank  65 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_65
set_property PACKAGE_PIN AK20      [get_ports "DDR4_DQ52"] ;# Bank  65 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ52"] ;# Bank  65 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_65
set_property PACKAGE_PIN AJ20      [get_ports "DDR4_DQ55"] ;# Bank  65 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ55"] ;# Bank  65 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_65
set_property PACKAGE_PIN AK23       [get_ports "DDR4_DQS6_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_65
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS6_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_65
set_property PACKAGE_PIN AK22       [get_ports "DDR4_DQS6_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_65
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS6_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_65
set_property PACKAGE_PIN AK19      [get_ports "DDR4_DQ54"] ;# Bank  65 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ54"] ;# Bank  65 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_65
set_property PACKAGE_PIN AJ19      [get_ports "DDR4_DQ53"] ;# Bank  65 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ53"] ;# Bank  65 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_65
set_property PACKAGE_PIN AL23      [get_ports "DDR4_DQ50"] ;# Bank  65 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ50"] ;# Bank  65 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_65
set_property PACKAGE_PIN AL22      [get_ports "DDR4_DQ48"] ;# Bank  65 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ48"] ;# Bank  65 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_65
set_property PACKAGE_PIN AL21      [get_ports "PL_I2C1_SDA_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_65
set_property IOSTANDARD  LVCMOS12  [get_ports "PL_I2C1_SDA_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_65
set_property PACKAGE_PIN AL20      [get_ports "DDR4_DM6"] ;# Bank  65 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM6"] ;# Bank  65 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_65
set_property PACKAGE_PIN AH19      [get_ports "PL_I2C1_SCL_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_T1U_N12_65
set_property IOSTANDARD  LVCMOS12  [get_ports "PL_I2C1_SCL_LS"] ;# Bank  65 VCCO - VCC1V2   - IO_T1U_N12_65
set_property PACKAGE_PIN AM20      [get_ports "VRP_65"] ;# Bank  65 VCCO - VCC1V2   - IO_T0U_N12_VRP_65
#set_property IOSTANDARD           [get_ports "VRP_65"] ;# Bank  65 VCCO - VCC1V2   - IO_T0U_N12_VRP_65
set_property PACKAGE_PIN AN23      [get_ports "DDR4_DQ63"] ;# Bank  65 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ63"] ;# Bank  65 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_65
set_property PACKAGE_PIN AM23      [get_ports "DDR4_DQ61"] ;# Bank  65 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ61"] ;# Bank  65 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_65
set_property PACKAGE_PIN AP23      [get_ports "DDR4_DQ59"] ;# Bank  65 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ59"] ;# Bank  65 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_65
set_property PACKAGE_PIN AN22      [get_ports "DDR4_DQ57"] ;# Bank  65 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ57"] ;# Bank  65 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_65
set_property PACKAGE_PIN AN21       [get_ports "DDR4_DQS7_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_65
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS7_C"] ;# Bank  65 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_65
set_property PACKAGE_PIN AM21       [get_ports "DDR4_DQS7_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS7_T"] ;# Bank  65 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_SMBALERT_65
set_property PACKAGE_PIN AP22      [get_ports "DDR4_DQ56"] ;# Bank  65 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ56"] ;# Bank  65 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_65
set_property PACKAGE_PIN AP21      [get_ports "DDR4_DQ58"] ;# Bank  65 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ58"] ;# Bank  65 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_65
set_property PACKAGE_PIN AN19      [get_ports "DDR4_DQ62"] ;# Bank  65 VCCO - VCC1V2   - IO_L2N_T0L_N3_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ62"] ;# Bank  65 VCCO - VCC1V2   - IO_L2N_T0L_N3_65
set_property PACKAGE_PIN AM19      [get_ports "DDR4_DQ60"] ;# Bank  65 VCCO - VCC1V2   - IO_L2P_T0L_N2_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ60"] ;# Bank  65 VCCO - VCC1V2   - IO_L2P_T0L_N2_65
set_property PACKAGE_PIN AP20      [get_ports "GPIO_SW_S"] ;# Bank  65 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_65
set_property IOSTANDARD  LVCMOS12  [get_ports "GPIO_SW_S"] ;# Bank  65 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_65
set_property PACKAGE_PIN AP19      [get_ports "DDR4_DM7"] ;# Bank  65 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_65
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM7"] ;# Bank  65 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_65
#Other net   PACKAGE_PIN AB20     - 6N11582                   Bank  65 - VREF_65
set_property PACKAGE_PIN AD16      [get_ports "DDR4_DQ11"] ;# Bank  64 VCCO - VCC1V2   - IO_L24N_T3U_N11_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ11"] ;# Bank  64 VCCO - VCC1V2   - IO_L24N_T3U_N11_64
set_property PACKAGE_PIN AD17      [get_ports "DDR4_DQ15"] ;# Bank  64 VCCO - VCC1V2   - IO_L24P_T3U_N10_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ15"] ;# Bank  64 VCCO - VCC1V2   - IO_L24P_T3U_N10_64
set_property PACKAGE_PIN AB14      [get_ports "DDR4_DQ14"] ;# Bank  64 VCCO - VCC1V2   - IO_L23N_T3U_N9_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ14"] ;# Bank  64 VCCO - VCC1V2   - IO_L23N_T3U_N9_64
set_property PACKAGE_PIN AA14      [get_ports "DDR4_DQ8"] ;# Bank  64 VCCO - VCC1V2   - IO_L23P_T3U_N8_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ8"] ;# Bank  64 VCCO - VCC1V2   - IO_L23P_T3U_N8_64
set_property PACKAGE_PIN AA15       [get_ports "DDR4_DQS1_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_64
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS1_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L22N_T3U_N7_DBC_AD0N_64
set_property PACKAGE_PIN AA16       [get_ports "DDR4_DQS1_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_64
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS1_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L22P_T3U_N6_DBC_AD0P_64
set_property PACKAGE_PIN AB15      [get_ports "DDR4_DQ10"] ;# Bank  64 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ10"] ;# Bank  64 VCCO - VCC1V2   - IO_L21N_T3L_N5_AD8N_64
set_property PACKAGE_PIN AB16      [get_ports "DDR4_DQ12"] ;# Bank  64 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ12"] ;# Bank  64 VCCO - VCC1V2   - IO_L21P_T3L_N4_AD8P_64
set_property PACKAGE_PIN AC16      [get_ports "DDR4_DQ9"] ;# Bank  64 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ9"] ;# Bank  64 VCCO - VCC1V2   - IO_L20N_T3L_N3_AD1N_64
set_property PACKAGE_PIN AC17      [get_ports "DDR4_DQ13"] ;# Bank  64 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ13"] ;# Bank  64 VCCO - VCC1V2   - IO_L20P_T3L_N2_AD1P_64
set_property PACKAGE_PIN AE15      [get_ports "GPIO_LED_3_LS"] ;# Bank  64 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_64
set_property IOSTANDARD  LVCMOS12  [get_ports "GPIO_LED_3_LS"] ;# Bank  64 VCCO - VCC1V2   - IO_L19N_T3L_N1_DBC_AD9N_64
set_property PACKAGE_PIN AD15      [get_ports "DDR4_DM1"] ;# Bank  64 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM1"] ;# Bank  64 VCCO - VCC1V2   - IO_L19P_T3L_N0_DBC_AD9P_64
set_property PACKAGE_PIN AA17      [get_ports "MSP430_UCA1_TXD_LS"] ;# Bank  64 VCCO - VCC1V2   - IO_T3U_N12_64
set_property IOSTANDARD  LVCMOS12  [get_ports "MSP430_UCA1_TXD_LS"] ;# Bank  64 VCCO - VCC1V2   - IO_T3U_N12_64
set_property PACKAGE_PIN AH16      [get_ports "MSP430_UCA1_RXD_LS"] ;# Bank  64 VCCO - VCC1V2   - IO_T2U_N12_64
set_property IOSTANDARD  LVCMOS12  [get_ports "MSP430_UCA1_RXD_LS"] ;# Bank  64 VCCO - VCC1V2   - IO_T2U_N12_64
set_property PACKAGE_PIN AG14      [get_ports "DDR4_DQ6"] ;# Bank  64 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ6"] ;# Bank  64 VCCO - VCC1V2   - IO_L18N_T2U_N11_AD2N_64
set_property PACKAGE_PIN AG15      [get_ports "DDR4_DQ2"] ;# Bank  64 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ2"] ;# Bank  64 VCCO - VCC1V2   - IO_L18P_T2U_N10_AD2P_64
set_property PACKAGE_PIN AF15      [get_ports "DDR4_DQ4"] ;# Bank  64 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ4"] ;# Bank  64 VCCO - VCC1V2   - IO_L17N_T2U_N9_AD10N_64
set_property PACKAGE_PIN AF16      [get_ports "DDR4_DQ0"] ;# Bank  64 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ0"] ;# Bank  64 VCCO - VCC1V2   - IO_L17P_T2U_N8_AD10P_64
set_property PACKAGE_PIN AJ14       [get_ports "DDR4_DQS0_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_64
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS0_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L16N_T2U_N7_QBC_AD3N_64
set_property PACKAGE_PIN AH14       [get_ports "DDR4_DQS0_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_64
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS0_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L16P_T2U_N6_QBC_AD3P_64
set_property PACKAGE_PIN AF17      [get_ports "DDR4_DQ3"] ;# Bank  64 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ3"] ;# Bank  64 VCCO - VCC1V2   - IO_L15N_T2L_N5_AD11N_64
set_property PACKAGE_PIN AE17      [get_ports "DDR4_DQ7"] ;# Bank  64 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ7"] ;# Bank  64 VCCO - VCC1V2   - IO_L15P_T2L_N4_AD11P_64
set_property PACKAGE_PIN AG18      [get_ports "DDR4_DQ5"] ;# Bank  64 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ5"] ;# Bank  64 VCCO - VCC1V2   - IO_L14N_T2L_N3_GC_64
set_property PACKAGE_PIN AF18      [get_ports "DDR4_DQ1"] ;# Bank  64 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ1"] ;# Bank  64 VCCO - VCC1V2   - IO_L14P_T2L_N2_GC_64
set_property PACKAGE_PIN AH17      [get_ports "UART2_TXD_O_FPGA_RXD"] ;# Bank  64 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_64
set_property IOSTANDARD  LVCMOS12  [get_ports "UART2_TXD_O_FPGA_RXD"] ;# Bank  64 VCCO - VCC1V2   - IO_L13N_T2L_N1_GC_QBC_64
set_property PACKAGE_PIN AH18      [get_ports "DDR4_DM0"] ;# Bank  64 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM0"] ;# Bank  64 VCCO - VCC1V2   - IO_L13P_T2L_N0_GC_QBC_64
set_property PACKAGE_PIN AJ15      [get_ports "DDR4_DQ20"] ;# Bank  64 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ20"] ;# Bank  64 VCCO - VCC1V2   - IO_L12N_T1U_N11_GC_64
set_property PACKAGE_PIN AJ16      [get_ports "DDR4_DQ16"] ;# Bank  64 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ16"] ;# Bank  64 VCCO - VCC1V2   - IO_L12P_T1U_N10_GC_64
set_property PACKAGE_PIN AK17      [get_ports "DDR4_DQ19"] ;# Bank  64 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ19"] ;# Bank  64 VCCO - VCC1V2   - IO_L11N_T1U_N9_GC_64
set_property PACKAGE_PIN AJ17      [get_ports "DDR4_DQ17"] ;# Bank  64 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ17"] ;# Bank  64 VCCO - VCC1V2   - IO_L11P_T1U_N8_GC_64
set_property PACKAGE_PIN AK14       [get_ports "DDR4_DQS2_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_64
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS2_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L10N_T1U_N7_QBC_AD4N_64
set_property PACKAGE_PIN AK15       [get_ports "DDR4_DQS2_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_64
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS2_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L10P_T1U_N6_QBC_AD4P_64
set_property PACKAGE_PIN AL18      [get_ports "DDR4_DQ23"] ;# Bank  64 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ23"] ;# Bank  64 VCCO - VCC1V2   - IO_L9N_T1L_N5_AD12N_64
set_property PACKAGE_PIN AK18      [get_ports "DDR4_DQ21"] ;# Bank  64 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ21"] ;# Bank  64 VCCO - VCC1V2   - IO_L9P_T1L_N4_AD12P_64
set_property PACKAGE_PIN AL15      [get_ports "DDR4_DQ18"] ;# Bank  64 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ18"] ;# Bank  64 VCCO - VCC1V2   - IO_L8N_T1L_N3_AD5N_64
set_property PACKAGE_PIN AL16      [get_ports "DDR4_DQ22"] ;# Bank  64 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ22"] ;# Bank  64 VCCO - VCC1V2   - IO_L8P_T1L_N2_AD5P_64
set_property PACKAGE_PIN AM15      [get_ports "UART2_RTS_O_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_64
set_property IOSTANDARD  LVCMOS12  [get_ports "UART2_RTS_O_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L7N_T1L_N1_QBC_AD13N_64
set_property PACKAGE_PIN AM16      [get_ports "DDR4_DM2"] ;# Bank  64 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM2"] ;# Bank  64 VCCO - VCC1V2   - IO_L7P_T1L_N0_QBC_AD13P_64
set_property PACKAGE_PIN AL17      [get_ports "UART2_RXD_I_FPGA_TXD"] ;# Bank  64 VCCO - VCC1V2   - IO_T1U_N12_64
set_property IOSTANDARD  LVCMOS12  [get_ports "UART2_RXD_I_FPGA_TXD"] ;# Bank  64 VCCO - VCC1V2   - IO_T1U_N12_64
set_property PACKAGE_PIN AP14      [get_ports "VRP_64"] ;# Bank  64 VCCO - VCC1V2   - IO_T0U_N12_VRP_64
#set_property IOSTANDARD           [get_ports "VRP_64"] ;# Bank  64 VCCO - VCC1V2   - IO_T0U_N12_VRP_64
set_property PACKAGE_PIN AN16      [get_ports "DDR4_DQ27"] ;# Bank  64 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ27"] ;# Bank  64 VCCO - VCC1V2   - IO_L6N_T0U_N11_AD6N_64
set_property PACKAGE_PIN AN17      [get_ports "DDR4_DQ30"] ;# Bank  64 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ30"] ;# Bank  64 VCCO - VCC1V2   - IO_L6P_T0U_N10_AD6P_64
set_property PACKAGE_PIN AP15      [get_ports "DDR4_DQ26"] ;# Bank  64 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ26"] ;# Bank  64 VCCO - VCC1V2   - IO_L5N_T0U_N9_AD14N_64
set_property PACKAGE_PIN AP16      [get_ports "DDR4_DQ25"] ;# Bank  64 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ25"] ;# Bank  64 VCCO - VCC1V2   - IO_L5P_T0U_N8_AD14P_64
set_property PACKAGE_PIN AN14       [get_ports "DDR4_DQS3_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_64
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS3_C"] ;# Bank  64 VCCO - VCC1V2   - IO_L4N_T0U_N7_DBC_AD7N_64
set_property PACKAGE_PIN AM14       [get_ports "DDR4_DQS3_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_64
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS3_T"] ;# Bank  64 VCCO - VCC1V2   - IO_L4P_T0U_N6_DBC_AD7P_64
set_property PACKAGE_PIN AN18      [get_ports "DDR4_DQ31"] ;# Bank  64 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ31"] ;# Bank  64 VCCO - VCC1V2   - IO_L3N_T0L_N5_AD15N_64
set_property PACKAGE_PIN AM18      [get_ports "DDR4_DQ29"] ;# Bank  64 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ29"] ;# Bank  64 VCCO - VCC1V2   - IO_L3P_T0L_N4_AD15P_64
set_property PACKAGE_PIN AP13      [get_ports "DDR4_DQ24"] ;# Bank  64 VCCO - VCC1V2   - IO_L2N_T0L_N3_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ24"] ;# Bank  64 VCCO - VCC1V2   - IO_L2N_T0L_N3_64
set_property PACKAGE_PIN AN13      [get_ports "DDR4_DQ28"] ;# Bank  64 VCCO - VCC1V2   - IO_L2P_T0L_N2_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ28"] ;# Bank  64 VCCO - VCC1V2   - IO_L2P_T0L_N2_64
set_property PACKAGE_PIN AP17      [get_ports "UART2_CTS_I_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_64
set_property IOSTANDARD  LVCMOS12  [get_ports "UART2_CTS_I_B"] ;# Bank  64 VCCO - VCC1V2   - IO_L1N_T0L_N1_DBC_64
set_property PACKAGE_PIN AP18      [get_ports "DDR4_DM3"] ;# Bank  64 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_64
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM3"] ;# Bank  64 VCCO - VCC1V2   - IO_L1P_T0L_N0_DBC_64
#Other net   PACKAGE_PIN AG16     - 6N11370                   Bank  64 - VREF_64
set_property PACKAGE_PIN E5       [get_ports "TRACEDBGRQ"] ;# Bank  88 VCCO - VCC3V3   - IO_L12N_AD8N_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDBGRQ"] ;# Bank  88 VCCO - VCC3V3   - IO_L12N_AD8N_88
set_property PACKAGE_PIN F6       [get_ports "TRACESRST_B"] ;# Bank  88 VCCO - VCC3V3   - IO_L12P_AD8P_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACESRST_B"] ;# Bank  88 VCCO - VCC3V3   - IO_L12P_AD8P_88
set_property PACKAGE_PIN D5       [get_ports "TRACETDO"] ;# Bank  88 VCCO - VCC3V3   - IO_L11N_AD9N_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACETDO"] ;# Bank  88 VCCO - VCC3V3   - IO_L11N_AD9N_88
set_property PACKAGE_PIN D6       [get_ports "TRACERTCK"] ;# Bank  88 VCCO - VCC3V3   - IO_L11P_AD9P_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACERTCK"] ;# Bank  88 VCCO - VCC3V3   - IO_L11P_AD9P_88
set_property PACKAGE_PIN A5       [get_ports "TRACETCK"] ;# Bank  88 VCCO - VCC3V3   - IO_L10N_AD10N_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACETCK"] ;# Bank  88 VCCO - VCC3V3   - IO_L10N_AD10N_88
set_property PACKAGE_PIN B5       [get_ports "TRACETMS"] ;# Bank  88 VCCO - VCC3V3   - IO_L10P_AD10P_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACETMS"] ;# Bank  88 VCCO - VCC3V3   - IO_L10P_AD10P_88
set_property PACKAGE_PIN F4       [get_ports "TRACETDI"] ;# Bank  88 VCCO - VCC3V3   - IO_L9N_AD11N_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACETDI"] ;# Bank  88 VCCO - VCC3V3   - IO_L9N_AD11N_88
set_property PACKAGE_PIN F5       [get_ports "TRACETRST_B"] ;# Bank  88 VCCO - VCC3V3   - IO_L9P_AD11P_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACETRST_B"] ;# Bank  88 VCCO - VCC3V3   - IO_L9P_AD11P_88
set_property PACKAGE_PIN D4       [get_ports "TRACEDATA15"] ;# Bank  88 VCCO - VCC3V3   - IO_L8N_HDGC_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA15"] ;# Bank  88 VCCO - VCC3V3   - IO_L8N_HDGC_88
set_property PACKAGE_PIN E4       [get_ports "TRACEDATA14"] ;# Bank  88 VCCO - VCC3V3   - IO_L8P_HDGC_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA14"] ;# Bank  88 VCCO - VCC3V3   - IO_L8P_HDGC_88
set_property PACKAGE_PIN B4       [get_ports "TRACEDATA13"] ;# Bank  88 VCCO - VCC3V3   - IO_L7N_HDGC_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA13"] ;# Bank  88 VCCO - VCC3V3   - IO_L7N_HDGC_88
set_property PACKAGE_PIN C4       [get_ports "TRACEDATA12"] ;# Bank  88 VCCO - VCC3V3   - IO_L7P_HDGC_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA12"] ;# Bank  88 VCCO - VCC3V3   - IO_L7P_HDGC_88
set_property PACKAGE_PIN B3       [get_ports "TRACEDATA11"] ;# Bank  88 VCCO - VCC3V3   - IO_L6N_HDGC_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA11"] ;# Bank  88 VCCO - VCC3V3   - IO_L6N_HDGC_88
set_property PACKAGE_PIN C3       [get_ports "TRACEDATA10"] ;# Bank  88 VCCO - VCC3V3   - IO_L6P_HDGC_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA10"] ;# Bank  88 VCCO - VCC3V3   - IO_L6P_HDGC_88
set_property PACKAGE_PIN C2       [get_ports "TRACEDATA9"] ;# Bank  88 VCCO - VCC3V3   - IO_L5N_HDGC_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA9"] ;# Bank  88 VCCO - VCC3V3   - IO_L5N_HDGC_88
set_property PACKAGE_PIN D2       [get_ports "TRACEDATA8"] ;# Bank  88 VCCO - VCC3V3   - IO_L5P_HDGC_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA8"] ;# Bank  88 VCCO - VCC3V3   - IO_L5P_HDGC_88
set_property PACKAGE_PIN E2       [get_ports "TRACECLKA"] ;# Bank  88 VCCO - VCC3V3   - IO_L4N_AD12N_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACECLKA"] ;# Bank  88 VCCO - VCC3V3   - IO_L4N_AD12N_88
set_property PACKAGE_PIN E3       [get_ports "TRACEDBGACK"] ;# Bank  88 VCCO - VCC3V3   - IO_L4P_AD12P_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDBGACK"] ;# Bank  88 VCCO - VCC3V3   - IO_L4P_AD12P_88
set_property PACKAGE_PIN A2       [get_ports "TRACEEXTTRIG"] ;# Bank  88 VCCO - VCC3V3   - IO_L3N_AD13N_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEEXTTRIG"] ;# Bank  88 VCCO - VCC3V3   - IO_L3N_AD13N_88
set_property PACKAGE_PIN A3       [get_ports "TRACEDATA7"] ;# Bank  88 VCCO - VCC3V3   - IO_L3P_AD13P_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA7"] ;# Bank  88 VCCO - VCC3V3   - IO_L3P_AD13P_88
set_property PACKAGE_PIN B1       [get_ports "TRACEDATA6"] ;# Bank  88 VCCO - VCC3V3   - IO_L2N_AD14N_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA6"] ;# Bank  88 VCCO - VCC3V3   - IO_L2N_AD14N_88
set_property PACKAGE_PIN C1       [get_ports "TRACEDATA5"] ;# Bank  88 VCCO - VCC3V3   - IO_L2P_AD14P_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA5"] ;# Bank  88 VCCO - VCC3V3   - IO_L2P_AD14P_88
set_property PACKAGE_PIN D1       [get_ports "TRACEDATA4"] ;# Bank  88 VCCO - VCC3V3   - IO_L1N_AD15N_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA4"] ;# Bank  88 VCCO - VCC3V3   - IO_L1N_AD15N_88
set_property PACKAGE_PIN E1       [get_ports "TRACEDATA3"] ;# Bank  88 VCCO - VCC3V3   - IO_L1P_AD15P_88
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA3"] ;# Bank  88 VCCO - VCC3V3   - IO_L1P_AD15P_88
set_property PACKAGE_PIN G8       [get_ports "HDMI_SI5324_LOL"] ;# Bank  87 VCCO - VCC3V3   - IO_L12N_AD0N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_SI5324_LOL"] ;# Bank  87 VCCO - VCC3V3   - IO_L12N_AD0N_87
set_property PACKAGE_PIN H8       [get_ports "HDMI_SI5324_RST"] ;# Bank  87 VCCO - VCC3V3   - IO_L12P_AD0P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_SI5324_RST"] ;# Bank  87 VCCO - VCC3V3   - IO_L12P_AD0P_87
set_property PACKAGE_PIN G7       [get_ports "AES_IN"] ;# Bank  87 VCCO - VCC3V3   - IO_L11N_AD1N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "AES_IN"] ;# Bank  87 VCCO - VCC3V3   - IO_L11N_AD1N_87
set_property PACKAGE_PIN H7       [get_ports "TRACEDATA2"] ;# Bank  87 VCCO - VCC3V3   - IO_L11P_AD1P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA2"] ;# Bank  87 VCCO - VCC3V3   - IO_L11P_AD1P_87
set_property PACKAGE_PIN G6       [get_ports "TRACEDATA1"] ;# Bank  87 VCCO - VCC3V3   - IO_L10N_AD2N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA1"] ;# Bank  87 VCCO - VCC3V3   - IO_L10N_AD2N_87
set_property PACKAGE_PIN H6       [get_ports "TRACEDATA0"] ;# Bank  87 VCCO - VCC3V3   - IO_L10P_AD2P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACEDATA0"] ;# Bank  87 VCCO - VCC3V3   - IO_L10P_AD2P_87
set_property PACKAGE_PIN J6       [get_ports "MSP430_GPIO_PL_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L9N_AD3N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_GPIO_PL_0"] ;# Bank  87 VCCO - VCC3V3   - IO_L9N_AD3N_87
set_property PACKAGE_PIN J7       [get_ports "MSP430_GPIO_PL_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L9P_AD3P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_GPIO_PL_1"] ;# Bank  87 VCCO - VCC3V3   - IO_L9P_AD3P_87
set_property PACKAGE_PIN J9       [get_ports "MSP430_GPIO_PL_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_GPIO_PL_2"] ;# Bank  87 VCCO - VCC3V3   - IO_L8N_HDGC_AD4N_87
set_property PACKAGE_PIN K9       [get_ports "MSP430_GPIO_PL_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "MSP430_GPIO_PL_3"] ;# Bank  87 VCCO - VCC3V3   - IO_L8P_HDGC_AD4P_87
set_property PACKAGE_PIN K8       [get_ports "TRACECTL"] ;# Bank  87 VCCO - VCC3V3   - IO_L7N_HDGC_AD5N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "TRACECTL"] ;# Bank  87 VCCO - VCC3V3   - IO_L7N_HDGC_AD5N_87
set_property PACKAGE_PIN L8       [get_ports "PCIE_PERST_B"] ;# Bank  87 VCCO - VCC3V3   - IO_L7P_HDGC_AD5P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "PCIE_PERST_B"] ;# Bank  87 VCCO - VCC3V3   - IO_L7P_HDGC_AD5P_87
set_property PACKAGE_PIN L10      [get_ports "PCIE_WAKE_B"] ;# Bank  87 VCCO - VCC3V3   - IO_L6N_HDGC_AD6N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "PCIE_WAKE_B"] ;# Bank  87 VCCO - VCC3V3   - IO_L6N_HDGC_AD6N_87
set_property PACKAGE_PIN M10      [get_ports "HDMI_RX_HPD"] ;# Bank  87 VCCO - VCC3V3   - IO_L6P_HDGC_AD6P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_HPD"] ;# Bank  87 VCCO - VCC3V3   - IO_L6P_HDGC_AD6P_87
set_property PACKAGE_PIN M8       [get_ports "HDMI_RX_PWR_DET"] ;# Bank  87 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_PWR_DET"] ;# Bank  87 VCCO - VCC3V3   - IO_L5N_HDGC_AD7N_87
set_property PACKAGE_PIN M9       [get_ports "HDMI_RX_SNK_SCL"] ;# Bank  87 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_SNK_SCL"] ;# Bank  87 VCCO - VCC3V3   - IO_L5P_HDGC_AD7P_87
set_property PACKAGE_PIN M11      [get_ports "HDMI_RX_SNK_SDA"] ;# Bank  87 VCCO - VCC3V3   - IO_L4N_AD8N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_SNK_SDA"] ;# Bank  87 VCCO - VCC3V3   - IO_L4N_AD8N_87
set_property PACKAGE_PIN N11      [get_ports "HDMI_TX_EN"] ;# Bank  87 VCCO - VCC3V3   - IO_L4P_AD8P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_EN"] ;# Bank  87 VCCO - VCC3V3   - IO_L4P_AD8P_87
set_property PACKAGE_PIN M12      [get_ports "HDMI_TX_CEC"] ;# Bank  87 VCCO - VCC3V3   - IO_L3N_AD9N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_CEC"] ;# Bank  87 VCCO - VCC3V3   - IO_L3N_AD9N_87
set_property PACKAGE_PIN N13      [get_ports "HDMI_TX_HPD"] ;# Bank  87 VCCO - VCC3V3   - IO_L3P_AD9P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_HPD"] ;# Bank  87 VCCO - VCC3V3   - IO_L3P_AD9P_87
set_property PACKAGE_PIN N8       [get_ports "HDMI_TX_SRC_SCL"] ;# Bank  87 VCCO - VCC3V3   - IO_L2N_AD10N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_SRC_SCL"] ;# Bank  87 VCCO - VCC3V3   - IO_L2N_AD10N_87
set_property PACKAGE_PIN N9       [get_ports "HDMI_TX_SRC_SDA"] ;# Bank  87 VCCO - VCC3V3   - IO_L2P_AD10P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_SRC_SDA"] ;# Bank  87 VCCO - VCC3V3   - IO_L2P_AD10P_87
set_property PACKAGE_PIN N12      [get_ports "HDMI_CTL_SCL"] ;# Bank  87 VCCO - VCC3V3   - IO_L1N_AD11N_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_CTL_SCL"] ;# Bank  87 VCCO - VCC3V3   - IO_L1N_AD11N_87
set_property PACKAGE_PIN P12      [get_ports "HDMI_CTL_SDA"] ;# Bank  87 VCCO - VCC3V3   - IO_L1P_AD11P_87
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_CTL_SDA"] ;# Bank  87 VCCO - VCC3V3   - IO_L1P_AD11P_87
