# Gowin FPGA Project

This directory contains the Gowin FPGA project files .

## Overview
- FPGA project configuration and source files for the **Sipeed Tang Nano 9k**.
- Includes hardware description files in SystemVerilog and Verilog.
- Contains PLL configuration and SoC top-level design.

## Files
- `soc.gprj`: Gowin project file.
- `soc.gprj.user`: User-specific project settings.
- `src/hardware.sv`: Hardware description in SystemVerilog.
- `src/pll.v`: PLL configuration module.
- `src/soc.cst`: Constraints file for pin assignments.

## Usage
Open the project in the Gowin FPGA development environment to build and program the FPGA.