vio_ctrl.vhd,vhdl,xil_defaultlib,../../../../cores.srcs/sources_1/ip/vio_ctrl/sim/vio_ctrl.vhd,incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl/verilog"incdir="../../../../cores.srcs/sources_1/ip/vio_ctrl/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
