{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624795033247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624795033248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 16:27:13 2021 " "Processing started: Sun Jun 27 16:27:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624795033248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795033248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off out_wrapper -c out_wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off out_wrapper -c out_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795033248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624795034079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624795034079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_wrapper.v 3 3 " "Found 3 design units, including 3 entities, in source file out_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_wrapperDP " "Found entity 1: out_wrapperDP" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624795053597 ""} { "Info" "ISGN_ENTITY_NAME" "2 out_wrapperCU " "Found entity 2: out_wrapperCU" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624795053597 ""} { "Info" "ISGN_ENTITY_NAME" "3 out_wrapper " "Found entity 3: out_wrapper" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624795053597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "out_wrapper " "Elaborating entity \"out_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624795053661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_wrapperDP out_wrapperDP:dp " "Elaborating entity \"out_wrapperDP\" for hierarchy \"out_wrapperDP:dp\"" {  } { { "out_wrapper.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624795053663 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "out_wrapper.v(9) " "Verilog HDL Conditional Statement error at out_wrapper.v(9): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 9 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624795053666 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outreg out_wrapper.v(8) " "Verilog HDL Always Construct warning at out_wrapper.v(8): inferring latch(es) for variable \"outreg\", which holds its previous value in one or more paths through the always construct" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624795053666 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[0\] out_wrapper.v(8) " "Inferred latch for \"outreg\[0\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053668 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[1\] out_wrapper.v(8) " "Inferred latch for \"outreg\[1\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053668 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[2\] out_wrapper.v(8) " "Inferred latch for \"outreg\[2\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053668 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[3\] out_wrapper.v(8) " "Inferred latch for \"outreg\[3\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053668 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[4\] out_wrapper.v(8) " "Inferred latch for \"outreg\[4\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053669 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[5\] out_wrapper.v(8) " "Inferred latch for \"outreg\[5\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053669 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[6\] out_wrapper.v(8) " "Inferred latch for \"outreg\[6\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053669 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[7\] out_wrapper.v(8) " "Inferred latch for \"outreg\[7\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053669 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[8\] out_wrapper.v(8) " "Inferred latch for \"outreg\[8\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053669 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[9\] out_wrapper.v(8) " "Inferred latch for \"outreg\[9\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053670 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[10\] out_wrapper.v(8) " "Inferred latch for \"outreg\[10\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053670 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[11\] out_wrapper.v(8) " "Inferred latch for \"outreg\[11\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053670 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[12\] out_wrapper.v(8) " "Inferred latch for \"outreg\[12\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053670 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[13\] out_wrapper.v(8) " "Inferred latch for \"outreg\[13\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053670 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[14\] out_wrapper.v(8) " "Inferred latch for \"outreg\[14\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053671 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[15\] out_wrapper.v(8) " "Inferred latch for \"outreg\[15\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053671 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[16\] out_wrapper.v(8) " "Inferred latch for \"outreg\[16\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053671 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[17\] out_wrapper.v(8) " "Inferred latch for \"outreg\[17\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053671 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[18\] out_wrapper.v(8) " "Inferred latch for \"outreg\[18\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053671 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[19\] out_wrapper.v(8) " "Inferred latch for \"outreg\[19\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053671 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[20\] out_wrapper.v(8) " "Inferred latch for \"outreg\[20\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053671 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[21\] out_wrapper.v(8) " "Inferred latch for \"outreg\[21\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053671 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[22\] out_wrapper.v(8) " "Inferred latch for \"outreg\[22\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053671 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[23\] out_wrapper.v(8) " "Inferred latch for \"outreg\[23\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053672 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[24\] out_wrapper.v(8) " "Inferred latch for \"outreg\[24\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053672 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[25\] out_wrapper.v(8) " "Inferred latch for \"outreg\[25\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053672 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[26\] out_wrapper.v(8) " "Inferred latch for \"outreg\[26\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053672 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[27\] out_wrapper.v(8) " "Inferred latch for \"outreg\[27\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053672 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[28\] out_wrapper.v(8) " "Inferred latch for \"outreg\[28\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053674 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[29\] out_wrapper.v(8) " "Inferred latch for \"outreg\[29\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053675 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[30\] out_wrapper.v(8) " "Inferred latch for \"outreg\[30\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053676 "|out_wrapper|out_wrapperDP:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outreg\[31\] out_wrapper.v(8) " "Inferred latch for \"outreg\[31\]\" at out_wrapper.v(8)" {  } { { "out_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053676 "|out_wrapper|out_wrapperDP:dp"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "out_wrapperDP:dp " "Can't elaborate user hierarchy \"out_wrapperDP:dp\"" {  } { { "out_wrapper.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/out_wrapper/out_wrapper.v" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624795053678 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624795053818 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 27 16:27:33 2021 " "Processing ended: Sun Jun 27 16:27:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624795053818 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624795053818 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624795053818 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795053818 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624795054588 ""}
