# Clock-Monitoring

# â± Mission-Critical Clock Monitor

A Verilog-based clock integrity checker designed to simulate, monitor, and validate clock behavior in **SoC-level digital verification environments**. It detects **glitches**, **halts**, and **unexpected transitions**, enhancing simulation observability using **graphical plots** and **audio alerts**.



## ğŸ“‚ Repository Structure

```

.
â”œâ”€â”€ clock\_monitor.v         # Main Verilog module (checker)
â”œâ”€â”€ tb.v                    # Testbench injecting glitch/halt behavior
â”œâ”€â”€ output.txt              # Simulation output file (time, clk, ref\_clk, logs)
â”œâ”€â”€ graph\_plot.py           # Python script for plotting waveform
â”œâ”€â”€ sound\_alert.py          # Python script for generating beeps on events
â”œâ”€â”€ graph\_screenshot.png    # Captured waveform (optional for GitHub preview)
â”œâ”€â”€ README.md               # You are here!

````

---

## ğŸ’¡ Features

- ğŸ§  **Clock Glitch Detection**: Identifies unstable or rapid transitions beyond acceptable edge patterns.
- âŒ **Halt Identification**: Flags when the monitored clock stops toggling for extended cycles.
- ğŸ“Š **Python Visualization**: Plots `clk` and `ref_clk` waveform with color-coded event markers (INFO/ERROR).
- ğŸ”‰ **Audio Alerts**:
  - âœ… Short beep for stable transitions (`[INFO]`)
  - âš ï¸ Long beep for glitches or halts (`[ERROR]` / HALTED)

---

## âš™ï¸ How It Works

1. The **Verilog testbench (`tb.v`)** simulates a clock with regular, glitchy, and halted phases.
2. Output (time, reference clock, clock, and log messages) is stored in `output.txt`.
3. The **Python scripts**:
   - `python.py`: Parses `output.txt` and draws a **step plot** of signal activity, showing when and where faults occur.
   - `sound_alert.py`: Reads the same file and triggers **beep sounds** based on event type.

---

## ğŸ–¼ Preview

![Waveform Screenshot](graph_screenshot.png)

> The graph above displays correct and faulty clock behavior:
> - ğŸŸ¦ Blue = `clk`
> - ğŸŸ© Green = `ref_clk`

## ğŸš€ To Run

1. **Simulate Verilog Code**  
   Use any Verilog simulator like `iverilog` or ModelSim to compile and run:

   ```bash
   iverilog -o monitor tb.v clock_monitor.v
   vvp monitor > output.txt
````

2. **Generate Graph**

   ```bash
   python python.py
   ```

3. **Play Sound Alerts**

   ```bash
   python sound_alert.py
   ```

   > âš ï¸ Sound script uses `winsound` (Windows-only). Modify for cross-platform use if needed.



## ğŸ›  Tools & Tech

* Verilog HDL
* Python 3 (`matplotlib`, `winsound`)
* Digital Simulation (tested on Icarus Verilog)
* SoC DV context


## ğŸ“Œ Applications

* SoC Verification (DV)
* Clock integrity testing
* Simulation automation tools
* Debugging digital timing errors

## ğŸ§‘â€ğŸ’» Author

Developed by [Komal Sharma](https://github.com/your-profile)
B.Tech in Electronics and IoT (EIOT), NSUT, Delhi

