Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,141
design__inferred_latch__count,0
design__instance__count,5690
design__instance__area,51949.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,47
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0007288996712304652
power__switching__total,0.00038889324059709907
power__leakage__total,5.511593670348702e-08
power__total,0.0011178479762747884
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.12031
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.12031
timing__hold__ws__corner:nom_tt_025C_1v80,0.316166
timing__setup__ws__corner:nom_tt_025C_1v80,2.185029
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316166
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,35.983189
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,37
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,47
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.166033
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.166033
timing__hold__ws__corner:nom_ss_100C_1v60,0.884185
timing__setup__ws__corner:nom_ss_100C_1v60,-21.837646
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-65.303543
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-21.837646
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.884185
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,3
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,29.989786
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,47
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.091025
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.091025
timing__hold__ws__corner:nom_ff_n40C_1v95,0.110635
timing__setup__ws__corner:nom_ff_n40C_1v95,10.171818
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110635
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,38.198067
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,58
design__max_fanout_violation__count,47
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.084439
clock__skew__worst_setup,-0.180831
timing__hold__ws,0.108514
timing__setup__ws,-21.968163
timing__hold__tns,0.0
timing__setup__tns,-65.671463
timing__hold__wns,0.0
timing__setup__wns,-21.968163
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108514
timing__hold_r2r_vio__count,0
timing__setup_vio__count,9
timing__setup_r2r__ws,29.902439
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5690
design__instance__area__stdcell,51949.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.715911
design__instance__utilization__stdcell,0.715911
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,105440
design__violations,0
design__instance__count__setup_buffer,5
design__instance__count__hold_buffer,516
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,4672
route__net__special,2
route__drc_errors__iter:1,3241
route__wirelength__iter:1,123040
route__drc_errors__iter:2,1394
route__wirelength__iter:2,121500
route__drc_errors__iter:3,1240
route__wirelength__iter:3,120938
route__drc_errors__iter:4,80
route__wirelength__iter:4,120475
route__drc_errors__iter:5,0
route__wirelength__iter:5,120423
route__drc_errors,0
route__wirelength,120423
route__vias,33823
route__vias__singlecut,33823
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,459.4
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,47
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.11088
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.11088
timing__hold__ws__corner:min_tt_025C_1v80,0.3131
timing__setup__ws__corner:min_tt_025C_1v80,2.251081
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.3131
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,36.031796
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,17
design__max_fanout_violation__count__corner:min_ss_100C_1v60,47
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.152924
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.152924
timing__hold__ws__corner:min_ss_100C_1v60,0.878673
timing__setup__ws__corner:min_ss_100C_1v60,-21.728052
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-64.984016
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-21.728052
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.878673
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,3
timing__setup_r2r__ws__corner:min_ss_100C_1v60,30.084061
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,47
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.084439
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.084439
timing__hold__ws__corner:min_ff_n40C_1v95,0.108514
timing__setup__ws__corner:min_ff_n40C_1v95,10.212592
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108514
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,38.233494
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,47
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.131461
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.131461
timing__hold__ws__corner:max_tt_025C_1v80,0.319014
timing__setup__ws__corner:max_tt_025C_1v80,2.11444
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319014
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,35.933624
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,58
design__max_fanout_violation__count__corner:max_ss_100C_1v60,47
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.180831
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.180831
timing__hold__ws__corner:max_ss_100C_1v60,0.889241
timing__setup__ws__corner:max_ss_100C_1v60,-21.968163
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-65.671463
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-21.968163
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.889241
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,3
timing__setup_r2r__ws__corner:max_ss_100C_1v60,29.902439
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,1
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,47
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.099025
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.099025
timing__hold__ws__corner:max_ff_n40C_1v95,0.112802
timing__setup__ws__corner:max_ff_n40C_1v95,10.132791
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112802
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,38.1619
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000210135
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000228793
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000451275
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000228793
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000004109999999999999612844414631496192669146694242954254150390625
ir__drop__worst,0.00002099999999999999883795211153003634763081208802759647369384765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
