{
  "name": "core_arch::x86::avx512dq::_mm_mask_reduce_round_ss",
  "safe": false,
  "callees": {
    "core_arch::x86::__m128::as_f32x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x4": "Constructor"
      }
    },
    "core_arch::x86::avx512dq::vreducess": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::simd::f32x4": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512dq::_mm_mask_reduce_round_ss"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512dq.rs:6515:1: 6533:2",
  "src": "pub fn _mm_mask_reduce_round_ss<const IMM8: i32, const SAE: i32>(\n    src: __m128,\n    k: __mmask8,\n    a: __m128,\n    b: __m128,\n) -> __m128 {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        static_assert_sae!(SAE);\n        transmute(vreducess(\n            a.as_f32x4(),\n            b.as_f32x4(),\n            src.as_f32x4(),\n            k,\n            IMM8,\n            SAE,\n        ))\n    }\n}",
  "mir": "fn core_arch::x86::avx512dq::_mm_mask_reduce_round_ss(_1: core_arch::x86::__m128, _2: u8, _3: core_arch::x86::__m128, _4: core_arch::x86::__m128) -> core_arch::x86::__m128 {\n    let mut _0: core_arch::x86::__m128;\n    let mut _5: core_arch::simd::f32x4;\n    let mut _6: core_arch::simd::f32x4;\n    let mut _7: core_arch::simd::f32x4;\n    let mut _8: core_arch::simd::f32x4;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug b => _4;\n    bb0: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = core_arch::x86::__m128::as_f32x4(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_7);\n        _7 = core_arch::x86::__m128::as_f32x4(_4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_8);\n        _8 = core_arch::x86::__m128::as_f32x4(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _5 = core_arch::x86::avx512dq::vreducess(move _6, move _7, move _8, _2, IMM8, SAE) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageDead(_6);\n        _0 = move _5 as core_arch::x86::__m128;\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Extract the reduced argument of the lower single-precision (32-bit) floating-point element in b\n by the number of bits specified by imm8, store the result in the lower element of dst using writemask\n k (the element is copied from src when mask bit 0 is not set), and copy the upper element from a.\n to the upper element of dst.\n Rounding is done according to the imm8 parameter, which can be one of:\n\n * [`_MM_FROUND_TO_NEAREST_INT`] : round to nearest\n * [`_MM_FROUND_TO_NEG_INF`] : round down\n * [`_MM_FROUND_TO_POS_INF`] : round up\n * [`_MM_FROUND_TO_ZERO`] : truncate\n * [`_MM_FROUND_CUR_DIRECTION`] : use `MXCSR.RC` - see [`_MM_SET_ROUNDING_MODE`]\n\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_mask_reduce_round_ss&ig_expand=5451)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}