
STM_FREERTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc2c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001fa4  0800ddd0  0800ddd0  0000edd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fd74  0800fd74  00011214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fd74  0800fd74  00010d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fd7c  0800fd7c  00011214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fd7c  0800fd7c  00010d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fd80  0800fd80  00010d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  0800fd84  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d10  20000214  0800ff98  00011214  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004f24  0800ff98  00011f24  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011214  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c99e  00000000  00000000  00011244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040b6  00000000  00000000  0002dbe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017e8  00000000  00000000  00031c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001237  00000000  00000000  00033480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ad30  00000000  00000000  000346b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019ca5  00000000  00000000  0003f3e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be736  00000000  00000000  0005908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001177c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007658  00000000  00000000  00117808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0011ee60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000214 	.word	0x20000214
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ddb4 	.word	0x0800ddb4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000218 	.word	0x20000218
 80001dc:	0800ddb4 	.word	0x0800ddb4

080001e0 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I>:
 80001e0:	b570      	push	{r4, r5, r6, lr}
 80001e2:	ed2d 8b04 	vpush	{d8-d9}
 80001e6:	edd0 7a00 	vldr	s15, [r0]
 80001ea:	edd0 9a01 	vldr	s19, [r0, #4]
 80001ee:	ed90 7ac8 	vldr	s14, [r0, #800]	@ 0x320
 80001f2:	eef4 7ac0 	vcmpe.f32	s15, s0
 80001f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80001fa:	ee79 9ae7 	vsub.f32	s19, s19, s15
 80001fe:	4606      	mov	r6, r0
 8000200:	eef0 8a40 	vmov.f32	s17, s0
 8000204:	eeb0 9a60 	vmov.f32	s18, s1
 8000208:	460c      	mov	r4, r1
 800020a:	4615      	mov	r5, r2
 800020c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8000210:	f2c0 8096 	blt.w	8000340 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x160>
 8000214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000218:	eef4 7ac0 	vcmpe.f32	s15, s0
 800021c:	db71      	blt.n	8000302 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x122>
 800021e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000222:	d466      	bmi.n	80002f2 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x112>
 8000224:	2300      	movs	r3, #0
 8000226:	ed95 5ac8 	vldr	s10, [r5, #800]	@ 0x320
 800022a:	edd4 5ac8 	vldr	s11, [r4, #800]	@ 0x320
 800022e:	edd4 4ac7 	vldr	s9, [r4, #796]	@ 0x31c
 8000232:	ed95 6ac7 	vldr	s12, [r5, #796]	@ 0x31c
 8000236:	eef0 6a45 	vmov.f32	s13, s10
 800023a:	eee5 6a89 	vfma.f32	s13, s11, s18
 800023e:	eea4 6a89 	vfma.f32	s12, s9, s18
 8000242:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8000246:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800024a:	ee26 7a87 	vmul.f32	s14, s13, s14
 800024e:	ee87 8a29 	vdiv.f32	s16, s14, s19
 8000252:	ee38 8a05 	vadd.f32	s16, s16, s10
 8000256:	eea5 8a89 	vfma.f32	s16, s11, s18
 800025a:	b3eb      	cbz	r3, 80002d8 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0xf8>
 800025c:	ee38 0ae7 	vsub.f32	s0, s17, s15
 8000260:	ee80 0a29 	vdiv.f32	s0, s0, s19
 8000264:	f00d fb7c 	bl	800d960 <floorf>
 8000268:	f06f 4140 	mvn.w	r1, #3221225472	@ 0xc0000000
 800026c:	edd6 7a00 	vldr	s15, [r6]
 8000270:	ee78 6ae7 	vsub.f32	s13, s17, s15
 8000274:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8000278:	ee86 7aa9 	vdiv.f32	s14, s13, s19
 800027c:	ee70 7a27 	vadd.f32	s15, s0, s15
 8000280:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8000284:	ee70 6a06 	vadd.f32	s13, s0, s12
 8000288:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800028c:	ee37 0a40 	vsub.f32	s0, s14, s0
 8000290:	ee17 3a90 	vmov	r3, s15
 8000294:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8000298:	440b      	add	r3, r1
 800029a:	ee17 2a90 	vmov	r2, s15
 800029e:	440a      	add	r2, r1
 80002a0:	eb05 0183 	add.w	r1, r5, r3, lsl #2
 80002a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80002a8:	ed93 7a00 	vldr	s14, [r3]
 80002ac:	ed91 8a00 	vldr	s16, [r1]
 80002b0:	eb05 0582 	add.w	r5, r5, r2, lsl #2
 80002b4:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80002b8:	ee76 7a40 	vsub.f32	s15, s12, s0
 80002bc:	ee20 8a08 	vmul.f32	s16, s0, s16
 80002c0:	edd5 6a00 	vldr	s13, [r5]
 80002c4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80002c8:	ed94 7a00 	vldr	s14, [r4]
 80002cc:	eea6 8aa7 	vfma.f32	s16, s13, s15
 80002d0:	eea7 0a27 	vfma.f32	s0, s14, s15
 80002d4:	eea9 8a00 	vfma.f32	s16, s18, s0
 80002d8:	eeb0 0a68 	vmov.f32	s0, s17
 80002dc:	f001 fe82 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 80002e0:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8000374 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x194>
 80002e4:	2800      	cmp	r0, #0
 80002e6:	bf08      	it	eq
 80002e8:	eeb0 0a48 	vmoveq.f32	s0, s16
 80002ec:	ecbd 8b04 	vpop	{d8-d9}
 80002f0:	bd70      	pop	{r4, r5, r6, pc}
 80002f2:	eef4 8ac7 	vcmpe.f32	s17, s14
 80002f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002fa:	bf4c      	ite	mi
 80002fc:	2301      	movmi	r3, #1
 80002fe:	2300      	movpl	r3, #0
 8000300:	e791      	b.n	8000226 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x46>
 8000302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000306:	d42d      	bmi.n	8000364 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x184>
 8000308:	2300      	movs	r3, #0
 800030a:	edd5 5a00 	vldr	s11, [r5]
 800030e:	ed94 6a00 	vldr	s12, [r4]
 8000312:	ed94 7a01 	vldr	s14, [r4, #4]
 8000316:	edd5 6a01 	vldr	s13, [r5, #4]
 800031a:	eeb0 5a65 	vmov.f32	s10, s11
 800031e:	eee7 6a09 	vfma.f32	s13, s14, s18
 8000322:	eea6 5a09 	vfma.f32	s10, s12, s18
 8000326:	ee38 7ae7 	vsub.f32	s14, s17, s15
 800032a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800032e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8000332:	ee87 8a29 	vdiv.f32	s16, s14, s19
 8000336:	ee38 8a25 	vadd.f32	s16, s16, s11
 800033a:	eea6 8a09 	vfma.f32	s16, s12, s18
 800033e:	e78c      	b.n	800025a <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x7a>
 8000340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000344:	eef4 7ac0 	vcmpe.f32	s15, s0
 8000348:	f6bf af69 	bge.w	800021e <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x3e>
 800034c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000350:	d505      	bpl.n	800035e <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x17e>
 8000352:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8000356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800035a:	f53f af7f 	bmi.w	800025c <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x7c>
 800035e:	ed9f 8a05 	vldr	s16, [pc, #20]	@ 8000374 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x194>
 8000362:	e7b9      	b.n	80002d8 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0xf8>
 8000364:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8000368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800036c:	bf4c      	ite	mi
 800036e:	2301      	movmi	r3, #1
 8000370:	2300      	movpl	r3, #0
 8000372:	e7ca      	b.n	800030a <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I+0x12a>
 8000374:	00000000 	.word	0x00000000

08000378 <sym_K4LLMH52ZZ7TEYPMY3DQEGQAJHZAHZ6JPMVFPGY>:
 8000378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800037a:	6809      	ldr	r1, [r1, #0]
 800037c:	6019      	str	r1, [r3, #0]
 800037e:	004f      	lsls	r7, r1, #1
 8000380:	2f00      	cmp	r7, #0
 8000382:	f04f 0102 	mov.w	r1, #2
 8000386:	6059      	str	r1, [r3, #4]
 8000388:	dd0b      	ble.n	80003a2 <sym_K4LLMH52ZZ7TEYPMY3DQEGQAJHZAHZ6JPMVFPGY+0x2a>
 800038a:	4606      	mov	r6, r0
 800038c:	4615      	mov	r5, r2
 800038e:	2400      	movs	r4, #0
 8000390:	ecb6 0a01 	vldmia	r6!, {s0}
 8000394:	f00d fa72 	bl	800d87c <fabsf>
 8000398:	3401      	adds	r4, #1
 800039a:	42a7      	cmp	r7, r4
 800039c:	eca5 0a01 	vstmia	r5!, {s0}
 80003a0:	d1f6      	bne.n	8000390 <sym_K4LLMH52ZZ7TEYPMY3DQEGQAJHZAHZ6JPMVFPGY+0x18>
 80003a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080003a4 <sym_AO7E6M6G2Z6VQRVNFBA4IYXQBUP6R7WMISOFCEQ>:
 80003a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003a6:	2401      	movs	r4, #1
 80003a8:	684f      	ldr	r7, [r1, #4]
 80003aa:	601c      	str	r4, [r3, #0]
 80003ac:	6849      	ldr	r1, [r1, #4]
 80003ae:	6059      	str	r1, [r3, #4]
 80003b0:	2f00      	cmp	r7, #0
 80003b2:	dd0b      	ble.n	80003cc <sym_AO7E6M6G2Z6VQRVNFBA4IYXQBUP6R7WMISOFCEQ+0x28>
 80003b4:	4606      	mov	r6, r0
 80003b6:	4615      	mov	r5, r2
 80003b8:	2400      	movs	r4, #0
 80003ba:	ecb6 0a01 	vldmia	r6!, {s0}
 80003be:	f00d fa5d 	bl	800d87c <fabsf>
 80003c2:	3401      	adds	r4, #1
 80003c4:	42a7      	cmp	r7, r4
 80003c6:	eca5 0a01 	vstmia	r5!, {s0}
 80003ca:	d1f6      	bne.n	80003ba <sym_AO7E6M6G2Z6VQRVNFBA4IYXQBUP6R7WMISOFCEQ+0x16>
 80003cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80003ce:	bf00      	nop

080003d0 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI>:
 80003d0:	b570      	push	{r4, r5, r6, lr}
 80003d2:	ed2d 8b04 	vpush	{d8-d9}
 80003d6:	edd0 7a00 	vldr	s15, [r0]
 80003da:	edd0 9a01 	vldr	s19, [r0, #4]
 80003de:	ed90 7ac8 	vldr	s14, [r0, #800]	@ 0x320
 80003e2:	eef4 7ac0 	vcmpe.f32	s15, s0
 80003e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003ea:	ee79 9ae7 	vsub.f32	s19, s19, s15
 80003ee:	4606      	mov	r6, r0
 80003f0:	eef0 8a40 	vmov.f32	s17, s0
 80003f4:	eeb0 9a60 	vmov.f32	s18, s1
 80003f8:	460d      	mov	r5, r1
 80003fa:	4614      	mov	r4, r2
 80003fc:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8000400:	f2c0 8096 	blt.w	8000530 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x160>
 8000404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000408:	eef4 7ac0 	vcmpe.f32	s15, s0
 800040c:	db71      	blt.n	80004f2 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x122>
 800040e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000412:	d466      	bmi.n	80004e2 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x112>
 8000414:	2300      	movs	r3, #0
 8000416:	ed95 5ac8 	vldr	s10, [r5, #800]	@ 0x320
 800041a:	edd4 5ac8 	vldr	s11, [r4, #800]	@ 0x320
 800041e:	edd4 4ac7 	vldr	s9, [r4, #796]	@ 0x31c
 8000422:	ed95 6ac7 	vldr	s12, [r5, #796]	@ 0x31c
 8000426:	eef0 6a45 	vmov.f32	s13, s10
 800042a:	eee5 6a89 	vfma.f32	s13, s11, s18
 800042e:	eea4 6a89 	vfma.f32	s12, s9, s18
 8000432:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8000436:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800043a:	ee26 7a87 	vmul.f32	s14, s13, s14
 800043e:	ee87 8a29 	vdiv.f32	s16, s14, s19
 8000442:	ee38 8a05 	vadd.f32	s16, s16, s10
 8000446:	eea5 8a89 	vfma.f32	s16, s11, s18
 800044a:	b3eb      	cbz	r3, 80004c8 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0xf8>
 800044c:	ee38 0ae7 	vsub.f32	s0, s17, s15
 8000450:	ee80 0a29 	vdiv.f32	s0, s0, s19
 8000454:	f00d fa84 	bl	800d960 <floorf>
 8000458:	f06f 4140 	mvn.w	r1, #3221225472	@ 0xc0000000
 800045c:	edd6 7a00 	vldr	s15, [r6]
 8000460:	ee78 6ae7 	vsub.f32	s13, s17, s15
 8000464:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8000468:	ee86 7aa9 	vdiv.f32	s14, s13, s19
 800046c:	ee70 7a27 	vadd.f32	s15, s0, s15
 8000470:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8000474:	ee70 6a06 	vadd.f32	s13, s0, s12
 8000478:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800047c:	ee37 0a40 	vsub.f32	s0, s14, s0
 8000480:	ee17 3a90 	vmov	r3, s15
 8000484:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8000488:	440b      	add	r3, r1
 800048a:	ee17 2a90 	vmov	r2, s15
 800048e:	440a      	add	r2, r1
 8000490:	eb05 0183 	add.w	r1, r5, r3, lsl #2
 8000494:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8000498:	ed93 7a00 	vldr	s14, [r3]
 800049c:	ed91 8a00 	vldr	s16, [r1]
 80004a0:	eb05 0582 	add.w	r5, r5, r2, lsl #2
 80004a4:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80004a8:	ee76 7a40 	vsub.f32	s15, s12, s0
 80004ac:	ee20 8a08 	vmul.f32	s16, s0, s16
 80004b0:	edd5 6a00 	vldr	s13, [r5]
 80004b4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80004b8:	ed94 7a00 	vldr	s14, [r4]
 80004bc:	eea6 8aa7 	vfma.f32	s16, s13, s15
 80004c0:	eea7 0a27 	vfma.f32	s0, s14, s15
 80004c4:	eea9 8a00 	vfma.f32	s16, s18, s0
 80004c8:	eeb0 0a68 	vmov.f32	s0, s17
 80004cc:	f001 fd8a 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 80004d0:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8000564 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x194>
 80004d4:	2800      	cmp	r0, #0
 80004d6:	bf08      	it	eq
 80004d8:	eeb0 0a48 	vmoveq.f32	s0, s16
 80004dc:	ecbd 8b04 	vpop	{d8-d9}
 80004e0:	bd70      	pop	{r4, r5, r6, pc}
 80004e2:	eef4 8ac7 	vcmpe.f32	s17, s14
 80004e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004ea:	bf4c      	ite	mi
 80004ec:	2301      	movmi	r3, #1
 80004ee:	2300      	movpl	r3, #0
 80004f0:	e791      	b.n	8000416 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x46>
 80004f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004f6:	d42d      	bmi.n	8000554 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x184>
 80004f8:	2300      	movs	r3, #0
 80004fa:	edd5 5a00 	vldr	s11, [r5]
 80004fe:	ed94 6a00 	vldr	s12, [r4]
 8000502:	ed94 7a01 	vldr	s14, [r4, #4]
 8000506:	edd5 6a01 	vldr	s13, [r5, #4]
 800050a:	eeb0 5a65 	vmov.f32	s10, s11
 800050e:	eee7 6a09 	vfma.f32	s13, s14, s18
 8000512:	eea6 5a09 	vfma.f32	s10, s12, s18
 8000516:	ee38 7ae7 	vsub.f32	s14, s17, s15
 800051a:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800051e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8000522:	ee87 8a29 	vdiv.f32	s16, s14, s19
 8000526:	ee38 8a25 	vadd.f32	s16, s16, s11
 800052a:	eea6 8a09 	vfma.f32	s16, s12, s18
 800052e:	e78c      	b.n	800044a <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x7a>
 8000530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000534:	eef4 7ac0 	vcmpe.f32	s15, s0
 8000538:	f6bf af69 	bge.w	800040e <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x3e>
 800053c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000540:	d505      	bpl.n	800054e <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x17e>
 8000542:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8000546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800054a:	f53f af7f 	bmi.w	800044c <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x7c>
 800054e:	ed9f 8a05 	vldr	s16, [pc, #20]	@ 8000564 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x194>
 8000552:	e7b9      	b.n	80004c8 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0xf8>
 8000554:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8000558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800055c:	bf4c      	ite	mi
 800055e:	2301      	movmi	r3, #1
 8000560:	2300      	movpl	r3, #0
 8000562:	e7ca      	b.n	80004fa <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI+0x12a>
 8000564:	00000000 	.word	0x00000000

08000568 <sym_3UIHQUC7XVAXESSVI5JMOL44XN7QRX6LGJLZCPA>:
 8000568:	b410      	push	{r4}
 800056a:	2300      	movs	r3, #0
 800056c:	1e42      	subs	r2, r0, #1
 800056e:	469c      	mov	ip, r3
 8000570:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 8000574:	f10c 0001 	add.w	r0, ip, #1
 8000578:	3301      	adds	r3, #1
 800057a:	b13c      	cbz	r4, 800058c <sym_3UIHQUC7XVAXESSVI5JMOL44XN7QRX6LGJLZCPA+0x24>
 800057c:	2802      	cmp	r0, #2
 800057e:	f841 302c 	str.w	r3, [r1, ip, lsl #2]
 8000582:	dd02      	ble.n	800058a <sym_3UIHQUC7XVAXESSVI5JMOL44XN7QRX6LGJLZCPA+0x22>
 8000584:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	4684      	mov	ip, r0
 800058c:	2b03      	cmp	r3, #3
 800058e:	d1ef      	bne.n	8000570 <sym_3UIHQUC7XVAXESSVI5JMOL44XN7QRX6LGJLZCPA+0x8>
 8000590:	4660      	mov	r0, ip
 8000592:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000596:	4770      	bx	lr

08000598 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI>:
 8000598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800059c:	ed2d 8b02 	vpush	{d8}
 80005a0:	b092      	sub	sp, #72	@ 0x48
 80005a2:	2803      	cmp	r0, #3
 80005a4:	460f      	mov	r7, r1
 80005a6:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80005a8:	eeb0 8a40 	vmov.f32	s16, s0
 80005ac:	4611      	mov	r1, r2
 80005ae:	461d      	mov	r5, r3
 80005b0:	f000 8090 	beq.w	80006d4 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x13c>
 80005b4:	2300      	movs	r3, #0
 80005b6:	930c      	str	r3, [sp, #48]	@ 0x30
 80005b8:	930d      	str	r3, [sp, #52]	@ 0x34
 80005ba:	930e      	str	r3, [sp, #56]	@ 0x38
 80005bc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80005be:	9310      	str	r3, [sp, #64]	@ 0x40
 80005c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80005c2:	0603      	lsls	r3, r0, #24
 80005c4:	4604      	mov	r4, r0
 80005c6:	f100 80a3 	bmi.w	8000710 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x178>
 80005ca:	0042      	lsls	r2, r0, #1
 80005cc:	f012 02ff 	ands.w	r2, r2, #255	@ 0xff
 80005d0:	d00f      	beq.n	80005f2 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x5a>
 80005d2:	f10d 0818 	add.w	r8, sp, #24
 80005d6:	0092      	lsls	r2, r2, #2
 80005d8:	4640      	mov	r0, r8
 80005da:	f00b fab8 	bl	800bb4e <memcpy>
 80005de:	4640      	mov	r0, r8
 80005e0:	ab0c      	add	r3, sp, #48	@ 0x30
 80005e2:	2200      	movs	r2, #0
 80005e4:	3201      	adds	r2, #1
 80005e6:	f850 1b04 	ldr.w	r1, [r0], #4
 80005ea:	f843 1b04 	str.w	r1, [r3], #4
 80005ee:	42a2      	cmp	r2, r4
 80005f0:	dbf8      	blt.n	80005e4 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x4c>
 80005f2:	b15c      	cbz	r4, 800060c <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x74>
 80005f4:	ab06      	add	r3, sp, #24
 80005f6:	eb03 0284 	add.w	r2, r3, r4, lsl #2
 80005fa:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
 80005fe:	ab0f      	add	r3, sp, #60	@ 0x3c
 8000600:	f852 1b04 	ldr.w	r1, [r2], #4
 8000604:	f843 1b04 	str.w	r1, [r3], #4
 8000608:	4282      	cmp	r2, r0
 800060a:	d1f9      	bne.n	8000600 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x68>
 800060c:	4638      	mov	r0, r7
 800060e:	f001 fbdd 	bl	8001dcc <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ>
 8000612:	eef0 0a40 	vmov.f32	s1, s0
 8000616:	eeb0 0a48 	vmov.f32	s0, s16
 800061a:	f00d f964 	bl	800d8e6 <fminf>
 800061e:	4638      	mov	r0, r7
 8000620:	eeb0 8a40 	vmov.f32	s16, s0
 8000624:	f001 fc04 	bl	8001e30 <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ>
 8000628:	eef0 0a40 	vmov.f32	s1, s0
 800062c:	eeb0 0a48 	vmov.f32	s0, s16
 8000630:	f00d f93c 	bl	800d8ac <fmaxf>
 8000634:	edd7 7a00 	vldr	s15, [r7]
 8000638:	ed97 7a01 	vldr	s14, [r7, #4]
 800063c:	eef4 7a40 	vcmp.f32	s15, s0
 8000640:	edd7 7a02 	vldr	s15, [r7, #8]
 8000644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000648:	eeb4 7a40 	vcmp.f32	s14, s0
 800064c:	bf0c      	ite	eq
 800064e:	2201      	moveq	r2, #1
 8000650:	2200      	movne	r2, #0
 8000652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000656:	eef4 7a40 	vcmp.f32	s15, s0
 800065a:	bf0c      	ite	eq
 800065c:	2301      	moveq	r3, #1
 800065e:	2300      	movne	r3, #0
 8000660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000664:	f88d 2000 	strb.w	r2, [sp]
 8000668:	a903      	add	r1, sp, #12
 800066a:	bf0c      	ite	eq
 800066c:	2201      	moveq	r2, #1
 800066e:	2200      	movne	r2, #0
 8000670:	4668      	mov	r0, sp
 8000672:	eeb0 8a40 	vmov.f32	s16, s0
 8000676:	f88d 2002 	strb.w	r2, [sp, #2]
 800067a:	f88d 3001 	strb.w	r3, [sp, #1]
 800067e:	f7ff ff73 	bl	8000568 <sym_3UIHQUC7XVAXESSVI5JMOL44XN7QRX6LGJLZCPA>
 8000682:	2800      	cmp	r0, #0
 8000684:	d030      	beq.n	80006e8 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x150>
 8000686:	f04f 0302 	mov.w	r3, #2
 800068a:	e9c6 0300 	strd	r0, r3, [r6]
 800068e:	dd1c      	ble.n	80006ca <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x132>
 8000690:	a903      	add	r1, sp, #12
 8000692:	eb05 0680 	add.w	r6, r5, r0, lsl #2
 8000696:	462a      	mov	r2, r5
 8000698:	460c      	mov	r4, r1
 800069a:	f854 3b04 	ldr.w	r3, [r4], #4
 800069e:	af12      	add	r7, sp, #72	@ 0x48
 80006a0:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80006a4:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80006a8:	f842 3b04 	str.w	r3, [r2], #4
 80006ac:	42b2      	cmp	r2, r6
 80006ae:	d1f4      	bne.n	800069a <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x102>
 80006b0:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 80006b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80006b8:	ac12      	add	r4, sp, #72	@ 0x48
 80006ba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80006be:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80006c2:	f842 3b04 	str.w	r3, [r2], #4
 80006c6:	4290      	cmp	r0, r2
 80006c8:	d1f4      	bne.n	80006b4 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x11c>
 80006ca:	b012      	add	sp, #72	@ 0x48
 80006cc:	ecbd 8b02 	vpop	{d8}
 80006d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80006d4:	ab0c      	add	r3, sp, #48	@ 0x30
 80006d6:	f102 0018 	add.w	r0, r2, #24
 80006da:	f852 1b04 	ldr.w	r1, [r2], #4
 80006de:	f843 1b04 	str.w	r1, [r3], #4
 80006e2:	4282      	cmp	r2, r0
 80006e4:	d1f9      	bne.n	80006da <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x142>
 80006e6:	e791      	b.n	800060c <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x74>
 80006e8:	aa01      	add	r2, sp, #4
 80006ea:	a90c      	add	r1, sp, #48	@ 0x30
 80006ec:	eeb0 0a48 	vmov.f32	s0, s16
 80006f0:	4638      	mov	r0, r7
 80006f2:	f000 f9fb 	bl	8000aec <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY>
 80006f6:	9a01      	ldr	r2, [sp, #4]
 80006f8:	9b02      	ldr	r3, [sp, #8]
 80006fa:	2101      	movs	r1, #1
 80006fc:	6031      	str	r1, [r6, #0]
 80006fe:	2102      	movs	r1, #2
 8000700:	6071      	str	r1, [r6, #4]
 8000702:	602a      	str	r2, [r5, #0]
 8000704:	606b      	str	r3, [r5, #4]
 8000706:	b012      	add	sp, #72	@ 0x48
 8000708:	ecbd 8b02 	vpop	{d8}
 800070c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000710:	f10d 0818 	add.w	r8, sp, #24
 8000714:	f44f 727f 	mov.w	r2, #1020	@ 0x3fc
 8000718:	4640      	mov	r0, r8
 800071a:	f00b fa18 	bl	800bb4e <memcpy>
 800071e:	e75e      	b.n	80005de <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI+0x46>

08000720 <sym_SBD2NVCKYJ3J5NPJP4ABVNYTZBKNTPTXCRZVBFY>:
 8000720:	1e42      	subs	r2, r0, #1
 8000722:	f1c0 0301 	rsb	r3, r0, #1
 8000726:	1898      	adds	r0, r3, r2
 8000728:	4281      	cmp	r1, r0
 800072a:	dd04      	ble.n	8000736 <sym_SBD2NVCKYJ3J5NPJP4ABVNYTZBKNTPTXCRZVBFY+0x16>
 800072c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8000730:	2800      	cmp	r0, #0
 8000732:	d1f8      	bne.n	8000726 <sym_SBD2NVCKYJ3J5NPJP4ABVNYTZBKNTPTXCRZVBFY+0x6>
 8000734:	4770      	bx	lr
 8000736:	2001      	movs	r0, #1
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop

0800073c <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y>:
 800073c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800073e:	4614      	mov	r4, r2
 8000740:	ed2d 8b06 	vpush	{d8-d10}
 8000744:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000748:	4606      	mov	r6, r0
 800074a:	6022      	str	r2, [r4, #0]
 800074c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000750:	460d      	mov	r5, r1
 8000752:	6062      	str	r2, [r4, #4]
 8000754:	4601      	mov	r1, r0
 8000756:	2240      	movs	r2, #64	@ 0x40
 8000758:	b089      	sub	sp, #36	@ 0x24
 800075a:	f104 0008 	add.w	r0, r4, #8
 800075e:	461f      	mov	r7, r3
 8000760:	eef0 8a40 	vmov.f32	s17, s0
 8000764:	eeb0 aa60 	vmov.f32	s20, s1
 8000768:	eeb0 9a41 	vmov.f32	s18, s2
 800076c:	f00b f9ef 	bl	800bb4e <memcpy>
 8000770:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8000772:	64a3      	str	r3, [r4, #72]	@ 0x48
 8000774:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8000776:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000778:	4bd6      	ldr	r3, [pc, #856]	@ (8000ad4 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x398>)
 800077a:	6523      	str	r3, [r4, #80]	@ 0x50
 800077c:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 800077e:	6563      	str	r3, [r4, #84]	@ 0x54
 8000780:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8000782:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000784:	6d33      	ldr	r3, [r6, #80]	@ 0x50
 8000786:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8000788:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800078a:	6623      	str	r3, [r4, #96]	@ 0x60
 800078c:	6db3      	ldr	r3, [r6, #88]	@ 0x58
 800078e:	6663      	str	r3, [r4, #100]	@ 0x64
 8000790:	6df3      	ldr	r3, [r6, #92]	@ 0x5c
 8000792:	66a3      	str	r3, [r4, #104]	@ 0x68
 8000794:	6e33      	ldr	r3, [r6, #96]	@ 0x60
 8000796:	66e3      	str	r3, [r4, #108]	@ 0x6c
 8000798:	6e73      	ldr	r3, [r6, #100]	@ 0x64
 800079a:	6723      	str	r3, [r4, #112]	@ 0x70
 800079c:	4bce      	ldr	r3, [pc, #824]	@ (8000ad8 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x39c>)
 800079e:	6eb1      	ldr	r1, [r6, #104]	@ 0x68
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	6761      	str	r1, [r4, #116]	@ 0x74
 80007a4:	2200      	movs	r2, #0
 80007a6:	2100      	movs	r1, #0
 80007a8:	67a2      	str	r2, [r4, #120]	@ 0x78
 80007aa:	67e2      	str	r2, [r4, #124]	@ 0x7c
 80007ac:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
 80007b0:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 80007b4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
 80007b8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
 80007bc:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 80007c0:	f884 1094 	strb.w	r1, [r4, #148]	@ 0x94
 80007c4:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 80007c8:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 80007cc:	f8c4 30a0 	str.w	r3, [r4, #160]	@ 0xa0
 80007d0:	f8c4 30a4 	str.w	r3, [r4, #164]	@ 0xa4
 80007d4:	f8c4 30a8 	str.w	r3, [r4, #168]	@ 0xa8
 80007d8:	ed95 7ac9 	vldr	s14, [r5, #804]	@ 0x324
 80007dc:	edd5 6aca 	vldr	s13, [r5, #808]	@ 0x328
 80007e0:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80007e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007e8:	f280 816d 	bge.w	8000ac6 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x38a>
 80007ec:	f100 811a 	bmi.w	8000a24 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x2e8>
 80007f0:	eeb0 6a47 	vmov.f32	s12, s14
 80007f4:	dd01      	ble.n	80007fa <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0xbe>
 80007f6:	eeb0 7a66 	vmov.f32	s14, s13
 80007fa:	edd5 7acb 	vldr	s15, [r5, #812]	@ 0x32c
 80007fe:	eef4 6ae7 	vcmpe.f32	s13, s15
 8000802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000806:	f280 816d 	bge.w	8000ae4 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x3a8>
 800080a:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800080e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000812:	d408      	bmi.n	8000826 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0xea>
 8000814:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800081c:	dd01      	ble.n	8000822 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0xe6>
 800081e:	eeb0 7a67 	vmov.f32	s14, s15
 8000822:	eef0 7a46 	vmov.f32	s15, s12
 8000826:	2303      	movs	r3, #3
 8000828:	eeb4 9ac7 	vcmpe.f32	s18, s14
 800082c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000830:	f100 812b 	bmi.w	8000a8a <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x34e>
 8000834:	eeb4 9a67 	vcmp.f32	s18, s15
 8000838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800083c:	bfc8      	it	gt
 800083e:	eeb0 9a67 	vmovgt.f32	s18, s15
 8000842:	f505 7649 	add.w	r6, r5, #804	@ 0x324
 8000846:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 800084a:	edc4 7a2b 	vstr	s15, [r4, #172]	@ 0xac
 800084e:	ed84 7a2c 	vstr	s14, [r4, #176]	@ 0xb0
 8000852:	4630      	mov	r0, r6
 8000854:	f001 faba 	bl	8001dcc <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ>
 8000858:	eef0 0a40 	vmov.f32	s1, s0
 800085c:	eeb0 0a49 	vmov.f32	s0, s18
 8000860:	f00d f841 	bl	800d8e6 <fminf>
 8000864:	4630      	mov	r0, r6
 8000866:	eeb0 8a40 	vmov.f32	s16, s0
 800086a:	f001 fae1 	bl	8001e30 <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ>
 800086e:	eef0 0a40 	vmov.f32	s1, s0
 8000872:	eeb0 0a48 	vmov.f32	s0, s16
 8000876:	f00d f819 	bl	800d8ac <fmaxf>
 800087a:	edd5 7ac9 	vldr	s15, [r5, #804]	@ 0x324
 800087e:	ed95 7aca 	vldr	s14, [r5, #808]	@ 0x328
 8000882:	eef4 7a40 	vcmp.f32	s15, s0
 8000886:	edd5 7acb 	vldr	s15, [r5, #812]	@ 0x32c
 800088a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800088e:	eeb4 7a40 	vcmp.f32	s14, s0
 8000892:	bf0c      	ite	eq
 8000894:	2301      	moveq	r3, #1
 8000896:	2300      	movne	r3, #0
 8000898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800089c:	eef4 7a40 	vcmp.f32	s15, s0
 80008a0:	bf0c      	ite	eq
 80008a2:	2201      	moveq	r2, #1
 80008a4:	2200      	movne	r2, #0
 80008a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008aa:	f88d 3004 	strb.w	r3, [sp, #4]
 80008ae:	a905      	add	r1, sp, #20
 80008b0:	bf0c      	ite	eq
 80008b2:	2301      	moveq	r3, #1
 80008b4:	2300      	movne	r3, #0
 80008b6:	a801      	add	r0, sp, #4
 80008b8:	eeb0 8a40 	vmov.f32	s16, s0
 80008bc:	f88d 2005 	strb.w	r2, [sp, #5]
 80008c0:	f88d 3006 	strb.w	r3, [sp, #6]
 80008c4:	f7ff fe50 	bl	8000568 <sym_3UIHQUC7XVAXESSVI5JMOL44XN7QRX6LGJLZCPA>
 80008c8:	2800      	cmp	r0, #0
 80008ca:	f000 80d3 	beq.w	8000a74 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x338>
 80008ce:	dd0e      	ble.n	80008ee <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x1b2>
 80008d0:	a905      	add	r1, sp, #20
 80008d2:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 80008d6:	ab02      	add	r3, sp, #8
 80008d8:	f851 2b04 	ldr.w	r2, [r1], #4
 80008dc:	f202 525d 	addw	r2, r2, #1373	@ 0x55d
 80008e0:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 80008e4:	4281      	cmp	r1, r0
 80008e6:	6812      	ldr	r2, [r2, #0]
 80008e8:	f843 2b04 	str.w	r2, [r3], #4
 80008ec:	d1f4      	bne.n	80008d8 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x19c>
 80008ee:	eddd 9a02 	vldr	s19, [sp, #8]
 80008f2:	4b7a      	ldr	r3, [pc, #488]	@ (8000adc <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x3a0>)
 80008f4:	f8c4 30b8 	str.w	r3, [r4, #184]	@ 0xb8
 80008f8:	eeea 8a29 	vfma.f32	s17, s20, s19
 80008fc:	f205 5314 	addw	r3, r5, #1300	@ 0x514
 8000900:	edd3 7a00 	vldr	s15, [r3]
 8000904:	ed95 0acc 	vldr	s0, [r5, #816]	@ 0x330
 8000908:	ed95 aacd 	vldr	s20, [r5, #820]	@ 0x334
 800090c:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000914:	ee3a aa40 	vsub.f32	s20, s20, s0
 8000918:	eeb4 0ae8 	vcmpe.f32	s0, s17
 800091c:	f240 8085 	bls.w	8000a2a <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x2ee>
 8000920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000924:	f100 80bc 	bmi.w	8000aa0 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x364>
 8000928:	f2c0 80ca 	blt.w	8000ac0 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x384>
 800092c:	2200      	movs	r2, #0
 800092e:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
 8000932:	ed93 6ae4 	vldr	s12, [r3, #912]	@ 0x390
 8000936:	edd3 6a6a 	vldr	s13, [r3, #424]	@ 0x1a8
 800093a:	ed93 7a6b 	vldr	s14, [r3, #428]	@ 0x1ac
 800093e:	edd3 7ae5 	vldr	s15, [r3, #916]	@ 0x394
 8000942:	eef0 5a46 	vmov.f32	s11, s12
 8000946:	eee9 7a07 	vfma.f32	s15, s18, s14
 800094a:	eee6 5a89 	vfma.f32	s11, s13, s18
 800094e:	ee38 7ac0 	vsub.f32	s14, s17, s0
 8000952:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8000956:	ee67 7a87 	vmul.f32	s15, s15, s14
 800095a:	ee87 8a8a 	vdiv.f32	s16, s15, s20
 800095e:	ee38 8a06 	vadd.f32	s16, s16, s12
 8000962:	eea6 8a89 	vfma.f32	s16, s13, s18
 8000966:	b3ca      	cbz	r2, 80009dc <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x2a0>
 8000968:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800096c:	ee80 0a0a 	vdiv.f32	s0, s0, s20
 8000970:	f00c fff6 	bl	800d960 <floorf>
 8000974:	edd5 7acc 	vldr	s15, [r5, #816]	@ 0x330
 8000978:	ee78 6ae7 	vsub.f32	s13, s17, s15
 800097c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8000980:	ee86 7a8a 	vdiv.f32	s14, s13, s20
 8000984:	ee70 7a27 	vadd.f32	s15, s0, s15
 8000988:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800098c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000990:	ee70 6a06 	vadd.f32	s13, s0, s12
 8000994:	ee17 3a90 	vmov	r3, s15
 8000998:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 800099c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80009a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80009a4:	ed93 8ae3 	vldr	s16, [r3, #908]	@ 0x38c
 80009a8:	ed93 5a69 	vldr	s10, [r3, #420]	@ 0x1a4
 80009ac:	ee16 3a90 	vmov	r3, s13
 80009b0:	ee77 7a40 	vsub.f32	s15, s14, s0
 80009b4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80009b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80009bc:	ee36 7a67 	vsub.f32	s14, s12, s15
 80009c0:	ee27 8a88 	vmul.f32	s16, s15, s16
 80009c4:	edd3 5ae3 	vldr	s11, [r3, #908]	@ 0x38c
 80009c8:	edd3 6a69 	vldr	s13, [r3, #420]	@ 0x1a4
 80009cc:	ee67 7a85 	vmul.f32	s15, s15, s10
 80009d0:	eea5 8a87 	vfma.f32	s16, s11, s14
 80009d4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80009d8:	eea9 8a27 	vfma.f32	s16, s18, s15
 80009dc:	eeb0 0a68 	vmov.f32	s0, s17
 80009e0:	f001 fb00 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 80009e4:	eddf 7a3e 	vldr	s15, [pc, #248]	@ 8000ae0 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x3a4>
 80009e8:	edc4 9a34 	vstr	s19, [r4, #208]	@ 0xd0
 80009ec:	2800      	cmp	r0, #0
 80009ee:	bf18      	it	ne
 80009f0:	eeb0 8a67 	vmovne.f32	s16, s15
 80009f4:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80009f8:	f8c4 30bc 	str.w	r3, [r4, #188]	@ 0xbc
 80009fc:	edc4 7a30 	vstr	s15, [r4, #192]	@ 0xc0
 8000a00:	edc4 7a31 	vstr	s15, [r4, #196]	@ 0xc4
 8000a04:	edc4 7a32 	vstr	s15, [r4, #200]	@ 0xc8
 8000a08:	ed84 8a33 	vstr	s16, [r4, #204]	@ 0xcc
 8000a0c:	edc4 9a35 	vstr	s19, [r4, #212]	@ 0xd4
 8000a10:	edc4 9a36 	vstr	s19, [r4, #216]	@ 0xd8
 8000a14:	edc4 9a37 	vstr	s19, [r4, #220]	@ 0xdc
 8000a18:	edc7 8a00 	vstr	s17, [r7]
 8000a1c:	b009      	add	sp, #36	@ 0x24
 8000a1e:	ecbd 8b06 	vpop	{d8-d10}
 8000a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a24:	eeb0 6a66 	vmov.f32	s12, s13
 8000a28:	e6e7      	b.n	80007fa <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0xbe>
 8000a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a2e:	d42f      	bmi.n	8000a90 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x354>
 8000a30:	2200      	movs	r2, #0
 8000a32:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
 8000a36:	f203 5174 	addw	r1, r3, #1396	@ 0x574
 8000a3a:	ed93 6ae3 	vldr	s12, [r3, #908]	@ 0x38c
 8000a3e:	ed93 5ae2 	vldr	s10, [r3, #904]	@ 0x388
 8000a42:	edd1 5a00 	vldr	s11, [r1]
 8000a46:	f503 63ae 	add.w	r3, r3, #1392	@ 0x570
 8000a4a:	edd3 6a00 	vldr	s13, [r3]
 8000a4e:	eeb0 7a65 	vmov.f32	s14, s11
 8000a52:	eea6 7a09 	vfma.f32	s14, s12, s18
 8000a56:	eee5 6a09 	vfma.f32	s13, s10, s18
 8000a5a:	ee78 7ae7 	vsub.f32	s15, s17, s15
 8000a5e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8000a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a66:	ee87 8a8a 	vdiv.f32	s16, s15, s20
 8000a6a:	ee38 8a25 	vadd.f32	s16, s16, s11
 8000a6e:	eea6 8a09 	vfma.f32	s16, s12, s18
 8000a72:	e778      	b.n	8000966 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x22a>
 8000a74:	f505 51ab 	add.w	r1, r5, #5472	@ 0x1560
 8000a78:	eeb0 0a48 	vmov.f32	s0, s16
 8000a7c:	3118      	adds	r1, #24
 8000a7e:	4630      	mov	r0, r6
 8000a80:	f000 f8ba 	bl	8000bf8 <sym_OPTO2XH6CI6Y5TL7RRJWOQE3AL2WZINJXFVJHQY>
 8000a84:	eef0 9a40 	vmov.f32	s19, s0
 8000a88:	e733      	b.n	80008f2 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x1b6>
 8000a8a:	eeb0 9a47 	vmov.f32	s18, s14
 8000a8e:	e6d8      	b.n	8000842 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x106>
 8000a90:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a98:	bfcc      	ite	gt
 8000a9a:	2201      	movgt	r2, #1
 8000a9c:	2200      	movle	r2, #0
 8000a9e:	e7c8      	b.n	8000a32 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x2f6>
 8000aa0:	eef4 7ae8 	vcmpe.f32	s15, s17
 8000aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aa8:	eeb4 0a68 	vcmp.f32	s0, s17
 8000aac:	bfcc      	ite	gt
 8000aae:	2201      	movgt	r2, #1
 8000ab0:	2200      	movle	r2, #0
 8000ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ab6:	f43f af3a 	beq.w	800092e <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x1f2>
 8000aba:	ed9f 8a09 	vldr	s16, [pc, #36]	@ 8000ae0 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x3a4>
 8000abe:	e752      	b.n	8000966 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x22a>
 8000ac0:	ed9f 8a07 	vldr	s16, [pc, #28]	@ 8000ae0 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x3a4>
 8000ac4:	e78a      	b.n	80009dc <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x2a0>
 8000ac6:	eef0 7a47 	vmov.f32	s15, s14
 8000aca:	eeb0 9a47 	vmov.f32	s18, s14
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e6b7      	b.n	8000842 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0x106>
 8000ad2:	bf00      	nop
 8000ad4:	40a00000 	.word	0x40a00000
 8000ad8:	20000038 	.word	0x20000038
 8000adc:	40400000 	.word	0x40400000
 8000ae0:	00000000 	.word	0x00000000
 8000ae4:	eef0 7a46 	vmov.f32	s15, s12
 8000ae8:	2302      	movs	r3, #2
 8000aea:	e69d      	b.n	8000828 <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y+0xec>

08000aec <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY>:
 8000aec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aee:	ed2d 8b0a 	vpush	{d8-d12}
 8000af2:	b087      	sub	sp, #28
 8000af4:	4617      	mov	r7, r2
 8000af6:	eef0 9a40 	vmov.f32	s19, s0
 8000afa:	4605      	mov	r5, r0
 8000afc:	466b      	mov	r3, sp
 8000afe:	f101 0218 	add.w	r2, r1, #24
 8000b02:	f851 0b04 	ldr.w	r0, [r1], #4
 8000b06:	f843 0b04 	str.w	r0, [r3], #4
 8000b0a:	428a      	cmp	r2, r1
 8000b0c:	d1f9      	bne.n	8000b02 <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY+0x16>
 8000b0e:	edd5 ba00 	vldr	s23, [r5]
 8000b12:	ed95 ba02 	vldr	s22, [r5, #8]
 8000b16:	462c      	mov	r4, r5
 8000b18:	f105 060c 	add.w	r6, r5, #12
 8000b1c:	ecb4 0a01 	vldmia	r4!, {s0}
 8000b20:	f001 fa60 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8000b24:	bba0      	cbnz	r0, 8000b90 <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY+0xa4>
 8000b26:	42a6      	cmp	r6, r4
 8000b28:	d1f8      	bne.n	8000b1c <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY+0x30>
 8000b2a:	ed95 9a01 	vldr	s18, [r5, #4]
 8000b2e:	edd5 7a00 	vldr	s15, [r5]
 8000b32:	eddd aa02 	vldr	s21, [sp, #8]
 8000b36:	ed9d aa05 	vldr	s20, [sp, #20]
 8000b3a:	ed9d 8a00 	vldr	s16, [sp]
 8000b3e:	eddd 8a03 	vldr	s17, [sp, #12]
 8000b42:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8000b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b4a:	d50f      	bpl.n	8000b6c <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY+0x80>
 8000b4c:	eef0 6a68 	vmov.f32	s13, s17
 8000b50:	eeb0 7a48 	vmov.f32	s14, s16
 8000b54:	edd5 ba02 	vldr	s23, [r5, #8]
 8000b58:	eef0 8a4a 	vmov.f32	s17, s20
 8000b5c:	eeb0 8a6a 	vmov.f32	s16, s21
 8000b60:	eeb0 aa66 	vmov.f32	s20, s13
 8000b64:	eef0 aa47 	vmov.f32	s21, s14
 8000b68:	eeb0 ba67 	vmov.f32	s22, s15
 8000b6c:	eeb0 0a69 	vmov.f32	s0, s19
 8000b70:	eddd ca01 	vldr	s25, [sp, #4]
 8000b74:	ed9d ca04 	vldr	s24, [sp, #16]
 8000b78:	f001 fa34 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8000b7c:	b160      	cbz	r0, 8000b98 <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY+0xac>
 8000b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf4 <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY+0x108>)
 8000b80:	ed93 8a00 	vldr	s16, [r3]
 8000b84:	eef0 8a48 	vmov.f32	s17, s16
 8000b88:	edc7 8a01 	vstr	s17, [r7, #4]
 8000b8c:	ed87 8a00 	vstr	s16, [r7]
 8000b90:	b007      	add	sp, #28
 8000b92:	ecbd 8b0a 	vpop	{d8-d12}
 8000b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b98:	ee79 6a6b 	vsub.f32	s13, s18, s23
 8000b9c:	ee7c 7ac8 	vsub.f32	s15, s25, s16
 8000ba0:	ee3b 9a49 	vsub.f32	s18, s22, s18
 8000ba4:	ee3c 6a68 	vsub.f32	s12, s24, s17
 8000ba8:	ee7a aaec 	vsub.f32	s21, s21, s25
 8000bac:	ee3a aa4c 	vsub.f32	s20, s20, s24
 8000bb0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000bb4:	eeca 5a89 	vdiv.f32	s11, s21, s18
 8000bb8:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000bbc:	ee8a 6a09 	vdiv.f32	s12, s20, s18
 8000bc0:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8000bc4:	ee3b ba6b 	vsub.f32	s22, s22, s23
 8000bc8:	ee36 6a67 	vsub.f32	s12, s12, s15
 8000bcc:	ee85 5a8b 	vdiv.f32	s10, s11, s22
 8000bd0:	eec6 5a0b 	vdiv.f32	s11, s12, s22
 8000bd4:	eea6 7ac5 	vfms.f32	s14, s13, s10
 8000bd8:	eee6 7ae5 	vfms.f32	s15, s13, s11
 8000bdc:	ee39 0aeb 	vsub.f32	s0, s19, s23
 8000be0:	eea5 7a00 	vfma.f32	s14, s10, s0
 8000be4:	eee5 7a80 	vfma.f32	s15, s11, s0
 8000be8:	eea7 8a00 	vfma.f32	s16, s14, s0
 8000bec:	eee7 8a80 	vfma.f32	s17, s15, s0
 8000bf0:	e7ca      	b.n	8000b88 <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY+0x9c>
 8000bf2:	bf00      	nop
 8000bf4:	20000038 	.word	0x20000038

08000bf8 <sym_OPTO2XH6CI6Y5TL7RRJWOQE3AL2WZINJXFVJHQY>:
 8000bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bfa:	ed2d 8b08 	vpush	{d8-d11}
 8000bfe:	edd1 aa00 	vldr	s21, [r1]
 8000c02:	edd0 9a00 	vldr	s19, [r0]
 8000c06:	ed91 aa02 	vldr	s20, [r1, #8]
 8000c0a:	ed90 9a02 	vldr	s18, [r0, #8]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	460d      	mov	r5, r1
 8000c12:	eef0 8a40 	vmov.f32	s17, s0
 8000c16:	4606      	mov	r6, r0
 8000c18:	f100 070c 	add.w	r7, r0, #12
 8000c1c:	ecb6 0a01 	vldmia	r6!, {s0}
 8000c20:	f001 f9e0 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8000c24:	b9e0      	cbnz	r0, 8000c60 <sym_OPTO2XH6CI6Y5TL7RRJWOQE3AL2WZINJXFVJHQY+0x68>
 8000c26:	42b7      	cmp	r7, r6
 8000c28:	d1f8      	bne.n	8000c1c <sym_OPTO2XH6CI6Y5TL7RRJWOQE3AL2WZINJXFVJHQY+0x24>
 8000c2a:	ed94 8a01 	vldr	s16, [r4, #4]
 8000c2e:	edd4 7a00 	vldr	s15, [r4]
 8000c32:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8000c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c3a:	d507      	bpl.n	8000c4c <sym_OPTO2XH6CI6Y5TL7RRJWOQE3AL2WZINJXFVJHQY+0x54>
 8000c3c:	edd4 9a02 	vldr	s19, [r4, #8]
 8000c40:	edd5 aa02 	vldr	s21, [r5, #8]
 8000c44:	ed95 aa00 	vldr	s20, [r5]
 8000c48:	eeb0 9a67 	vmov.f32	s18, s15
 8000c4c:	eeb0 0a68 	vmov.f32	s0, s17
 8000c50:	ed95 ba01 	vldr	s22, [r5, #4]
 8000c54:	f001 f9c6 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8000c58:	b138      	cbz	r0, 8000c6a <sym_OPTO2XH6CI6Y5TL7RRJWOQE3AL2WZINJXFVJHQY+0x72>
 8000c5a:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <sym_OPTO2XH6CI6Y5TL7RRJWOQE3AL2WZINJXFVJHQY+0xb4>)
 8000c5c:	ed93 8a00 	vldr	s16, [r3]
 8000c60:	eeb0 0a48 	vmov.f32	s0, s16
 8000c64:	ecbd 8b08 	vpop	{d8-d11}
 8000c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c6a:	ee38 6a69 	vsub.f32	s12, s16, s19
 8000c6e:	ee3b 7a6a 	vsub.f32	s14, s22, s21
 8000c72:	ee39 8a48 	vsub.f32	s16, s18, s16
 8000c76:	ee3a aa4b 	vsub.f32	s20, s20, s22
 8000c7a:	eec7 7a06 	vdiv.f32	s15, s14, s12
 8000c7e:	ee8a 7a08 	vdiv.f32	s14, s20, s16
 8000c82:	ee39 9a69 	vsub.f32	s18, s18, s19
 8000c86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c8a:	ee78 8ae9 	vsub.f32	s17, s17, s19
 8000c8e:	eec7 6a09 	vdiv.f32	s13, s14, s18
 8000c92:	eeb0 8a6a 	vmov.f32	s16, s21
 8000c96:	eee6 7a66 	vfms.f32	s15, s12, s13
 8000c9a:	eee6 7aa8 	vfma.f32	s15, s13, s17
 8000c9e:	eea7 8aa8 	vfma.f32	s16, s15, s17
 8000ca2:	eeb0 0a48 	vmov.f32	s0, s16
 8000ca6:	ecbd 8b08 	vpop	{d8-d11}
 8000caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000cac:	20000038 	.word	0x20000038

08000cb0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA>:
 8000cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cb4:	ed2d 8b0c 	vpush	{d8-d13}
 8000cb8:	b0ff      	sub	sp, #508	@ 0x1fc
 8000cba:	e9cd 230b 	strd	r2, r3, [sp, #44]	@ 0x2c
 8000cbe:	f890 30b4 	ldrb.w	r3, [r0, #180]	@ 0xb4
 8000cc2:	edd0 8a2c 	vldr	s17, [r0, #176]	@ 0xb0
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	4604      	mov	r4, r0
 8000cca:	eeb0 aa40 	vmov.f32	s20, s0
 8000cce:	eeb0 8a60 	vmov.f32	s16, s1
 8000cd2:	eef0 ca41 	vmov.f32	s25, s2
 8000cd6:	eeb0 9a61 	vmov.f32	s18, s3
 8000cda:	4688      	mov	r8, r1
 8000cdc:	d005      	beq.n	8000cea <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x3a>
 8000cde:	eeb4 1ae8 	vcmpe.f32	s2, s17
 8000ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ce6:	f140 8618 	bpl.w	800191a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc6a>
 8000cea:	f508 7949 	add.w	r9, r8, #804	@ 0x324
 8000cee:	4648      	mov	r0, r9
 8000cf0:	f001 f86c 	bl	8001dcc <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ>
 8000cf4:	eef0 0a40 	vmov.f32	s1, s0
 8000cf8:	eeb0 0a68 	vmov.f32	s0, s17
 8000cfc:	f00c fdf3 	bl	800d8e6 <fminf>
 8000d00:	4648      	mov	r0, r9
 8000d02:	eef0 9a40 	vmov.f32	s19, s0
 8000d06:	f001 f893 	bl	8001e30 <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ>
 8000d0a:	eef0 0a40 	vmov.f32	s1, s0
 8000d0e:	eeb0 0a69 	vmov.f32	s0, s19
 8000d12:	f00c fdcb 	bl	800d8ac <fmaxf>
 8000d16:	edd8 7ac9 	vldr	s15, [r8, #804]	@ 0x324
 8000d1a:	ed98 7aca 	vldr	s14, [r8, #808]	@ 0x328
 8000d1e:	eef4 7a40 	vcmp.f32	s15, s0
 8000d22:	edd8 7acb 	vldr	s15, [r8, #812]	@ 0x32c
 8000d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d2a:	eeb4 7a40 	vcmp.f32	s14, s0
 8000d2e:	bf0c      	ite	eq
 8000d30:	2301      	moveq	r3, #1
 8000d32:	2300      	movne	r3, #0
 8000d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d38:	eef4 7a40 	vcmp.f32	s15, s0
 8000d3c:	f88d 3044 	strb.w	r3, [sp, #68]	@ 0x44
 8000d40:	bf0c      	ite	eq
 8000d42:	2301      	moveq	r3, #1
 8000d44:	2300      	movne	r3, #0
 8000d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d4a:	f88d 3045 	strb.w	r3, [sp, #69]	@ 0x45
 8000d4e:	a925      	add	r1, sp, #148	@ 0x94
 8000d50:	bf0c      	ite	eq
 8000d52:	2301      	moveq	r3, #1
 8000d54:	2300      	movne	r3, #0
 8000d56:	a811      	add	r0, sp, #68	@ 0x44
 8000d58:	eef0 9a40 	vmov.f32	s19, s0
 8000d5c:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 8000d60:	f7ff fc02 	bl	8000568 <sym_3UIHQUC7XVAXESSVI5JMOL44XN7QRX6LGJLZCPA>
 8000d64:	1e05      	subs	r5, r0, #0
 8000d66:	f000 870a 	beq.w	8001b7e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xece>
 8000d6a:	f340 877b 	ble.w	8001c64 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xfb4>
 8000d6e:	a919      	add	r1, sp, #100	@ 0x64
 8000d70:	aa25      	add	r2, sp, #148	@ 0x94
 8000d72:	9104      	str	r1, [sp, #16]
 8000d74:	eb02 0085 	add.w	r0, r2, r5, lsl #2
 8000d78:	f852 3b04 	ldr.w	r3, [r2], #4
 8000d7c:	f203 536b 	addw	r3, r3, #1387	@ 0x56b
 8000d80:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8000d84:	4282      	cmp	r2, r0
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f841 3b04 	str.w	r3, [r1], #4
 8000d8c:	d1f4      	bne.n	8000d78 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc8>
 8000d8e:	ae14      	add	r6, sp, #80	@ 0x50
 8000d90:	9600      	str	r6, [sp, #0]
 8000d92:	f508 52ac 	add.w	r2, r8, #5504	@ 0x1580
 8000d96:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8000d9a:	eeb0 0a68 	vmov.f32	s0, s17
 8000d9e:	3204      	adds	r2, #4
 8000da0:	ab3a      	add	r3, sp, #232	@ 0xe8
 8000da2:	4649      	mov	r1, r9
 8000da4:	f7ff fbf8 	bl	8000598 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI>
 8000da8:	ab12      	add	r3, sp, #72	@ 0x48
 8000daa:	aa34      	add	r2, sp, #208	@ 0xd0
 8000dac:	4631      	mov	r1, r6
 8000dae:	a83a      	add	r0, sp, #232	@ 0xe8
 8000db0:	f7ff fae2 	bl	8000378 <sym_K4LLMH52ZZ7TEYPMY3DQEGQAJHZAHZ6JPMVFPGY>
 8000db4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8000db6:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 8000dba:	f1bb 0f00 	cmp.w	fp, #0
 8000dbe:	eeb1 ca49 	vneg.f32	s24, s18
 8000dc2:	dd0d      	ble.n	8000de0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x130>
 8000dc4:	f10d 0ad0 	add.w	sl, sp, #208	@ 0xd0
 8000dc8:	2700      	movs	r7, #0
 8000dca:	ed9a 0a00 	vldr	s0, [sl]
 8000dce:	ee8c 0a00 	vdiv.f32	s0, s24, s0
 8000dd2:	f00c fcd1 	bl	800d778 <expf>
 8000dd6:	3701      	adds	r7, #1
 8000dd8:	45bb      	cmp	fp, r7
 8000dda:	ecaa 0a01 	vstmia	sl!, {s0}
 8000dde:	d1f4      	bne.n	8000dca <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x11a>
 8000de0:	f894 30b4 	ldrb.w	r3, [r4, #180]	@ 0xb4
 8000de4:	2b03      	cmp	r3, #3
 8000de6:	f000 869b 	beq.w	8001b20 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xe70>
 8000dea:	2200      	movs	r2, #0
 8000dec:	9240      	str	r2, [sp, #256]	@ 0x100
 8000dee:	9241      	str	r2, [sp, #260]	@ 0x104
 8000df0:	9242      	str	r2, [sp, #264]	@ 0x108
 8000df2:	9243      	str	r2, [sp, #268]	@ 0x10c
 8000df4:	9244      	str	r2, [sp, #272]	@ 0x110
 8000df6:	9245      	str	r2, [sp, #276]	@ 0x114
 8000df8:	061a      	lsls	r2, r3, #24
 8000dfa:	f100 8705 	bmi.w	8001c08 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf58>
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 8000e04:	d021      	beq.n	8000e4a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x19a>
 8000e06:	009a      	lsls	r2, r3, #2
 8000e08:	f508 51ac 	add.w	r1, r8, #5504	@ 0x1580
 8000e0c:	311c      	adds	r1, #28
 8000e0e:	a83a      	add	r0, sp, #232	@ 0xe8
 8000e10:	f00a fe9d 	bl	800bb4e <memcpy>
 8000e14:	f894 20b4 	ldrb.w	r2, [r4, #180]	@ 0xb4
 8000e18:	b1ba      	cbz	r2, 8000e4a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x19a>
 8000e1a:	a83a      	add	r0, sp, #232	@ 0xe8
 8000e1c:	b217      	sxth	r7, r2
 8000e1e:	0093      	lsls	r3, r2, #2
 8000e20:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
 8000e24:	a940      	add	r1, sp, #256	@ 0x100
 8000e26:	4602      	mov	r2, r0
 8000e28:	f852 0b04 	ldr.w	r0, [r2], #4
 8000e2c:	f841 0b04 	str.w	r0, [r1], #4
 8000e30:	4594      	cmp	ip, r2
 8000e32:	d1f9      	bne.n	8000e28 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x178>
 8000e34:	aa3a      	add	r2, sp, #232	@ 0xe8
 8000e36:	4413      	add	r3, r2
 8000e38:	eb02 07c7 	add.w	r7, r2, r7, lsl #3
 8000e3c:	aa43      	add	r2, sp, #268	@ 0x10c
 8000e3e:	f853 1b04 	ldr.w	r1, [r3], #4
 8000e42:	f842 1b04 	str.w	r1, [r2], #4
 8000e46:	429f      	cmp	r7, r3
 8000e48:	d1f9      	bne.n	8000e3e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x18e>
 8000e4a:	edd8 7ac9 	vldr	s15, [r8, #804]	@ 0x324
 8000e4e:	ed98 7aca 	vldr	s14, [r8, #808]	@ 0x328
 8000e52:	eef4 7a69 	vcmp.f32	s15, s19
 8000e56:	edd8 7acb 	vldr	s15, [r8, #812]	@ 0x32c
 8000e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e5e:	eeb4 7a69 	vcmp.f32	s14, s19
 8000e62:	bf0c      	ite	eq
 8000e64:	2301      	moveq	r3, #1
 8000e66:	2300      	movne	r3, #0
 8000e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e6c:	eef4 7a69 	vcmp.f32	s15, s19
 8000e70:	f88d 3044 	strb.w	r3, [sp, #68]	@ 0x44
 8000e74:	bf0c      	ite	eq
 8000e76:	2301      	moveq	r3, #1
 8000e78:	2300      	movne	r3, #0
 8000e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e7e:	f88d 3045 	strb.w	r3, [sp, #69]	@ 0x45
 8000e82:	a925      	add	r1, sp, #148	@ 0x94
 8000e84:	bf0c      	ite	eq
 8000e86:	2301      	moveq	r3, #1
 8000e88:	2300      	movne	r3, #0
 8000e8a:	a811      	add	r0, sp, #68	@ 0x44
 8000e8c:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 8000e90:	f7ff fb6a 	bl	8000568 <sym_3UIHQUC7XVAXESSVI5JMOL44XN7QRX6LGJLZCPA>
 8000e94:	2800      	cmp	r0, #0
 8000e96:	f000 8652 	beq.w	8001b3e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xe8e>
 8000e9a:	f340 86de 	ble.w	8001c5a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xfaa>
 8000e9e:	a925      	add	r1, sp, #148	@ 0x94
 8000ea0:	0087      	lsls	r7, r0, #2
 8000ea2:	eb01 0380 	add.w	r3, r1, r0, lsl #2
 8000ea6:	f10d 0ce8 	add.w	ip, sp, #232	@ 0xe8
 8000eaa:	4608      	mov	r0, r1
 8000eac:	f850 2b04 	ldr.w	r2, [r0], #4
 8000eb0:	f50d 7efc 	add.w	lr, sp, #504	@ 0x1f8
 8000eb4:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 8000eb8:	4283      	cmp	r3, r0
 8000eba:	f852 2cfc 	ldr.w	r2, [r2, #-252]
 8000ebe:	f84c 2b04 	str.w	r2, [ip], #4
 8000ec2:	d1f3      	bne.n	8000eac <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x1fc>
 8000ec4:	aa3a      	add	r2, sp, #232	@ 0xe8
 8000ec6:	19d0      	adds	r0, r2, r7
 8000ec8:	f851 2b04 	ldr.w	r2, [r1], #4
 8000ecc:	f50d 7cfc 	add.w	ip, sp, #504	@ 0x1f8
 8000ed0:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	f852 2cf0 	ldr.w	r2, [r2, #-240]
 8000eda:	f840 2b04 	str.w	r2, [r0], #4
 8000ede:	d1f3      	bne.n	8000ec8 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x218>
 8000ee0:	ab6e      	add	r3, sp, #440	@ 0x1b8
 8000ee2:	9306      	str	r3, [sp, #24]
 8000ee4:	edd8 7ac9 	vldr	s15, [r8, #804]	@ 0x324
 8000ee8:	ed98 7aca 	vldr	s14, [r8, #808]	@ 0x328
 8000eec:	eef4 7a69 	vcmp.f32	s15, s19
 8000ef0:	edd8 7acb 	vldr	s15, [r8, #812]	@ 0x32c
 8000ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef8:	eeb4 7a69 	vcmp.f32	s14, s19
 8000efc:	bf0c      	ite	eq
 8000efe:	2301      	moveq	r3, #1
 8000f00:	2300      	movne	r3, #0
 8000f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f06:	eef4 7a69 	vcmp.f32	s15, s19
 8000f0a:	f88d 3044 	strb.w	r3, [sp, #68]	@ 0x44
 8000f0e:	bf0c      	ite	eq
 8000f10:	2301      	moveq	r3, #1
 8000f12:	2300      	movne	r3, #0
 8000f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f18:	f88d 3045 	strb.w	r3, [sp, #69]	@ 0x45
 8000f1c:	a925      	add	r1, sp, #148	@ 0x94
 8000f1e:	bf0c      	ite	eq
 8000f20:	2301      	moveq	r3, #1
 8000f22:	2300      	movne	r3, #0
 8000f24:	a811      	add	r0, sp, #68	@ 0x44
 8000f26:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 8000f2a:	f7ff fb1d 	bl	8000568 <sym_3UIHQUC7XVAXESSVI5JMOL44XN7QRX6LGJLZCPA>
 8000f2e:	1e03      	subs	r3, r0, #0
 8000f30:	9303      	str	r3, [sp, #12]
 8000f32:	f000 8614 	beq.w	8001b5e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xeae>
 8000f36:	f340 868c 	ble.w	8001c52 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xfa2>
 8000f3a:	aa1c      	add	r2, sp, #112	@ 0x70
 8000f3c:	9205      	str	r2, [sp, #20]
 8000f3e:	4611      	mov	r1, r2
 8000f40:	9a03      	ldr	r2, [sp, #12]
 8000f42:	ab25      	add	r3, sp, #148	@ 0x94
 8000f44:	eb03 0082 	add.w	r0, r3, r2, lsl #2
 8000f48:	f853 2b04 	ldr.w	r2, [r3], #4
 8000f4c:	f202 525d 	addw	r2, r2, #1373	@ 0x55d
 8000f50:	eb08 0282 	add.w	r2, r8, r2, lsl #2
 8000f54:	4298      	cmp	r0, r3
 8000f56:	6812      	ldr	r2, [r2, #0]
 8000f58:	f841 2b04 	str.w	r2, [r1], #4
 8000f5c:	d1f4      	bne.n	8000f48 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x298>
 8000f5e:	ab3a      	add	r3, sp, #232	@ 0xe8
 8000f60:	441f      	add	r7, r3
 8000f62:	2d00      	cmp	r5, #0
 8000f64:	ed97 ba00 	vldr	s22, [r7]
 8000f68:	dd0d      	ble.n	8000f86 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x2d6>
 8000f6a:	9a04      	ldr	r2, [sp, #16]
 8000f6c:	ed94 7a19 	vldr	s14, [r4, #100]	@ 0x64
 8000f70:	4613      	mov	r3, r2
 8000f72:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8000f76:	edd3 7a00 	vldr	s15, [r3]
 8000f7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7e:	ece3 7a01 	vstmia	r3!, {s15}
 8000f82:	429a      	cmp	r2, r3
 8000f84:	d1f7      	bne.n	8000f76 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x2c6>
 8000f86:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8000f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f8e:	f100 852b 	bmi.w	80019e8 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xd38>
 8000f92:	ed94 0a20 	vldr	s0, [r4, #128]	@ 0x80
 8000f96:	ee3a 0a40 	vsub.f32	s0, s20, s0
 8000f9a:	f00c fc6f 	bl	800d87c <fabsf>
 8000f9e:	eef0 7a40 	vmov.f32	s15, s0
 8000fa2:	ed94 0a1e 	vldr	s0, [r4, #120]	@ 0x78
 8000fa6:	ee30 0a48 	vsub.f32	s0, s0, s16
 8000faa:	ee17 9a90 	vmov	r9, s15
 8000fae:	f00c fc65 	bl	800d87c <fabsf>
 8000fb2:	ee10 7a10 	vmov	r7, s0
 8000fb6:	4638      	mov	r0, r7
 8000fb8:	f001 fc86 	bl	80028c8 <__aeabi_f2d>
 8000fbc:	a3e8      	add	r3, pc, #928	@ (adr r3, 8001360 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6b0>)
 8000fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc2:	f001 ff69 	bl	8002e98 <__aeabi_dcmpgt>
 8000fc6:	b170      	cbz	r0, 8000fe6 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x336>
 8000fc8:	4648      	mov	r0, r9
 8000fca:	f001 fc7d 	bl	80028c8 <__aeabi_f2d>
 8000fce:	a3e4      	add	r3, pc, #912	@ (adr r3, 8001360 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6b0>)
 8000fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd4:	f001 ff60 	bl	8002e98 <__aeabi_dcmpgt>
 8000fd8:	b128      	cbz	r0, 8000fe6 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x336>
 8000fda:	eef5 cac0 	vcmpe.f32	s25, #0.0
 8000fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fe2:	f100 862e 	bmi.w	8001c42 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf92>
 8000fe6:	edd4 ba34 	vldr	s23, [r4, #208]	@ 0xd0
 8000fea:	ed9f 7ad9 	vldr	s14, [pc, #868]	@ 8001350 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6a0>
 8000fee:	edd4 9a37 	vldr	s19, [r4, #220]	@ 0xdc
 8000ff2:	eddf 7ad8 	vldr	s15, [pc, #864]	@ 8001354 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6a4>
 8000ff6:	edd4 aa36 	vldr	s21, [r4, #216]	@ 0xd8
 8000ffa:	ee69 9a87 	vmul.f32	s19, s19, s14
 8000ffe:	ee6a aa87 	vmul.f32	s21, s21, s14
 8001002:	eeeb 9aa7 	vfma.f32	s19, s23, s15
 8001006:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800100a:	eee9 aaa7 	vfma.f32	s21, s19, s15
 800100e:	ed94 7a2c 	vldr	s14, [r4, #176]	@ 0xb0
 8001012:	eef0 7a6a 	vmov.f32	s15, s21
 8001016:	eed9 7aa6 	vfnms.f32	s15, s19, s13
 800101a:	eeb4 7aec 	vcmpe.f32	s14, s25
 800101e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001022:	edcd 7a1f 	vstr	s15, [sp, #124]	@ 0x7c
 8001026:	d405      	bmi.n	8001034 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x384>
 8001028:	eef5 cac0 	vcmpe.f32	s25, #0.0
 800102c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001030:	f2c0 85e0 	blt.w	8001bf4 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf44>
 8001034:	9b03      	ldr	r3, [sp, #12]
 8001036:	9905      	ldr	r1, [sp, #20]
 8001038:	009a      	lsls	r2, r3, #2
 800103a:	a81f      	add	r0, sp, #124	@ 0x7c
 800103c:	f00a fd87 	bl	800bb4e <memcpy>
 8001040:	2240      	movs	r2, #64	@ 0x40
 8001042:	2100      	movs	r1, #0
 8001044:	a84e      	add	r0, sp, #312	@ 0x138
 8001046:	f00a fd03 	bl	800ba50 <memset>
 800104a:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 800104e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001052:	2200      	movs	r2, #0
 8001054:	ee17 3a90 	vmov	r3, s15
 8001058:	9228      	str	r2, [sp, #160]	@ 0xa0
 800105a:	9229      	str	r2, [sp, #164]	@ 0xa4
 800105c:	922a      	str	r2, [sp, #168]	@ 0xa8
 800105e:	922b      	str	r2, [sp, #172]	@ 0xac
 8001060:	1e5a      	subs	r2, r3, #1
 8001062:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8001066:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001068:	aa7e      	add	r2, sp, #504	@ 0x1f8
 800106a:	3b01      	subs	r3, #1
 800106c:	9308      	str	r3, [sp, #32]
 800106e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001072:	2d00      	cmp	r5, #0
 8001074:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001078:	f843 2cc0 	str.w	r2, [r3, #-192]
 800107c:	dd0d      	ble.n	800109a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x3ea>
 800107e:	9a04      	ldr	r2, [sp, #16]
 8001080:	ed9f 7ab5 	vldr	s14, [pc, #724]	@ 8001358 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6a8>
 8001084:	4613      	mov	r3, r2
 8001086:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800108a:	edd3 7a00 	vldr	s15, [r3]
 800108e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001092:	ece3 7a01 	vstmia	r3!, {s15}
 8001096:	429a      	cmp	r2, r3
 8001098:	d1f7      	bne.n	800108a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x3da>
 800109a:	9f04      	ldr	r7, [sp, #16]
 800109c:	eeb0 0a4c 	vmov.f32	s0, s24
 80010a0:	4633      	mov	r3, r6
 80010a2:	aa22      	add	r2, sp, #136	@ 0x88
 80010a4:	4629      	mov	r1, r5
 80010a6:	4638      	mov	r0, r7
 80010a8:	f000 fef4 	bl	8001e94 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA>
 80010ac:	ed94 7a00 	vldr	s14, [r4]
 80010b0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80010b2:	edd4 7a01 	vldr	s15, [r4, #4]
 80010b6:	ed9d 5a34 	vldr	s10, [sp, #208]	@ 0xd0
 80010ba:	edd4 6a2f 	vldr	s13, [r4, #188]	@ 0xbc
 80010be:	ed94 0a1e 	vldr	s0, [r4, #120]	@ 0x78
 80010c2:	ed9f 6aac 	vldr	s12, [pc, #688]	@ 8001374 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6c4>
 80010c6:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80010ca:	aa34      	add	r2, sp, #208	@ 0xd0
 80010cc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80010d0:	ee17 2a10 	vmov	r2, s14
 80010d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010d8:	1e51      	subs	r1, r2, #1
 80010da:	a87e      	add	r0, sp, #504	@ 0x1f8
 80010dc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80010e0:	edd3 5a00 	vldr	s11, [r3]
 80010e4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80010e8:	ee17 3a90 	vmov	r3, s15
 80010ec:	ed02 5a31 	vstr	s10, [r2, #-196]	@ 0xffffff3c
 80010f0:	aa28      	add	r2, sp, #160	@ 0xa0
 80010f2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80010f6:	1e59      	subs	r1, r3, #1
 80010f8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80010fc:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8001100:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001104:	ed43 5a31 	vstr	s11, [r3, #-196]	@ 0xffffff3c
 8001108:	ab28      	add	r3, sp, #160	@ 0xa0
 800110a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800110e:	ee17 3a90 	vmov	r3, s15
 8001112:	ee20 0a06 	vmul.f32	s0, s0, s12
 8001116:	a828      	add	r0, sp, #160	@ 0xa0
 8001118:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800111c:	ee76 4a45 	vsub.f32	s9, s12, s10
 8001120:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001124:	ee36 6a65 	vsub.f32	s12, s12, s11
 8001128:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800112a:	f843 0c04 	str.w	r0, [r3, #-4]
 800112e:	ee20 0a09 	vmul.f32	s0, s0, s18
 8001132:	edc2 4a00 	vstr	s9, [r2]
 8001136:	4633      	mov	r3, r6
 8001138:	ed81 6a00 	vstr	s12, [r1]
 800113c:	aa22      	add	r2, sp, #136	@ 0x88
 800113e:	4629      	mov	r1, r5
 8001140:	4638      	mov	r0, r7
 8001142:	edcd 5a33 	vstr	s11, [sp, #204]	@ 0xcc
 8001146:	f000 fea5 	bl	8001e94 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA>
 800114a:	ab12      	add	r3, sp, #72	@ 0x48
 800114c:	aa16      	add	r2, sp, #88	@ 0x58
 800114e:	4631      	mov	r1, r6
 8001150:	a822      	add	r0, sp, #136	@ 0x88
 8001152:	f7ff f927 	bl	80003a4 <sym_AO7E6M6G2Z6VQRVNFBA4IYXQBUP6R7WMISOFCEQ>
 8001156:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8001158:	2b00      	cmp	r3, #0
 800115a:	dd14      	ble.n	8001186 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x4d6>
 800115c:	aa16      	add	r2, sp, #88	@ 0x58
 800115e:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 8001162:	4617      	mov	r7, r2
 8001164:	4613      	mov	r3, r2
 8001166:	edd3 7a00 	vldr	s15, [r3]
 800116a:	eef1 7a67 	vneg.f32	s15, s15
 800116e:	ece3 7a01 	vstmia	r3!, {s15}
 8001172:	4599      	cmp	r9, r3
 8001174:	d1f7      	bne.n	8001166 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x4b6>
 8001176:	ed97 0a00 	vldr	s0, [r7]
 800117a:	f00c fafd 	bl	800d778 <expf>
 800117e:	eca7 0a01 	vstmia	r7!, {s0}
 8001182:	45b9      	cmp	r9, r7
 8001184:	d1f7      	bne.n	8001176 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x4c6>
 8001186:	edd4 7a2e 	vldr	s15, [r4, #184]	@ 0xb8
 800118a:	ed9f ca7a 	vldr	s24, [pc, #488]	@ 8001374 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6c4>
 800118e:	eddd 5a28 	vldr	s11, [sp, #160]	@ 0xa0
 8001192:	ed9d 6a29 	vldr	s12, [sp, #164]	@ 0xa4
 8001196:	eddd 6a2a 	vldr	s13, [sp, #168]	@ 0xa8
 800119a:	ed9d 7a2b 	vldr	s14, [sp, #172]	@ 0xac
 800119e:	edcd 5a46 	vstr	s11, [sp, #280]	@ 0x118
 80011a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a6:	ee25 5a8c 	vmul.f32	s10, s11, s24
 80011aa:	ee17 3a90 	vmov	r3, s15
 80011ae:	aa7e      	add	r2, sp, #504	@ 0x1f8
 80011b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80011b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80011b8:	ee66 4a0c 	vmul.f32	s9, s12, s24
 80011bc:	ee67 5a0c 	vmul.f32	s11, s14, s24
 80011c0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80011c2:	ed8d 5a4a 	vstr	s10, [sp, #296]	@ 0x128
 80011c6:	ee26 5a8c 	vmul.f32	s10, s13, s24
 80011ca:	ed94 0a1e 	vldr	s0, [r4, #120]	@ 0x78
 80011ce:	f843 2cd4 	str.w	r2, [r3, #-212]
 80011d2:	ed8d 6a47 	vstr	s12, [sp, #284]	@ 0x11c
 80011d6:	edcd 4a4b 	vstr	s9, [sp, #300]	@ 0x12c
 80011da:	edcd 6a48 	vstr	s13, [sp, #288]	@ 0x120
 80011de:	ed8d 5a4c 	vstr	s10, [sp, #304]	@ 0x130
 80011e2:	ed8d 7a49 	vstr	s14, [sp, #292]	@ 0x124
 80011e6:	edcd 5a4d 	vstr	s11, [sp, #308]	@ 0x134
 80011ea:	f000 fefb 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 80011ee:	2800      	cmp	r0, #0
 80011f0:	f000 83c7 	beq.w	8001982 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xcd2>
 80011f4:	4b59      	ldr	r3, [pc, #356]	@ (800135c <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6ac>)
 80011f6:	9307      	str	r3, [sp, #28]
 80011f8:	ed93 ca00 	vldr	s24, [r3]
 80011fc:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8001374 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6c4>
 8001200:	9804      	ldr	r0, [sp, #16]
 8001202:	4629      	mov	r1, r5
 8001204:	ee29 0a00 	vmul.f32	s0, s18, s0
 8001208:	4633      	mov	r3, r6
 800120a:	aa22      	add	r2, sp, #136	@ 0x88
 800120c:	f000 fe42 	bl	8001e94 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA>
 8001210:	9d05      	ldr	r5, [sp, #20]
 8001212:	ab12      	add	r3, sp, #72	@ 0x48
 8001214:	462a      	mov	r2, r5
 8001216:	a822      	add	r0, sp, #136	@ 0x88
 8001218:	4631      	mov	r1, r6
 800121a:	f7ff f8c3 	bl	80003a4 <sym_AO7E6M6G2Z6VQRVNFBA4IYXQBUP6R7WMISOFCEQ>
 800121e:	edd4 7a2e 	vldr	s15, [r4, #184]	@ 0xb8
 8001222:	ed9d 6a16 	vldr	s12, [sp, #88]	@ 0x58
 8001226:	ed95 7a00 	vldr	s14, [r5]
 800122a:	ed94 3a1e 	vldr	s6, [r4, #120]	@ 0x78
 800122e:	edd4 3a30 	vldr	s7, [r4, #192]	@ 0xc0
 8001232:	ed94 4a31 	vldr	s8, [r4, #196]	@ 0xc4
 8001236:	edd4 4a32 	vldr	s9, [r4, #200]	@ 0xc8
 800123a:	ed94 5a33 	vldr	s10, [r4, #204]	@ 0xcc
 800123e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001242:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001246:	ee17 3a90 	vmov	r3, s15
 800124a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800124e:	edd2 7a2f 	vldr	s15, [r2, #188]	@ 0xbc
 8001252:	9209      	str	r2, [sp, #36]	@ 0x24
 8001254:	ee76 5a66 	vsub.f32	s11, s12, s13
 8001258:	eee7 6a8c 	vfma.f32	s13, s15, s24
 800125c:	aa28      	add	r2, sp, #160	@ 0xa0
 800125e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001262:	ee27 7a46 	vnmul.f32	s14, s14, s12
 8001266:	af4e      	add	r7, sp, #312	@ 0x138
 8001268:	ee67 7a26 	vmul.f32	s15, s14, s13
 800126c:	f10d 09b0 	add.w	r9, sp, #176	@ 0xb0
 8001270:	ed42 7a01 	vstr	s15, [r2, #-4]
 8001274:	aa7e      	add	r2, sp, #504	@ 0x1f8
 8001276:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800127a:	ed43 5a35 	vstr	s11, [r3, #-212]	@ 0xffffff2c
 800127e:	ab30      	add	r3, sp, #192	@ 0xc0
 8001280:	930a      	str	r3, [sp, #40]	@ 0x28
 8001282:	4618      	mov	r0, r3
 8001284:	aa46      	add	r2, sp, #280	@ 0x118
 8001286:	464d      	mov	r5, r9
 8001288:	463b      	mov	r3, r7
 800128a:	ecf3 6a01 	vldmia	r3!, {s13}
 800128e:	ecb2 6a01 	vldmia	r2!, {s12}
 8001292:	edd3 7a03 	vldr	s15, [r3, #12]
 8001296:	edd3 5a07 	vldr	s11, [r3, #28]
 800129a:	ed92 7a03 	vldr	s14, [r2, #12]
 800129e:	ee64 7a27 	vmul.f32	s15, s8, s15
 80012a2:	ee2c 7a07 	vmul.f32	s14, s24, s14
 80012a6:	eee6 7aa3 	vfma.f32	s15, s13, s7
 80012aa:	a952      	add	r1, sp, #328	@ 0x148
 80012ac:	4299      	cmp	r1, r3
 80012ae:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80012b2:	eee5 7aa4 	vfma.f32	s15, s11, s9
 80012b6:	eea6 7a03 	vfma.f32	s14, s12, s6
 80012ba:	eee6 7a85 	vfma.f32	s15, s13, s10
 80012be:	eca5 7a01 	vstmia	r5!, {s14}
 80012c2:	ece0 7a01 	vstmia	r0!, {s15}
 80012c6:	d1e0      	bne.n	800128a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x5da>
 80012c8:	f8dd e018 	ldr.w	lr, [sp, #24]
 80012cc:	e9cd 7e0d 	strd	r7, lr, [sp, #52]	@ 0x34
 80012d0:	ab30      	add	r3, sp, #192	@ 0xc0
 80012d2:	f104 0ac0 	add.w	sl, r4, #192	@ 0xc0
 80012d6:	aa5e      	add	r2, sp, #376	@ 0x178
 80012d8:	a84e      	add	r0, sp, #312	@ 0x138
 80012da:	f04f 0c00 	mov.w	ip, #0
 80012de:	f104 0b40 	add.w	fp, r4, #64	@ 0x40
 80012e2:	461d      	mov	r5, r3
 80012e4:	ecf5 7a01 	vldmia	r5!, {s15}
 80012e8:	ecb9 7a01 	vldmia	r9!, {s14}
 80012ec:	ecf0 4a01 	vldmia	r0!, {s9}
 80012f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012f4:	ed90 5a03 	vldr	s10, [r0, #12]
 80012f8:	edd0 5a07 	vldr	s11, [r0, #28]
 80012fc:	ed90 6a0b 	vldr	s12, [r0, #44]	@ 0x2c
 8001300:	ecea 7a01 	vstmia	sl!, {s15}
 8001304:	4626      	mov	r6, r4
 8001306:	4617      	mov	r7, r2
 8001308:	4623      	mov	r3, r4
 800130a:	edd3 7a03 	vldr	s15, [r3, #12]
 800130e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001312:	edd3 6a04 	vldr	s13, [r3, #16]
 8001316:	ee65 7a27 	vmul.f32	s15, s10, s15
 800131a:	3310      	adds	r3, #16
 800131c:	eee7 7a24 	vfma.f32	s15, s14, s9
 8001320:	4639      	mov	r1, r7
 8001322:	3710      	adds	r7, #16
 8001324:	ed93 7a01 	vldr	s14, [r3, #4]
 8001328:	eee6 7aa5 	vfma.f32	s15, s13, s11
 800132c:	459b      	cmp	fp, r3
 800132e:	eee7 7a06 	vfma.f32	s15, s14, s12
 8001332:	edc1 7a00 	vstr	s15, [r1]
 8001336:	d1e8      	bne.n	800130a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x65a>
 8001338:	ecb2 4a01 	vldmia	r2!, {s8}
 800133c:	edd2 4a03 	vldr	s9, [r2, #12]
 8001340:	ed92 5a07 	vldr	s10, [r2, #28]
 8001344:	edd2 5a0b 	vldr	s11, [r2, #44]	@ 0x2c
 8001348:	4677      	mov	r7, lr
 800134a:	ab4e      	add	r3, sp, #312	@ 0x138
 800134c:	e014      	b.n	8001378 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6c8>
 800134e:	bf00      	nop
 8001350:	3f7ff972 	.word	0x3f7ff972
 8001354:	38d1b717 	.word	0x38d1b717
 8001358:	45610000 	.word	0x45610000
 800135c:	20000038 	.word	0x20000038
 8001360:	d2f1a9fc 	.word	0xd2f1a9fc
 8001364:	3f70624d 	.word	0x3f70624d
 8001368:	bd4ccccd 	.word	0xbd4ccccd
 800136c:	3f866666 	.word	0x3f866666
 8001370:	42c80000 	.word	0x42c80000
 8001374:	00000000 	.word	0x00000000
 8001378:	ecb3 6a01 	vldmia	r3!, {s12}
 800137c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001380:	edd3 6a07 	vldr	s13, [r3, #28]
 8001384:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001388:	ee64 7aa7 	vmul.f32	s15, s9, s15
 800138c:	4639      	mov	r1, r7
 800138e:	eee6 7a04 	vfma.f32	s15, s12, s8
 8001392:	3710      	adds	r7, #16
 8001394:	eee6 7a85 	vfma.f32	s15, s13, s10
 8001398:	eee7 7a25 	vfma.f32	s15, s14, s11
 800139c:	edc1 7a00 	vstr	s15, [r1]
 80013a0:	a952      	add	r1, sp, #328	@ 0x148
 80013a2:	4299      	cmp	r1, r3
 80013a4:	d1e8      	bne.n	8001378 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6c8>
 80013a6:	f10c 0c01 	add.w	ip, ip, #1
 80013aa:	f1bc 0f04 	cmp.w	ip, #4
 80013ae:	f10e 0e04 	add.w	lr, lr, #4
 80013b2:	d197      	bne.n	80012e4 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x634>
 80013b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80013b6:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 80013ba:	edd3 0a2f 	vldr	s1, [r3, #188]	@ 0xbc
 80013be:	e9dd 750d 	ldrd	r7, r5, [sp, #52]	@ 0x34
 80013c2:	f00c fa73 	bl	800d8ac <fmaxf>
 80013c6:	edd4 7a2e 	vldr	s15, [r4, #184]	@ 0xb8
 80013ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013ce:	eef0 0a40 	vmov.f32	s1, s0
 80013d2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80013d6:	ee17 9a90 	vmov	r9, s15
 80013da:	f00c fa84 	bl	800d8e6 <fminf>
 80013de:	eb04 0389 	add.w	r3, r4, r9, lsl #2
 80013e2:	ed83 0a2f 	vstr	s0, [r3, #188]	@ 0xbc
 80013e6:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 80013ea:	ed1f 0a21 	vldr	s0, [pc, #-132]	@ 8001368 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6b8>
 80013ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013f2:	ee17 3a90 	vmov	r3, s15
 80013f6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80013fa:	edd3 0a2f 	vldr	s1, [r3, #188]	@ 0xbc
 80013fe:	f00c fa55 	bl	800d8ac <fmaxf>
 8001402:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 8001406:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800140a:	eef0 0a40 	vmov.f32	s1, s0
 800140e:	ed1f 0a29 	vldr	s0, [pc, #-164]	@ 800136c <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6bc>
 8001412:	ee17 9a90 	vmov	r9, s15
 8001416:	f00c fa66 	bl	800d8e6 <fminf>
 800141a:	eb04 0389 	add.w	r3, r4, r9, lsl #2
 800141e:	ed83 0a2f 	vstr	s0, [r3, #188]	@ 0xbc
 8001422:	ed94 7a13 	vldr	s14, [r4, #76]	@ 0x4c
 8001426:	ed9d 4a28 	vldr	s8, [sp, #160]	@ 0xa0
 800142a:	eddd 4a29 	vldr	s9, [sp, #164]	@ 0xa4
 800142e:	ed9d 5a2a 	vldr	s10, [sp, #168]	@ 0xa8
 8001432:	eddd 7a2b 	vldr	s15, [sp, #172]	@ 0xac
 8001436:	ee27 4a04 	vmul.f32	s8, s14, s8
 800143a:	ee67 4a24 	vmul.f32	s9, s14, s9
 800143e:	ee27 5a05 	vmul.f32	s10, s14, s10
 8001442:	f10d 09a0 	add.w	r9, sp, #160	@ 0xa0
 8001446:	ee27 7a27 	vmul.f32	s14, s14, s15
 800144a:	ab4e      	add	r3, sp, #312	@ 0x138
 800144c:	464a      	mov	r2, r9
 800144e:	ecf2 7a01 	vldmia	r2!, {s15}
 8001452:	a92c      	add	r1, sp, #176	@ 0xb0
 8001454:	ee64 5a27 	vmul.f32	s11, s8, s15
 8001458:	ee27 6aa4 	vmul.f32	s12, s15, s9
 800145c:	ee67 6a85 	vmul.f32	s13, s15, s10
 8001460:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001464:	4291      	cmp	r1, r2
 8001466:	edc3 5a00 	vstr	s11, [r3]
 800146a:	ed83 6a01 	vstr	s12, [r3, #4]
 800146e:	edc3 6a02 	vstr	s13, [r3, #8]
 8001472:	edc3 7a03 	vstr	s15, [r3, #12]
 8001476:	f103 0310 	add.w	r3, r3, #16
 800147a:	d1e8      	bne.n	800144e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x79e>
 800147c:	9a06      	ldr	r2, [sp, #24]
 800147e:	f104 0a08 	add.w	sl, r4, #8
 8001482:	3240      	adds	r2, #64	@ 0x40
 8001484:	4653      	mov	r3, sl
 8001486:	ecf5 7a01 	vldmia	r5!, {s15}
 800148a:	ecb7 7a01 	vldmia	r7!, {s14}
 800148e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001492:	42aa      	cmp	r2, r5
 8001494:	ece3 7a01 	vstmia	r3!, {s15}
 8001498:	d1f5      	bne.n	8001486 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x7d6>
 800149a:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 800149e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014a2:	eef0 0a68 	vmov.f32	s1, s17
 80014a6:	ee17 3a90 	vmov	r3, s15
 80014aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80014ae:	ed93 0a2f 	vldr	s0, [r3, #188]	@ 0xbc
 80014b2:	f608 023c 	addw	r2, r8, #2108	@ 0x83c
 80014b6:	f508 61a3 	add.w	r1, r8, #1304	@ 0x518
 80014ba:	4640      	mov	r0, r8
 80014bc:	f7fe fe90 	bl	80001e0 <sym_HYHRMALFDOCBU5AO2424ZY2L4IPCXTKLTMJMV5I>
 80014c0:	ed94 7a01 	vldr	s14, [r4, #4]
 80014c4:	edd4 7a00 	vldr	s15, [r4]
 80014c8:	eddd 6a3a 	vldr	s13, [sp, #232]	@ 0xe8
 80014cc:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80014d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014d4:	ee17 3a10 	vmov	r3, s14
 80014d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80014dc:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 80014e0:	ee17 3a90 	vmov	r3, s15
 80014e4:	eea7 0a4b 	vfms.f32	s0, s14, s22
 80014e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80014ec:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 80014f0:	9b03      	ldr	r3, [sp, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	eea6 0ae7 	vfms.f32	s0, s13, s15
 80014f8:	dd0e      	ble.n	8001518 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x868>
 80014fa:	9903      	ldr	r1, [sp, #12]
 80014fc:	9a04      	ldr	r2, [sp, #16]
 80014fe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8001500:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001504:	ecb3 7a01 	vldmia	r3!, {s14}
 8001508:	eef0 7a40 	vmov.f32	s15, s0
 800150c:	eee7 7a48 	vfms.f32	s15, s14, s16
 8001510:	4299      	cmp	r1, r3
 8001512:	ece2 7a01 	vstmia	r2!, {s15}
 8001516:	d1f5      	bne.n	8001504 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x854>
 8001518:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 800151c:	ed1f ca6b 	vldr	s24, [pc, #-428]	@ 8001374 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6c4>
 8001520:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001524:	f608 6284 	addw	r2, r8, #3716	@ 0xe84
 8001528:	ee17 5a90 	vmov	r5, s15
 800152c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8001530:	ed93 0a2f 	vldr	s0, [r3, #188]	@ 0xbc
 8001534:	ed8d ca28 	vstr	s24, [sp, #160]	@ 0xa0
 8001538:	eef0 0a68 	vmov.f32	s1, s17
 800153c:	f508 6136 	add.w	r1, r8, #2912	@ 0xb60
 8001540:	4640      	mov	r0, r8
 8001542:	ed8d ca29 	vstr	s24, [sp, #164]	@ 0xa4
 8001546:	ed8d ca2a 	vstr	s24, [sp, #168]	@ 0xa8
 800154a:	ed8d ca2b 	vstr	s24, [sp, #172]	@ 0xac
 800154e:	f7fe ff3f 	bl	80003d0 <sym_UAZPLDKGPDVQX5TKL77ORD2WLPGOPSZ2NV5YCZI>
 8001552:	ed94 7a2e 	vldr	s14, [r4, #184]	@ 0xb8
 8001556:	edd4 6a00 	vldr	s13, [r4]
 800155a:	edd4 7a01 	vldr	s15, [r4, #4]
 800155e:	ed9d 6a3a 	vldr	s12, [sp, #232]	@ 0xe8
 8001562:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8001566:	ab28      	add	r3, sp, #160	@ 0xa0
 8001568:	3d01      	subs	r5, #1
 800156a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800156e:	ee17 3a10 	vmov	r3, s14
 8001572:	aa28      	add	r2, sp, #160	@ 0xa0
 8001574:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8001578:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800157c:	ed85 0a00 	vstr	s0, [r5]
 8001580:	ed03 ca01 	vstr	s24, [r3, #-4]
 8001584:	ee16 3a90 	vmov	r3, s13
 8001588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800158c:	eeb1 6a46 	vneg.f32	s12, s12
 8001590:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001594:	ed03 6a01 	vstr	s12, [r3, #-4]
 8001598:	ee17 3a90 	vmov	r3, s15
 800159c:	eeb1 ba4b 	vneg.f32	s22, s22
 80015a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80015a4:	ed03 ba01 	vstr	s22, [r3, #-4]
 80015a8:	eddd 6a28 	vldr	s13, [sp, #160]	@ 0xa0
 80015ac:	ed9d 6a29 	vldr	s12, [sp, #164]	@ 0xa4
 80015b0:	eddd 5a2a 	vldr	s11, [sp, #168]	@ 0xa8
 80015b4:	ed9d 5a2b 	vldr	s10, [sp, #172]	@ 0xac
 80015b8:	eeb0 7a4c 	vmov.f32	s14, s24
 80015bc:	4623      	mov	r3, r4
 80015be:	edd3 7a03 	vldr	s15, [r3, #12]
 80015c2:	edd3 4a02 	vldr	s9, [r3, #8]
 80015c6:	edd3 3a04 	vldr	s7, [r3, #16]
 80015ca:	ed93 4a05 	vldr	s8, [r3, #20]
 80015ce:	ee66 7a27 	vmul.f32	s15, s12, s15
 80015d2:	3310      	adds	r3, #16
 80015d4:	eee6 7aa4 	vfma.f32	s15, s13, s9
 80015d8:	459b      	cmp	fp, r3
 80015da:	ecf9 4a01 	vldmia	r9!, {s9}
 80015de:	eee5 7aa3 	vfma.f32	s15, s11, s7
 80015e2:	eee5 7a04 	vfma.f32	s15, s10, s8
 80015e6:	eea7 7aa4 	vfma.f32	s14, s15, s9
 80015ea:	d1e8      	bne.n	80015be <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x90e>
 80015ec:	edd4 7a12 	vldr	s15, [r4, #72]	@ 0x48
 80015f0:	ee37 ba27 	vadd.f32	s22, s14, s15
 80015f4:	f104 0218 	add.w	r2, r4, #24
 80015f8:	ab30      	add	r3, sp, #192	@ 0xc0
 80015fa:	ecba 4a01 	vldmia	sl!, {s8}
 80015fe:	edda 7a03 	vldr	s15, [sl, #12]
 8001602:	edda 4a07 	vldr	s9, [sl, #28]
 8001606:	ed9a 7a0b 	vldr	s14, [sl, #44]	@ 0x2c
 800160a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800160e:	4552      	cmp	r2, sl
 8001610:	eee6 7a84 	vfma.f32	s15, s13, s8
 8001614:	eee5 7aa4 	vfma.f32	s15, s11, s9
 8001618:	eee5 7a07 	vfma.f32	s15, s10, s14
 800161c:	ee87 7a8b 	vdiv.f32	s14, s15, s22
 8001620:	eca3 7a01 	vstmia	r3!, {s14}
 8001624:	d1e9      	bne.n	80015fa <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x94a>
 8001626:	9b03      	ldr	r3, [sp, #12]
 8001628:	ed1f 7aaf 	vldr	s14, [pc, #-700]	@ 8001370 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6c0>
 800162c:	2b00      	cmp	r3, #0
 800162e:	ee2b 7a07 	vmul.f32	s14, s22, s14
 8001632:	dd1c      	ble.n	800166e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x9be>
 8001634:	9804      	ldr	r0, [sp, #16]
 8001636:	9f05      	ldr	r7, [sp, #20]
 8001638:	9d03      	ldr	r5, [sp, #12]
 800163a:	4603      	mov	r3, r0
 800163c:	4639      	mov	r1, r7
 800163e:	aa11      	add	r2, sp, #68	@ 0x44
 8001640:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8001644:	ecf3 7a01 	vldmia	r3!, {s15}
 8001648:	ee7a 7a67 	vsub.f32	s15, s20, s15
 800164c:	ece1 7a01 	vstmia	r1!, {s15}
 8001650:	edd7 6a00 	vldr	s13, [r7]
 8001654:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001658:	eef4 7ac7 	vcmpe.f32	s15, s14
 800165c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001660:	bfcc      	ite	gt
 8001662:	2001      	movgt	r0, #1
 8001664:	2000      	movle	r0, #0
 8001666:	429d      	cmp	r5, r3
 8001668:	f802 0b01 	strb.w	r0, [r2], #1
 800166c:	d1ea      	bne.n	8001644 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x994>
 800166e:	9903      	ldr	r1, [sp, #12]
 8001670:	a811      	add	r0, sp, #68	@ 0x44
 8001672:	f7ff f855 	bl	8000720 <sym_SBD2NVCKYJ3J5NPJP4ABVNYTZBKNTPTXCRZVBFY>
 8001676:	4607      	mov	r7, r0
 8001678:	2800      	cmp	r0, #0
 800167a:	f000 8179 	beq.w	8001970 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xcc0>
 800167e:	ed5f 7ac3 	vldr	s15, [pc, #-780]	@ 8001374 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x6c4>
 8001682:	eeb0 ca67 	vmov.f32	s24, s15
 8001686:	edcd 7a30 	vstr	s15, [sp, #192]	@ 0xc0
 800168a:	eeb0 da67 	vmov.f32	s26, s15
 800168e:	eef0 da67 	vmov.f32	s27, s15
 8001692:	eef0 ca67 	vmov.f32	s25, s15
 8001696:	edcd 7a31 	vstr	s15, [sp, #196]	@ 0xc4
 800169a:	edcd 7a32 	vstr	s15, [sp, #200]	@ 0xc8
 800169e:	edcd 7a33 	vstr	s15, [sp, #204]	@ 0xcc
 80016a2:	9b05      	ldr	r3, [sp, #20]
 80016a4:	edd4 6a30 	vldr	s13, [r4, #192]	@ 0xc0
 80016a8:	ed93 7a00 	vldr	s14, [r3]
 80016ac:	edd4 7a31 	vldr	s15, [r4, #196]	@ 0xc4
 80016b0:	ed94 6a32 	vldr	s12, [r4, #200]	@ 0xc8
 80016b4:	eee7 6a2c 	vfma.f32	s13, s14, s25
 80016b8:	eee7 7a2d 	vfma.f32	s15, s14, s27
 80016bc:	edc4 6a30 	vstr	s13, [r4, #192]	@ 0xc0
 80016c0:	edc4 7a31 	vstr	s15, [r4, #196]	@ 0xc4
 80016c4:	edd4 6a33 	vldr	s13, [r4, #204]	@ 0xcc
 80016c8:	edd4 7a2e 	vldr	s15, [r4, #184]	@ 0xb8
 80016cc:	eea7 6a0d 	vfma.f32	s12, s14, s26
 80016d0:	eee7 6a0c 	vfma.f32	s13, s14, s24
 80016d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016d8:	ed84 6a32 	vstr	s12, [r4, #200]	@ 0xc8
 80016dc:	ee17 3a90 	vmov	r3, s15
 80016e0:	edc4 6a33 	vstr	s13, [r4, #204]	@ 0xcc
 80016e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80016e8:	edd3 0a2f 	vldr	s1, [r3, #188]	@ 0xbc
 80016ec:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 80016f0:	f00c f8dc 	bl	800d8ac <fmaxf>
 80016f4:	edd4 7a2e 	vldr	s15, [r4, #184]	@ 0xb8
 80016f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016fc:	eef0 0a40 	vmov.f32	s1, s0
 8001700:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001704:	ee17 5a90 	vmov	r5, s15
 8001708:	f00c f8ed 	bl	800d8e6 <fminf>
 800170c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8001710:	ed83 0a2f 	vstr	s0, [r3, #188]	@ 0xbc
 8001714:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 8001718:	ed9f 0ada 	vldr	s0, [pc, #872]	@ 8001a84 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xdd4>
 800171c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001720:	ee17 3a90 	vmov	r3, s15
 8001724:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001728:	edd3 0a2f 	vldr	s1, [r3, #188]	@ 0xbc
 800172c:	f00c f8be 	bl	800d8ac <fmaxf>
 8001730:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 8001734:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001738:	eef0 0a40 	vmov.f32	s1, s0
 800173c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001740:	ee17 5a90 	vmov	r5, s15
 8001744:	f00c f8cf 	bl	800d8e6 <fminf>
 8001748:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800174c:	ed83 0a2f 	vstr	s0, [r3, #188]	@ 0xbc
 8001750:	ee2b 4a2d 	vmul.f32	s8, s22, s27
 8001754:	ee6b 4a0d 	vmul.f32	s9, s22, s26
 8001758:	ee6b 3a0c 	vmul.f32	s7, s22, s24
 800175c:	ee2c 5acb 	vnmul.f32	s10, s25, s22
 8001760:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001762:	ecf3 7a01 	vldmia	r3!, {s15}
 8001766:	edd6 5a02 	vldr	s11, [r6, #8]
 800176a:	ed96 6a03 	vldr	s12, [r6, #12]
 800176e:	edd6 6a04 	vldr	s13, [r6, #16]
 8001772:	ed96 7a05 	vldr	s14, [r6, #20]
 8001776:	eee7 5a85 	vfma.f32	s11, s15, s10
 800177a:	3610      	adds	r6, #16
 800177c:	eea7 6ac4 	vfms.f32	s12, s15, s8
 8001780:	eee7 6ae4 	vfms.f32	s13, s15, s9
 8001784:	eea7 7ae3 	vfms.f32	s14, s15, s7
 8001788:	ed46 5a02 	vstr	s11, [r6, #-8]
 800178c:	ed06 6a01 	vstr	s12, [r6, #-4]
 8001790:	edc6 6a00 	vstr	s13, [r6]
 8001794:	ed86 7a01 	vstr	s14, [r6, #4]
 8001798:	455e      	cmp	r6, fp
 800179a:	d1e2      	bne.n	8001762 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xab2>
 800179c:	b157      	cbz	r7, 80017b4 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xb04>
 800179e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80017a0:	ed94 7a14 	vldr	s14, [r4, #80]	@ 0x50
 80017a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80017a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80017ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b0:	edc3 7a01 	vstr	s15, [r3, #4]
 80017b4:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 80017b8:	edd4 0a24 	vldr	s1, [r4, #144]	@ 0x90
 80017bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017c0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80017c4:	ee17 3a90 	vmov	r3, s15
 80017c8:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80017cc:	edd2 7a2f 	vldr	s15, [r2, #188]	@ 0xbc
 80017d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80017d8:	dd06      	ble.n	80017e8 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xb38>
 80017da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e2:	bfc8      	it	gt
 80017e4:	edc2 0a2f 	vstrgt	s1, [r2, #188]	@ 0xbc
 80017e8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80017ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f0:	f100 80d6 	bmi.w	80019a0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xcf0>
 80017f4:	3b01      	subs	r3, #1
 80017f6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80017fa:	ed84 8a1e 	vstr	s16, [r4, #120]	@ 0x78
 80017fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8001800:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001804:	6013      	str	r3, [r2, #0]
 8001806:	9b08      	ldr	r3, [sp, #32]
 8001808:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800180c:	ed93 0a02 	vldr	s0, [r3, #8]
 8001810:	f00c f816 	bl	800d840 <sqrtf>
 8001814:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8001818:	ee20 0a27 	vmul.f32	s0, s0, s15
 800181c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800181e:	ed83 0a00 	vstr	s0, [r3]
 8001822:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8001824:	ed94 0a22 	vldr	s0, [r4, #136]	@ 0x88
 8001828:	ed84 aa20 	vstr	s20, [r4, #128]	@ 0x80
 800182c:	edc4 ba34 	vstr	s23, [r4, #208]	@ 0xd0
 8001830:	edc4 aa36 	vstr	s21, [r4, #216]	@ 0xd8
 8001834:	edc4 9a37 	vstr	s19, [r4, #220]	@ 0xdc
 8001838:	f8c4 30d4 	str.w	r3, [r4, #212]	@ 0xd4
 800183c:	f000 fbd2 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001840:	2800      	cmp	r0, #0
 8001842:	f000 81ab 	beq.w	8001b9c <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xeec>
 8001846:	2300      	movs	r3, #0
 8001848:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
 800184c:	2300      	movs	r3, #0
 800184e:	f884 3094 	strb.w	r3, [r4, #148]	@ 0x94
 8001852:	eeb0 0a48 	vmov.f32	s0, s16
 8001856:	f000 fbc5 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 800185a:	9b07      	ldr	r3, [sp, #28]
 800185c:	edd3 9a00 	vldr	s19, [r3]
 8001860:	2800      	cmp	r0, #0
 8001862:	d065      	beq.n	8001930 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc80>
 8001864:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8001868:	eef4 9a67 	vcmp.f32	s19, s15
 800186c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001870:	d163      	bne.n	800193a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc8a>
 8001872:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 8001876:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800187a:	ee17 3a90 	vmov	r3, s15
 800187e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001882:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001886:	f8c4 30a0 	str.w	r3, [r4, #160]	@ 0xa0
 800188a:	edc4 9a27 	vstr	s19, [r4, #156]	@ 0x9c
 800188e:	f894 3094 	ldrb.w	r3, [r4, #148]	@ 0x94
 8001892:	2b00      	cmp	r3, #0
 8001894:	d067      	beq.n	8001966 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xcb6>
 8001896:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800189a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 800189e:	2300      	movs	r3, #0
 80018a0:	eef0 7a49 	vmov.f32	s15, s18
 80018a4:	f884 3094 	strb.w	r3, [r4, #148]	@ 0x94
 80018a8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80018ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b0:	edc4 7a26 	vstr	s15, [r4, #152]	@ 0x98
 80018b4:	edc4 9a21 	vstr	s19, [r4, #132]	@ 0x84
 80018b8:	dd05      	ble.n	80018c6 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc16>
 80018ba:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80018be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c2:	f300 80e5 	bgt.w	8001a90 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xde0>
 80018c6:	ed94 7a2f 	vldr	s14, [r4, #188]	@ 0xbc
 80018ca:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80018ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018d2:	ee17 3a10 	vmov	r3, s14
 80018d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018da:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80018de:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 80018e2:	dd05      	ble.n	80018f0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc40>
 80018e4:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80018e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ec:	f300 80f1 	bgt.w	8001ad2 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xe22>
 80018f0:	9b04      	ldr	r3, [sp, #16]
 80018f2:	9994      	ldr	r1, [sp, #592]	@ 0x250
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80018f8:	ed84 8a22 	vstr	s16, [r4, #136]	@ 0x88
 80018fc:	ed84 7a24 	vstr	s14, [r4, #144]	@ 0x90
 8001900:	edc4 8a23 	vstr	s17, [r4, #140]	@ 0x8c
 8001904:	600a      	str	r2, [r1, #0]
 8001906:	604b      	str	r3, [r1, #4]
 8001908:	ed81 ca02 	vstr	s24, [r1, #8]
 800190c:	edc1 8a03 	vstr	s17, [r1, #12]
 8001910:	b07f      	add	sp, #508	@ 0x1fc
 8001912:	ecbd 8b0c 	vpop	{d8-d13}
 8001916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800191a:	edd0 8a2b 	vldr	s17, [r0, #172]	@ 0xac
 800191e:	eef4 8ac1 	vcmpe.f32	s17, s2
 8001922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001926:	bf58      	it	pl
 8001928:	eef0 8a41 	vmovpl.f32	s17, s2
 800192c:	f7ff b9dd 	b.w	8000cea <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x3a>
 8001930:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001938:	d49b      	bmi.n	8001872 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xbc2>
 800193a:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 800193e:	edc4 9a28 	vstr	s19, [r4, #160]	@ 0xa0
 8001942:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001946:	ee17 3a90 	vmov	r3, s15
 800194a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800194e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001952:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 8001956:	f894 3094 	ldrb.w	r3, [r4, #148]	@ 0x94
 800195a:	edc4 9a29 	vstr	s19, [r4, #164]	@ 0xa4
 800195e:	edc4 9a2a 	vstr	s19, [r4, #168]	@ 0xa8
 8001962:	2b00      	cmp	r3, #0
 8001964:	d197      	bne.n	8001896 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xbe6>
 8001966:	edd4 7a26 	vldr	s15, [r4, #152]	@ 0x98
 800196a:	ee79 7a27 	vadd.f32	s15, s18, s15
 800196e:	e79b      	b.n	80018a8 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xbf8>
 8001970:	eddd ca30 	vldr	s25, [sp, #192]	@ 0xc0
 8001974:	eddd da31 	vldr	s27, [sp, #196]	@ 0xc4
 8001978:	ed9d da32 	vldr	s26, [sp, #200]	@ 0xc8
 800197c:	ed9d ca33 	vldr	s24, [sp, #204]	@ 0xcc
 8001980:	e68f      	b.n	80016a2 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x9f2>
 8001982:	edd4 7a1e 	vldr	s15, [r4, #120]	@ 0x78
 8001986:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800198a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198e:	f100 8135 	bmi.w	8001bfc <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf4c>
 8001992:	f340 8152 	ble.w	8001c3a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf8a>
 8001996:	4b3c      	ldr	r3, [pc, #240]	@ (8001a88 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xdd8>)
 8001998:	9307      	str	r3, [sp, #28]
 800199a:	eeb7 ca00 	vmov.f32	s24, #112	@ 0x3f800000  1.0
 800199e:	e42d      	b.n	80011fc <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x54c>
 80019a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	f100 8160 	bmi.w	8001c6c <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xfbc>
 80019ac:	edd2 0a2f 	vldr	s1, [r2, #188]	@ 0xbc
 80019b0:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8001a84 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xdd4>
 80019b4:	f00b ff7a 	bl	800d8ac <fmaxf>
 80019b8:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 80019bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019c0:	eef0 0a40 	vmov.f32	s1, s0
 80019c4:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8001a8c <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xddc>
 80019c8:	ee17 5a90 	vmov	r5, s15
 80019cc:	f00b ff8b 	bl	800d8e6 <fminf>
 80019d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80019d4:	ed83 0a2f 	vstr	s0, [r3, #188]	@ 0xbc
 80019d8:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 80019dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019e0:	ee17 3a90 	vmov	r3, s15
 80019e4:	3b01      	subs	r3, #1
 80019e6:	e706      	b.n	80017f6 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xb46>
 80019e8:	ed94 7a2f 	vldr	s14, [r4, #188]	@ 0xbc
 80019ec:	edd4 6a1c 	vldr	s13, [r4, #112]	@ 0x70
 80019f0:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80019f4:	ee17 3a90 	vmov	r3, s15
 80019f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80019fc:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001a00:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a08:	d518      	bpl.n	8001a3c <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xd8c>
 8001a0a:	2d00      	cmp	r5, #0
 8001a0c:	f77f aac1 	ble.w	8000f92 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x2e2>
 8001a10:	9a04      	ldr	r2, [sp, #16]
 8001a12:	edd4 6a17 	vldr	s13, [r4, #92]	@ 0x5c
 8001a16:	4613      	mov	r3, r2
 8001a18:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8001a1c:	edd3 7a00 	vldr	s15, [r3]
 8001a20:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a24:	ece3 7a01 	vstmia	r3!, {s15}
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d1f7      	bne.n	8001a1c <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xd6c>
 8001a2c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8001a30:	ee17 3a90 	vmov	r3, s15
 8001a34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001a38:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001a3c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001a8c <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xddc>
 8001a40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a48:	f57f aaa3 	bpl.w	8000f92 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x2e2>
 8001a4c:	ed94 7a1d 	vldr	s14, [r4, #116]	@ 0x74
 8001a50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a58:	f57f aa9b 	bpl.w	8000f92 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x2e2>
 8001a5c:	2d00      	cmp	r5, #0
 8001a5e:	f77f aa98 	ble.w	8000f92 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x2e2>
 8001a62:	9a04      	ldr	r2, [sp, #16]
 8001a64:	ed94 7a18 	vldr	s14, [r4, #96]	@ 0x60
 8001a68:	4613      	mov	r3, r2
 8001a6a:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8001a6e:	edd3 7a00 	vldr	s15, [r3]
 8001a72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a76:	ece3 7a01 	vstmia	r3!, {s15}
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d1f7      	bne.n	8001a6e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xdbe>
 8001a7e:	f7ff ba88 	b.w	8000f92 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x2e2>
 8001a82:	bf00      	nop
 8001a84:	00000000 	.word	0x00000000
 8001a88:	20000038 	.word	0x20000038
 8001a8c:	3f7d70a4 	.word	0x3f7d70a4
 8001a90:	ed94 0a24 	vldr	s0, [r4, #144]	@ 0x90
 8001a94:	f000 faa6 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001a98:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 8001a9c:	2800      	cmp	r0, #0
 8001a9e:	f040 80c3 	bne.w	8001c28 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf78>
 8001aa2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aa6:	edd4 6a24 	vldr	s13, [r4, #144]	@ 0x90
 8001aaa:	ee17 3a90 	vmov	r3, s15
 8001aae:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001ab2:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8001ab6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8001aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abe:	f240 8147 	bls.w	8001d50 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x10a0>
 8001ac2:	edd4 7a26 	vldr	s15, [r4, #152]	@ 0x98
 8001ac6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ace:	f77f af0f 	ble.w	80018f0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc40>
 8001ad2:	edd4 6a1a 	vldr	s13, [r4, #104]	@ 0x68
 8001ad6:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ade:	f57f af07 	bpl.w	80018f0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc40>
 8001ae2:	edd4 6a27 	vldr	s13, [r4, #156]	@ 0x9c
 8001ae6:	ed94 6a24 	vldr	s12, [r4, #144]	@ 0x90
 8001aea:	ee77 6a66 	vsub.f32	s13, s14, s13
 8001aee:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8001af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001af6:	ee86 aaa7 	vdiv.f32	s20, s13, s15
 8001afa:	f300 80d0 	bgt.w	8001c9e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xfee>
 8001afe:	eeb5 aac0 	vcmpe.f32	s20, #0.0
 8001b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b06:	f100 80ef 	bmi.w	8001ce8 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x1038>
 8001b0a:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 8001b0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b12:	ee17 3a90 	vmov	r3, s15
 8001b16:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001b1a:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8001b1e:	e6e7      	b.n	80018f0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc40>
 8001b20:	f508 53ac 	add.w	r3, r8, #5504	@ 0x1580
 8001b24:	f508 50ad 	add.w	r0, r8, #5536	@ 0x15a0
 8001b28:	331c      	adds	r3, #28
 8001b2a:	3014      	adds	r0, #20
 8001b2c:	aa40      	add	r2, sp, #256	@ 0x100
 8001b2e:	f853 1b04 	ldr.w	r1, [r3], #4
 8001b32:	f842 1b04 	str.w	r1, [r2], #4
 8001b36:	4298      	cmp	r0, r3
 8001b38:	d1f9      	bne.n	8001b2e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xe7e>
 8001b3a:	f7ff b986 	b.w	8000e4a <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x19a>
 8001b3e:	ab6e      	add	r3, sp, #440	@ 0x1b8
 8001b40:	461a      	mov	r2, r3
 8001b42:	eeb0 0a69 	vmov.f32	s0, s19
 8001b46:	a940      	add	r1, sp, #256	@ 0x100
 8001b48:	4648      	mov	r0, r9
 8001b4a:	9306      	str	r3, [sp, #24]
 8001b4c:	f7fe ffce 	bl	8000aec <sym_7XQW4RE4A3JLVFL2OP6WK5QVNJ446EJG7FAPPAY>
 8001b50:	9b6e      	ldr	r3, [sp, #440]	@ 0x1b8
 8001b52:	933a      	str	r3, [sp, #232]	@ 0xe8
 8001b54:	9b6f      	ldr	r3, [sp, #444]	@ 0x1bc
 8001b56:	933b      	str	r3, [sp, #236]	@ 0xec
 8001b58:	2704      	movs	r7, #4
 8001b5a:	f7ff b9c3 	b.w	8000ee4 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x234>
 8001b5e:	f508 51ab 	add.w	r1, r8, #5472	@ 0x1560
 8001b62:	eeb0 0a69 	vmov.f32	s0, s19
 8001b66:	4648      	mov	r0, r9
 8001b68:	3118      	adds	r1, #24
 8001b6a:	f7ff f845 	bl	8000bf8 <sym_OPTO2XH6CI6Y5TL7RRJWOQE3AL2WZINJXFVJHQY>
 8001b6e:	ab1c      	add	r3, sp, #112	@ 0x70
 8001b70:	9305      	str	r3, [sp, #20]
 8001b72:	2301      	movs	r3, #1
 8001b74:	ed8d 0a1c 	vstr	s0, [sp, #112]	@ 0x70
 8001b78:	9303      	str	r3, [sp, #12]
 8001b7a:	f7ff b9f0 	b.w	8000f5e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x2ae>
 8001b7e:	f508 51ad 	add.w	r1, r8, #5536	@ 0x15a0
 8001b82:	eeb0 0a69 	vmov.f32	s0, s19
 8001b86:	3114      	adds	r1, #20
 8001b88:	4648      	mov	r0, r9
 8001b8a:	f7ff f835 	bl	8000bf8 <sym_OPTO2XH6CI6Y5TL7RRJWOQE3AL2WZINJXFVJHQY>
 8001b8e:	ab19      	add	r3, sp, #100	@ 0x64
 8001b90:	9304      	str	r3, [sp, #16]
 8001b92:	ed8d 0a19 	vstr	s0, [sp, #100]	@ 0x64
 8001b96:	2501      	movs	r5, #1
 8001b98:	f7ff b8f9 	b.w	8000d8e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xde>
 8001b9c:	ed94 0a22 	vldr	s0, [r4, #136]	@ 0x88
 8001ba0:	f000 fa20 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001ba4:	b3a0      	cbz	r0, 8001c10 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf60>
 8001ba6:	9b07      	ldr	r3, [sp, #28]
 8001ba8:	ed93 aa00 	vldr	s20, [r3]
 8001bac:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8001bb0:	eeb4 aa67 	vcmp.f32	s20, s15
 8001bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb8:	d061      	beq.n	8001c7e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xfce>
 8001bba:	eeb0 0a48 	vmov.f32	s0, s16
 8001bbe:	f000 fa11 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001bc2:	2800      	cmp	r0, #0
 8001bc4:	d055      	beq.n	8001c72 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xfc2>
 8001bc6:	9b07      	ldr	r3, [sp, #28]
 8001bc8:	edd3 9a00 	vldr	s19, [r3]
 8001bcc:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8001bd0:	eef4 9a67 	vcmp.f32	s19, s15
 8001bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd8:	f47f ae59 	bne.w	800188e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xbde>
 8001bdc:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8001be0:	eeb4 aa67 	vcmp.f32	s20, s15
 8001be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be8:	f47f ae2d 	bne.w	8001846 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xb96>
 8001bec:	9b07      	ldr	r3, [sp, #28]
 8001bee:	edd3 9a00 	vldr	s19, [r3]
 8001bf2:	e64c      	b.n	800188e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xbde>
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	9303      	str	r3, [sp, #12]
 8001bf8:	f7ff ba22 	b.w	8001040 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x390>
 8001bfc:	4b71      	ldr	r3, [pc, #452]	@ (8001dc4 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x1114>)
 8001bfe:	9307      	str	r3, [sp, #28]
 8001c00:	eebf ca00 	vmov.f32	s24, #240	@ 0xbf800000 -1.0
 8001c04:	f7ff bafa 	b.w	80011fc <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x54c>
 8001c08:	f44f 727f 	mov.w	r2, #1020	@ 0x3fc
 8001c0c:	f7ff b8fc 	b.w	8000e08 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x158>
 8001c10:	edd4 7a22 	vldr	s15, [r4, #136]	@ 0x88
 8001c14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c1c:	d42f      	bmi.n	8001c7e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xfce>
 8001c1e:	f340 80bb 	ble.w	8001d98 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x10e8>
 8001c22:	eeb7 aa00 	vmov.f32	s20, #112	@ 0x3f800000  1.0
 8001c26:	e7c8      	b.n	8001bba <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf0a>
 8001c28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c2c:	ee17 3a90 	vmov	r3, s15
 8001c30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001c34:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8001c38:	e743      	b.n	8001ac2 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xe12>
 8001c3a:	4b62      	ldr	r3, [pc, #392]	@ (8001dc4 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x1114>)
 8001c3c:	9307      	str	r3, [sp, #28]
 8001c3e:	f7ff badd 	b.w	80011fc <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x54c>
 8001c42:	ee07 9a90 	vmov	s15, r9
 8001c46:	ee07 7a10 	vmov	s14, r7
 8001c4a:	eec7 ba87 	vdiv.f32	s23, s15, s14
 8001c4e:	f7ff b9cc 	b.w	8000fea <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x33a>
 8001c52:	ab1c      	add	r3, sp, #112	@ 0x70
 8001c54:	9305      	str	r3, [sp, #20]
 8001c56:	f7ff b982 	b.w	8000f5e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x2ae>
 8001c5a:	ab6e      	add	r3, sp, #440	@ 0x1b8
 8001c5c:	0087      	lsls	r7, r0, #2
 8001c5e:	9306      	str	r3, [sp, #24]
 8001c60:	f7ff b940 	b.w	8000ee4 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x234>
 8001c64:	ab19      	add	r3, sp, #100	@ 0x64
 8001c66:	9304      	str	r3, [sp, #16]
 8001c68:	f7ff b891 	b.w	8000d8e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xde>
 8001c6c:	edc2 0a2f 	vstr	s1, [r2, #188]	@ 0xbc
 8001c70:	e69e      	b.n	80019b0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xd00>
 8001c72:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7a:	d5b7      	bpl.n	8001bec <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf3c>
 8001c7c:	e7ae      	b.n	8001bdc <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf2c>
 8001c7e:	eeb0 0a48 	vmov.f32	s0, s16
 8001c82:	f000 f9af 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001c86:	b300      	cbz	r0, 8001cca <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x101a>
 8001c88:	9b07      	ldr	r3, [sp, #28]
 8001c8a:	ed93 aa00 	vldr	s20, [r3]
 8001c8e:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8001c92:	eeb4 aa67 	vcmp.f32	s20, s15
 8001c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9a:	d08e      	beq.n	8001bba <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf0a>
 8001c9c:	e5d3      	b.n	8001846 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xb96>
 8001c9e:	eeb0 0a69 	vmov.f32	s0, s19
 8001ca2:	f000 f99f 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001ca6:	2800      	cmp	r0, #0
 8001ca8:	f47f af29 	bne.w	8001afe <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xe4e>
 8001cac:	ee89 0a8a 	vdiv.f32	s0, s19, s20
 8001cb0:	f00b fde4 	bl	800d87c <fabsf>
 8001cb4:	edd4 7a1b 	vldr	s15, [r4, #108]	@ 0x6c
 8001cb8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc0:	db73      	blt.n	8001daa <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x10fa>
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	f884 3094 	strb.w	r3, [r4, #148]	@ 0x94
 8001cc8:	e719      	b.n	8001afe <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xe4e>
 8001cca:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd2:	f57f adb8 	bpl.w	8001846 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xb96>
 8001cd6:	eeb0 0a48 	vmov.f32	s0, s16
 8001cda:	f000 f983 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001cde:	2800      	cmp	r0, #0
 8001ce0:	d084      	beq.n	8001bec <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf3c>
 8001ce2:	eebf aa00 	vmov.f32	s20, #240	@ 0xbf800000 -1.0
 8001ce6:	e76e      	b.n	8001bc6 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf16>
 8001ce8:	edd4 7a24 	vldr	s15, [r4, #144]	@ 0x90
 8001cec:	ed94 0a29 	vldr	s0, [r4, #164]	@ 0xa4
 8001cf0:	eef1 7a67 	vneg.f32	s15, s15
 8001cf4:	eec7 9a8a 	vdiv.f32	s19, s15, s20
 8001cf8:	f000 f974 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001cfc:	2800      	cmp	r0, #0
 8001cfe:	d14e      	bne.n	8001d9e <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x10ee>
 8001d00:	edd4 5a29 	vldr	s11, [r4, #164]	@ 0xa4
 8001d04:	ed94 7a15 	vldr	s14, [r4, #84]	@ 0x54
 8001d08:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8001dc8 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x1118>
 8001d0c:	ee89 6a07 	vdiv.f32	s12, s18, s14
 8001d10:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001d14:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8001d18:	ed94 7a2f 	vldr	s14, [r4, #188]	@ 0xbc
 8001d1c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8001d20:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8001d24:	eee9 7a86 	vfma.f32	s15, s19, s12
 8001d28:	ee17 3a10 	vmov	r3, s14
 8001d2c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d34:	bf54      	ite	pl
 8001d36:	eeb0 7a67 	vmovpl.f32	s14, s15
 8001d3a:	eeb0 7a66 	vmovmi.f32	s14, s13
 8001d3e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001d42:	ed84 7a21 	vstr	s14, [r4, #132]	@ 0x84
 8001d46:	edc4 7a29 	vstr	s15, [r4, #164]	@ 0xa4
 8001d4a:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8001d4e:	e5cf      	b.n	80018f0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xc40>
 8001d50:	ee37 7a66 	vsub.f32	s14, s14, s13
 8001d54:	ed94 0a2a 	vldr	s0, [r4, #168]	@ 0xa8
 8001d58:	ee87 aa09 	vdiv.f32	s20, s14, s18
 8001d5c:	f000 f942 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001d60:	bb00      	cbnz	r0, 8001da4 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x10f4>
 8001d62:	edd4 6a2a 	vldr	s13, [r4, #168]	@ 0xa8
 8001d66:	edd4 7a16 	vldr	s15, [r4, #88]	@ 0x58
 8001d6a:	ee89 7a27 	vdiv.f32	s14, s18, s15
 8001d6e:	eef7 9a00 	vmov.f32	s19, #112	@ 0x3f800000  1.0
 8001d72:	ee79 9ac7 	vsub.f32	s19, s19, s14
 8001d76:	edd4 7a2f 	vldr	s15, [r4, #188]	@ 0xbc
 8001d7a:	ee69 9aa6 	vmul.f32	s19, s19, s13
 8001d7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d82:	eeea 9a07 	vfma.f32	s19, s20, s14
 8001d86:	ee17 3a90 	vmov	r3, s15
 8001d8a:	edc4 9a2a 	vstr	s19, [r4, #168]	@ 0xa8
 8001d8e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001d92:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8001d96:	e694      	b.n	8001ac2 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xe12>
 8001d98:	ed9f aa0b 	vldr	s20, [pc, #44]	@ 8001dc8 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x1118>
 8001d9c:	e70d      	b.n	8001bba <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xf0a>
 8001d9e:	eef0 5a69 	vmov.f32	s11, s19
 8001da2:	e7af      	b.n	8001d04 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x1054>
 8001da4:	eef0 6a4a 	vmov.f32	s13, s20
 8001da8:	e7dd      	b.n	8001d66 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x10b6>
 8001daa:	ee8a 0a29 	vdiv.f32	s0, s20, s19
 8001dae:	f00b fd65 	bl	800d87c <fabsf>
 8001db2:	edd4 7a1b 	vldr	s15, [r4, #108]	@ 0x6c
 8001db6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dbe:	da80      	bge.n	8001cc2 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0x1012>
 8001dc0:	e69d      	b.n	8001afe <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA+0xe4e>
 8001dc2:	bf00      	nop
 8001dc4:	20000038 	.word	0x20000038
 8001dc8:	00000000 	.word	0x00000000

08001dcc <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ>:
 8001dcc:	b510      	push	{r4, lr}
 8001dce:	ed90 0a00 	vldr	s0, [r0]
 8001dd2:	4604      	mov	r4, r0
 8001dd4:	f000 f906 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001dd8:	b160      	cbz	r0, 8001df4 <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ+0x28>
 8001dda:	ed94 0a01 	vldr	s0, [r4, #4]
 8001dde:	f000 f901 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001de2:	b300      	cbz	r0, 8001e26 <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ+0x5a>
 8001de4:	ed94 0a02 	vldr	s0, [r4, #8]
 8001de8:	f000 f8fc 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001dec:	b9c0      	cbnz	r0, 8001e20 <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ+0x54>
 8001dee:	ed94 0a02 	vldr	s0, [r4, #8]
 8001df2:	bd10      	pop	{r4, pc}
 8001df4:	ed94 0a00 	vldr	s0, [r4]
 8001df8:	2302      	movs	r3, #2
 8001dfa:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8001dfe:	3a01      	subs	r2, #1
 8001e00:	eb04 0082 	add.w	r0, r4, r2, lsl #2
 8001e04:	e000      	b.n	8001e08 <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ+0x3c>
 8001e06:	2303      	movs	r3, #3
 8001e08:	ecf0 7a01 	vldmia	r0!, {s15}
 8001e0c:	eef4 7a40 	vcmp.f32	s15, s0
 8001e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e14:	bfc8      	it	gt
 8001e16:	eeb0 0a67 	vmovgt.f32	s0, s15
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d0f3      	beq.n	8001e06 <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ+0x3a>
 8001e1e:	bd10      	pop	{r4, pc}
 8001e20:	ed94 0a00 	vldr	s0, [r4]
 8001e24:	bd10      	pop	{r4, pc}
 8001e26:	ed94 0a01 	vldr	s0, [r4, #4]
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e7e5      	b.n	8001dfa <sym_ZYPI4JQCEQGXDLJFOPU5GSQ3XIVTXZC6R4B7OYQ+0x2e>
 8001e2e:	bf00      	nop

08001e30 <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ>:
 8001e30:	b510      	push	{r4, lr}
 8001e32:	ed90 0a00 	vldr	s0, [r0]
 8001e36:	4604      	mov	r4, r0
 8001e38:	f000 f8d4 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001e3c:	b160      	cbz	r0, 8001e58 <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ+0x28>
 8001e3e:	ed94 0a01 	vldr	s0, [r4, #4]
 8001e42:	f000 f8cf 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001e46:	b300      	cbz	r0, 8001e8a <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ+0x5a>
 8001e48:	ed94 0a02 	vldr	s0, [r4, #8]
 8001e4c:	f000 f8ca 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 8001e50:	b9c0      	cbnz	r0, 8001e84 <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ+0x54>
 8001e52:	ed94 0a02 	vldr	s0, [r4, #8]
 8001e56:	bd10      	pop	{r4, pc}
 8001e58:	ed94 0a00 	vldr	s0, [r4]
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8001e62:	3a01      	subs	r2, #1
 8001e64:	eb04 0082 	add.w	r0, r4, r2, lsl #2
 8001e68:	e000      	b.n	8001e6c <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ+0x3c>
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	ecf0 7a01 	vldmia	r0!, {s15}
 8001e70:	eef4 7a40 	vcmp.f32	s15, s0
 8001e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e78:	bf48      	it	mi
 8001e7a:	eeb0 0a67 	vmovmi.f32	s0, s15
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d0f3      	beq.n	8001e6a <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ+0x3a>
 8001e82:	bd10      	pop	{r4, pc}
 8001e84:	ed94 0a00 	vldr	s0, [r4]
 8001e88:	bd10      	pop	{r4, pc}
 8001e8a:	ed94 0a01 	vldr	s0, [r4, #4]
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e7e5      	b.n	8001e5e <sym_Y7TL3SFWHWSOZBTJCULEIA3LHLTTIAX7EYNM7OQ+0x2e>
 8001e92:	bf00      	nop

08001e94 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA>:
 8001e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e98:	ed2d 8b02 	vpush	{d8}
 8001e9c:	2901      	cmp	r1, #1
 8001e9e:	b089      	sub	sp, #36	@ 0x24
 8001ea0:	460c      	mov	r4, r1
 8001ea2:	eeb0 8a40 	vmov.f32	s16, s0
 8001ea6:	4690      	mov	r8, r2
 8001ea8:	461f      	mov	r7, r3
 8001eaa:	d037      	beq.n	8001f1c <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0x88>
 8001eac:	2900      	cmp	r1, #0
 8001eae:	dd29      	ble.n	8001f04 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0x70>
 8001eb0:	4606      	mov	r6, r0
 8001eb2:	f10d 0b14 	add.w	fp, sp, #20
 8001eb6:	f10d 0a04 	add.w	sl, sp, #4
 8001eba:	f10d 0908 	add.w	r9, sp, #8
 8001ebe:	2501      	movs	r5, #1
 8001ec0:	ecb6 0a01 	vldmia	r6!, {s0}
 8001ec4:	f80a 5b01 	strb.w	r5, [sl], #1
 8001ec8:	ecab 0a01 	vstmia	fp!, {s0}
 8001ecc:	f00b fcd6 	bl	800d87c <fabsf>
 8001ed0:	42a5      	cmp	r5, r4
 8001ed2:	eca9 0a01 	vstmia	r9!, {s0}
 8001ed6:	f105 0501 	add.w	r5, r5, #1
 8001eda:	d1f1      	bne.n	8001ec0 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0x2c>
 8001edc:	ed9d 7a02 	vldr	s14, [sp, #8]
 8001ee0:	eddd 7a03 	vldr	s15, [sp, #12]
 8001ee4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eec:	dc23      	bgt.n	8001f36 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0xa2>
 8001eee:	2c03      	cmp	r4, #3
 8001ef0:	d166      	bne.n	8001fc0 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0x12c>
 8001ef2:	eddd 7a04 	vldr	s15, [sp, #16]
 8001ef6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001efe:	d55f      	bpl.n	8001fc0 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0x12c>
 8001f00:	2302      	movs	r3, #2
 8001f02:	e023      	b.n	8001f4c <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0xb8>
 8001f04:	ed9d 0a05 	vldr	s0, [sp, #20]
 8001f08:	f00b fcb8 	bl	800d87c <fabsf>
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e9c7 3400 	strd	r3, r4, [r7]
 8001f12:	b009      	add	sp, #36	@ 0x24
 8001f14:	ecbd 8b02 	vpop	{d8}
 8001f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f1c:	6019      	str	r1, [r3, #0]
 8001f1e:	6059      	str	r1, [r3, #4]
 8001f20:	ed90 7a00 	vldr	s14, [r0]
 8001f24:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8001f28:	edc2 7a00 	vstr	s15, [r2]
 8001f2c:	b009      	add	sp, #36	@ 0x24
 8001f2e:	ecbd 8b02 	vpop	{d8}
 8001f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f36:	2c03      	cmp	r4, #3
 8001f38:	d147      	bne.n	8001fca <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0x136>
 8001f3a:	ed9d 7a04 	vldr	s14, [sp, #16]
 8001f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f46:	bf4c      	ite	mi
 8001f48:	2302      	movmi	r3, #2
 8001f4a:	2301      	movpl	r3, #1
 8001f4c:	aa08      	add	r2, sp, #32
 8001f4e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001f52:	3320      	adds	r3, #32
 8001f54:	446b      	add	r3, sp
 8001f56:	ed52 8a03 	vldr	s17, [r2, #-12]
 8001f5a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001f5e:	f88d 3004 	strb.w	r3, [sp, #4]
 8001f62:	eeb0 0a68 	vmov.f32	s0, s17
 8001f66:	f00b fc89 	bl	800d87c <fabsf>
 8001f6a:	ee07 4a90 	vmov	s15, r4
 8001f6e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001fd4 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0x140>
 8001f72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f76:	00a5      	lsls	r5, r4, #2
 8001f78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f7c:	462a      	mov	r2, r5
 8001f7e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8001f82:	2100      	movs	r1, #0
 8001f84:	eef4 7ac0 	vcmpe.f32	s15, s0
 8001f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f8c:	a802      	add	r0, sp, #8
 8001f8e:	da1e      	bge.n	8001fce <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0x13a>
 8001f90:	f009 fd5e 	bl	800ba50 <memset>
 8001f94:	eec8 7a28 	vdiv.f32	s15, s16, s17
 8001f98:	f99d 3004 	ldrsb.w	r3, [sp, #4]
 8001f9c:	aa08      	add	r2, sp, #32
 8001f9e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001fa2:	ed43 7a07 	vstr	s15, [r3, #-28]	@ 0xffffffe4
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	607c      	str	r4, [r7, #4]
 8001faa:	462a      	mov	r2, r5
 8001fac:	a902      	add	r1, sp, #8
 8001fae:	4640      	mov	r0, r8
 8001fb0:	603b      	str	r3, [r7, #0]
 8001fb2:	f009 fdcc 	bl	800bb4e <memcpy>
 8001fb6:	b009      	add	sp, #36	@ 0x24
 8001fb8:	ecbd 8b02 	vpop	{d8}
 8001fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fc0:	eddd 8a05 	vldr	s17, [sp, #20]
 8001fc4:	eeb0 0a68 	vmov.f32	s0, s17
 8001fc8:	e7cd      	b.n	8001f66 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0xd2>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e7be      	b.n	8001f4c <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0xb8>
 8001fce:	f009 fd3f 	bl	800ba50 <memset>
 8001fd2:	e7e8      	b.n	8001fa6 <sym_VUCK7OMFR3K2G3KUBXAK5Q75ZP7EPFZQJQLA7FA+0x112>
 8001fd4:	35a00000 	.word	0x35a00000

08001fd8 <sym_GIZO46X7SARRSJCF26MRQV2I53SNBO2NIWQ52TY>:
 8001fd8:	680b      	ldr	r3, [r1, #0]
 8001fda:	6483      	str	r3, [r0, #72]	@ 0x48
 8001fdc:	684b      	ldr	r3, [r1, #4]
 8001fde:	64c3      	str	r3, [r0, #76]	@ 0x4c
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop

08001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>:
 8001fe4:	b508      	push	{r3, lr}
 8001fe6:	ee10 0a10 	vmov	r0, s0
 8001fea:	f000 fc6d 	bl	80028c8 <__aeabi_f2d>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	f000 ff5b 	bl	8002eac <__aeabi_dcmpun>
 8001ff6:	3800      	subs	r0, #0
 8001ff8:	bf18      	it	ne
 8001ffa:	2001      	movne	r0, #1
 8001ffc:	bd08      	pop	{r3, pc}
 8001ffe:	bf00      	nop

08002000 <sym_GUEPXTDH5NNPPR4S7QYQRKNWV6MFZE6WHCAQYTI>:
 8002000:	ed90 0a21 	vldr	s0, [r0, #132]	@ 0x84
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop

08002008 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA>:
 8002008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800200c:	ed2d 8b04 	vpush	{d8-d9}
 8002010:	4b68      	ldr	r3, [pc, #416]	@ (80021b4 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x1ac>)
 8002012:	b08e      	sub	sp, #56	@ 0x38
 8002014:	eeb0 8a40 	vmov.f32	s16, s0
 8002018:	ed90 0a22 	vldr	s0, [r0, #136]	@ 0x88
 800201c:	edd3 8a00 	vldr	s17, [r3]
 8002020:	4604      	mov	r4, r0
 8002022:	460e      	mov	r6, r1
 8002024:	4615      	mov	r5, r2
 8002026:	f7ff ffdd 	bl	8001fe4 <sym_IIGOMG7JGLSQ4TS65377DCUR25GF54AHS4YY7WY>
 800202a:	b930      	cbnz	r0, 800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 800202c:	edd4 7a22 	vldr	s15, [r4, #136]	@ 0x88
 8002030:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002038:	db06      	blt.n	8002048 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x40>
 800203a:	eeb0 0a68 	vmov.f32	s0, s17
 800203e:	b00e      	add	sp, #56	@ 0x38
 8002040:	ecbd 8b04 	vpop	{d8-d9}
 8002044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002048:	edd4 7a26 	vldr	s15, [r4, #152]	@ 0x98
 800204c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002054:	d0f1      	beq.n	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 8002056:	ab03      	add	r3, sp, #12
 8002058:	ed94 0a23 	vldr	s0, [r4, #140]	@ 0x8c
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	f505 52ac 	add.w	r2, r5, #5504	@ 0x1580
 8002062:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8002066:	ab08      	add	r3, sp, #32
 8002068:	3204      	adds	r2, #4
 800206a:	f505 7149 	add.w	r1, r5, #804	@ 0x324
 800206e:	f7fe fa93 	bl	8000598 <sym_K5CG5MIYXQKZUFVHHYNK62HGJEHHSM7FFJC7JYI>
 8002072:	9f03      	ldr	r7, [sp, #12]
 8002074:	2f00      	cmp	r7, #0
 8002076:	f340 8084 	ble.w	8002182 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x17a>
 800207a:	ab08      	add	r3, sp, #32
 800207c:	eb03 0287 	add.w	r2, r3, r7, lsl #2
 8002080:	ad05      	add	r5, sp, #20
 8002082:	ea4f 0887 	mov.w	r8, r7, lsl #2
 8002086:	4610      	mov	r0, r2
 8002088:	4629      	mov	r1, r5
 800208a:	ecf3 7a01 	vldmia	r3!, {s15}
 800208e:	ecb2 7a01 	vldmia	r2!, {s14}
 8002092:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002096:	4283      	cmp	r3, r0
 8002098:	ece1 7a01 	vstmia	r1!, {s15}
 800209c:	d1f5      	bne.n	800208a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x82>
 800209e:	2e00      	cmp	r6, #0
 80020a0:	d048      	beq.n	8002134 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x12c>
 80020a2:	edd4 6a24 	vldr	s13, [r4, #144]	@ 0x90
 80020a6:	edd4 7a28 	vldr	s15, [r4, #160]	@ 0xa0
 80020aa:	ed94 6a26 	vldr	s12, [r4, #152]	@ 0x98
 80020ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80020b2:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80020b6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80020ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020be:	d4bc      	bmi.n	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 80020c0:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80020c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c8:	d0b7      	beq.n	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 80020ca:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80020ce:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80020d2:	ee87 9a87 	vdiv.f32	s18, s15, s14
 80020d6:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80020da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020de:	d4ac      	bmi.n	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 80020e0:	ed94 0a22 	vldr	s0, [r4, #136]	@ 0x88
 80020e4:	ee88 0a00 	vdiv.f32	s0, s16, s0
 80020e8:	f00b fb7c 	bl	800d7e4 <logf>
 80020ec:	2f00      	cmp	r7, #0
 80020ee:	dd5e      	ble.n	80021ae <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x1a6>
 80020f0:	aa05      	add	r2, sp, #20
 80020f2:	ab02      	add	r3, sp, #8
 80020f4:	4619      	mov	r1, r3
 80020f6:	eb02 0487 	add.w	r4, r2, r7, lsl #2
 80020fa:	edd2 7a00 	vldr	s15, [r2]
 80020fe:	ee67 7ac0 	vnmul.f32	s15, s15, s0
 8002102:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210a:	ece2 7a01 	vstmia	r2!, {s15}
 800210e:	bf4c      	ite	mi
 8002110:	2001      	movmi	r0, #1
 8002112:	2000      	movpl	r0, #0
 8002114:	4294      	cmp	r4, r2
 8002116:	f801 0b01 	strb.w	r0, [r1], #1
 800211a:	d1ee      	bne.n	80020fa <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0xf2>
 800211c:	2200      	movs	r2, #0
 800211e:	4297      	cmp	r7, r2
 8002120:	dd8b      	ble.n	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 8002122:	7819      	ldrb	r1, [r3, #0]
 8002124:	3201      	adds	r2, #1
 8002126:	2900      	cmp	r1, #0
 8002128:	d03c      	beq.n	80021a4 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x19c>
 800212a:	4297      	cmp	r7, r2
 800212c:	f103 0301 	add.w	r3, r3, #1
 8002130:	dcf7      	bgt.n	8002122 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x11a>
 8002132:	e782      	b.n	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 8002134:	ed94 0a22 	vldr	s0, [r4, #136]	@ 0x88
 8002138:	ee88 0a00 	vdiv.f32	s0, s16, s0
 800213c:	f00b fb52 	bl	800d7e4 <logf>
 8002140:	ab02      	add	r3, sp, #8
 8002142:	461a      	mov	r2, r3
 8002144:	eb08 0105 	add.w	r1, r8, r5
 8002148:	edd5 7a00 	vldr	s15, [r5]
 800214c:	ee67 7ac0 	vnmul.f32	s15, s15, s0
 8002150:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002158:	ece5 7a01 	vstmia	r5!, {s15}
 800215c:	bf4c      	ite	mi
 800215e:	2001      	movmi	r0, #1
 8002160:	2000      	movpl	r0, #0
 8002162:	428d      	cmp	r5, r1
 8002164:	f802 0b01 	strb.w	r0, [r2], #1
 8002168:	d1ee      	bne.n	8002148 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x140>
 800216a:	2200      	movs	r2, #0
 800216c:	42ba      	cmp	r2, r7
 800216e:	f6bf af64 	bge.w	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 8002172:	7819      	ldrb	r1, [r3, #0]
 8002174:	3201      	adds	r2, #1
 8002176:	b171      	cbz	r1, 8002196 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x18e>
 8002178:	42ba      	cmp	r2, r7
 800217a:	f103 0301 	add.w	r3, r3, #1
 800217e:	dbf8      	blt.n	8002172 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x16a>
 8002180:	e75b      	b.n	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 8002182:	2e00      	cmp	r6, #0
 8002184:	d18d      	bne.n	80020a2 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x9a>
 8002186:	ed94 0a22 	vldr	s0, [r4, #136]	@ 0x88
 800218a:	ee88 0a00 	vdiv.f32	s0, s16, s0
 800218e:	f00b fb29 	bl	800d7e4 <logf>
 8002192:	ab02      	add	r3, sp, #8
 8002194:	e7e9      	b.n	800216a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x162>
 8002196:	eddd 8a05 	vldr	s17, [sp, #20]
 800219a:	eddf 7a07 	vldr	s15, [pc, #28]	@ 80021b8 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x1b0>
 800219e:	ee78 8aa7 	vadd.f32	s17, s17, s15
 80021a2:	e74a      	b.n	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 80021a4:	eddd 8a05 	vldr	s17, [sp, #20]
 80021a8:	ee79 8a28 	vadd.f32	s17, s18, s17
 80021ac:	e745      	b.n	800203a <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x32>
 80021ae:	ab02      	add	r3, sp, #8
 80021b0:	e7b4      	b.n	800211c <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA+0x114>
 80021b2:	bf00      	nop
 80021b4:	20000038 	.word	0x20000038
 80021b8:	00000000 	.word	0x00000000

080021bc <nrf_fuel_gauge_state_mark_valid>:
 80021bc:	b110      	cbz	r0, 80021c4 <nrf_fuel_gauge_state_mark_valid+0x8>
 80021be:	4b02      	ldr	r3, [pc, #8]	@ (80021c8 <nrf_fuel_gauge_state_mark_valid+0xc>)
 80021c0:	f8c0 30e4 	str.w	r3, [r0, #228]	@ 0xe4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	abcd1234 	.word	0xabcd1234

080021cc <nrf_fuel_gauge_state_check_valid>:
 80021cc:	b130      	cbz	r0, 80021dc <nrf_fuel_gauge_state_check_valid+0x10>
 80021ce:	f8d0 00e4 	ldr.w	r0, [r0, #228]	@ 0xe4
 80021d2:	4b03      	ldr	r3, [pc, #12]	@ (80021e0 <nrf_fuel_gauge_state_check_valid+0x14>)
 80021d4:	1ac0      	subs	r0, r0, r3
 80021d6:	fab0 f080 	clz	r0, r0
 80021da:	0940      	lsrs	r0, r0, #5
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	abcd1234 	.word	0xabcd1234

080021e4 <nrf_fuel_gauge_init>:
 80021e4:	2800      	cmp	r0, #0
 80021e6:	d05c      	beq.n	80022a2 <nrf_fuel_gauge_init+0xbe>
 80021e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ea:	68c3      	ldr	r3, [r0, #12]
 80021ec:	b09d      	sub	sp, #116	@ 0x74
 80021ee:	460e      	mov	r6, r1
 80021f0:	4604      	mov	r4, r0
 80021f2:	b1e3      	cbz	r3, 800222e <nrf_fuel_gauge_init+0x4a>
 80021f4:	4d2c      	ldr	r5, [pc, #176]	@ (80022a8 <nrf_fuel_gauge_init+0xc4>)
 80021f6:	2214      	movs	r2, #20
 80021f8:	4628      	mov	r0, r5
 80021fa:	2100      	movs	r1, #0
 80021fc:	f009 fc28 	bl	800ba50 <memset>
 8002200:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002204:	4b29      	ldr	r3, [pc, #164]	@ (80022ac <nrf_fuel_gauge_init+0xc8>)
 8002206:	606a      	str	r2, [r5, #4]
 8002208:	60aa      	str	r2, [r5, #8]
 800220a:	2200      	movs	r2, #0
 800220c:	60eb      	str	r3, [r5, #12]
 800220e:	612b      	str	r3, [r5, #16]
 8002210:	702a      	strb	r2, [r5, #0]
 8002212:	6965      	ldr	r5, [r4, #20]
 8002214:	b18d      	cbz	r5, 800223a <nrf_fuel_gauge_init+0x56>
 8002216:	4628      	mov	r0, r5
 8002218:	f7ff ffd8 	bl	80021cc <nrf_fuel_gauge_state_check_valid>
 800221c:	b150      	cbz	r0, 8002234 <nrf_fuel_gauge_init+0x50>
 800221e:	4824      	ldr	r0, [pc, #144]	@ (80022b0 <nrf_fuel_gauge_init+0xcc>)
 8002220:	22e8      	movs	r2, #232	@ 0xe8
 8002222:	4629      	mov	r1, r5
 8002224:	f009 fc93 	bl	800bb4e <memcpy>
 8002228:	2000      	movs	r0, #0
 800222a:	b01d      	add	sp, #116	@ 0x74
 800222c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800222e:	6943      	ldr	r3, [r0, #20]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d1df      	bne.n	80021f4 <nrf_fuel_gauge_init+0x10>
 8002234:	f06f 0015 	mvn.w	r0, #21
 8002238:	e7f7      	b.n	800222a <nrf_fuel_gauge_init+0x46>
 800223a:	4f1d      	ldr	r7, [pc, #116]	@ (80022b0 <nrf_fuel_gauge_init+0xcc>)
 800223c:	22e8      	movs	r2, #232	@ 0xe8
 800223e:	4629      	mov	r1, r5
 8002240:	4638      	mov	r0, r7
 8002242:	f009 fc05 	bl	800ba50 <memset>
 8002246:	491b      	ldr	r1, [pc, #108]	@ (80022b4 <nrf_fuel_gauge_init+0xd0>)
 8002248:	226c      	movs	r2, #108	@ 0x6c
 800224a:	a801      	add	r0, sp, #4
 800224c:	f009 fc7f 	bl	800bb4e <memcpy>
 8002250:	68e1      	ldr	r1, [r4, #12]
 8002252:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 8002256:	6923      	ldr	r3, [r4, #16]
 8002258:	b18b      	cbz	r3, 800227e <nrf_fuel_gauge_init+0x9a>
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	9213      	str	r2, [sp, #76]	@ 0x4c
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	9214      	str	r2, [sp, #80]	@ 0x50
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	9215      	str	r2, [sp, #84]	@ 0x54
 8002266:	68da      	ldr	r2, [r3, #12]
 8002268:	9216      	str	r2, [sp, #88]	@ 0x58
 800226a:	691a      	ldr	r2, [r3, #16]
 800226c:	9217      	str	r2, [sp, #92]	@ 0x5c
 800226e:	695a      	ldr	r2, [r3, #20]
 8002270:	921a      	str	r2, [sp, #104]	@ 0x68
 8002272:	699a      	ldr	r2, [r3, #24]
 8002274:	921b      	str	r2, [sp, #108]	@ 0x6c
 8002276:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002278:	9218      	str	r2, [sp, #96]	@ 0x60
 800227a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800227c:	9319      	str	r3, [sp, #100]	@ 0x64
 800227e:	ed94 1a02 	vldr	s2, [r4, #8]
 8002282:	edd4 0a01 	vldr	s1, [r4, #4]
 8002286:	ed94 0a00 	vldr	s0, [r4]
 800228a:	4a09      	ldr	r2, [pc, #36]	@ (80022b0 <nrf_fuel_gauge_init+0xcc>)
 800228c:	466b      	mov	r3, sp
 800228e:	a801      	add	r0, sp, #4
 8002290:	f7fe fa54 	bl	800073c <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y>
 8002294:	b10e      	cbz	r6, 800229a <nrf_fuel_gauge_init+0xb6>
 8002296:	9b00      	ldr	r3, [sp, #0]
 8002298:	6033      	str	r3, [r6, #0]
 800229a:	4805      	ldr	r0, [pc, #20]	@ (80022b0 <nrf_fuel_gauge_init+0xcc>)
 800229c:	f7ff ff8e 	bl	80021bc <nrf_fuel_gauge_state_mark_valid>
 80022a0:	e7c2      	b.n	8002228 <nrf_fuel_gauge_init+0x44>
 80022a2:	f06f 0015 	mvn.w	r0, #21
 80022a6:	4770      	bx	lr
 80022a8:	20004cdc 	.word	0x20004cdc
 80022ac:	7fc00000 	.word	0x7fc00000
 80022b0:	20004cf0 	.word	0x20004cf0
 80022b4:	0800f97c 	.word	0x0800f97c

080022b8 <nrf_fuel_gauge_process>:
 80022b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ba:	ed2d 8b04 	vpush	{d8-d9}
 80022be:	b0a5      	sub	sp, #148	@ 0x94
 80022c0:	edcd 0a03 	vstr	s1, [sp, #12]
 80022c4:	9b03      	ldr	r3, [sp, #12]
 80022c6:	4d46      	ldr	r5, [pc, #280]	@ (80023e0 <nrf_fuel_gauge_process+0x128>)
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	eef0 8a40 	vmov.f32	s17, s0
 80022ce:	eeb0 9a41 	vmov.f32	s18, s2
 80022d2:	eef0 9a61 	vmov.f32	s19, s3
 80022d6:	4604      	mov	r4, r0
 80022d8:	db02      	blt.n	80022e0 <nrf_fuel_gauge_process+0x28>
 80022da:	786b      	ldrb	r3, [r5, #1]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d043      	beq.n	8002368 <nrf_fuel_gauge_process+0xb0>
 80022e0:	ed95 8a03 	vldr	s16, [r5, #12]
 80022e4:	4a3f      	ldr	r2, [pc, #252]	@ (80023e4 <nrf_fuel_gauge_process+0x12c>)
 80022e6:	4b40      	ldr	r3, [pc, #256]	@ (80023e8 <nrf_fuel_gauge_process+0x130>)
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	9207      	str	r2, [sp, #28]
 80022ee:	eeb4 8a48 	vcmp.f32	s16, s16
 80022f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f6:	9308      	str	r3, [sp, #32]
 80022f8:	d602      	bvs.n	8002300 <nrf_fuel_gauge_process+0x48>
 80022fa:	782b      	ldrb	r3, [r5, #0]
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d005      	beq.n	800230c <nrf_fuel_gauge_process+0x54>
 8002300:	ed95 8a01 	vldr	s16, [r5, #4]
 8002304:	eddd 7a03 	vldr	s15, [sp, #12]
 8002308:	ee27 8a88 	vmul.f32	s16, s15, s16
 800230c:	4e37      	ldr	r6, [pc, #220]	@ (80023ec <nrf_fuel_gauge_process+0x134>)
 800230e:	a907      	add	r1, sp, #28
 8002310:	4630      	mov	r0, r6
 8002312:	f7ff fe61 	bl	8001fd8 <sym_GIZO46X7SARRSJCF26MRQV2I53SNBO2NIWQ52TY>
 8002316:	782b      	ldrb	r3, [r5, #0]
 8002318:	2b05      	cmp	r3, #5
 800231a:	af09      	add	r7, sp, #36	@ 0x24
 800231c:	d031      	beq.n	8002382 <nrf_fuel_gauge_process+0xca>
 800231e:	ab06      	add	r3, sp, #24
 8002320:	f8d6 10e0 	ldr.w	r1, [r6, #224]	@ 0xe0
 8002324:	4831      	ldr	r0, [pc, #196]	@ (80023ec <nrf_fuel_gauge_process+0x134>)
 8002326:	9700      	str	r7, [sp, #0]
 8002328:	eeb0 0a68 	vmov.f32	s0, s17
 800232c:	eef0 1a69 	vmov.f32	s3, s19
 8002330:	eeb0 1a49 	vmov.f32	s2, s18
 8002334:	eef0 0a48 	vmov.f32	s1, s16
 8002338:	aa05      	add	r2, sp, #20
 800233a:	f7fe fcb9 	bl	8000cb0 <sym_3KIPDHMQQDERGOPJKAF4KMY7F76E62MKGMWAZYA>
 800233e:	ed9d 0a05 	vldr	s0, [sp, #20]
 8002342:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 80023f0 <nrf_fuel_gauge_process+0x138>
 8002346:	ee20 0a27 	vmul.f32	s0, s0, s15
 800234a:	b14c      	cbz	r4, 8002360 <nrf_fuel_gauge_process+0xa8>
 800234c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800234e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002350:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002352:	6021      	str	r1, [r4, #0]
 8002354:	6062      	str	r2, [r4, #4]
 8002356:	60a3      	str	r3, [r4, #8]
 8002358:	ed84 8a03 	vstr	s16, [r4, #12]
 800235c:	ed84 0a04 	vstr	s0, [r4, #16]
 8002360:	b025      	add	sp, #148	@ 0x94
 8002362:	ecbd 8b04 	vpop	{d8-d9}
 8002366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002368:	4a22      	ldr	r2, [pc, #136]	@ (80023f4 <nrf_fuel_gauge_process+0x13c>)
 800236a:	4b23      	ldr	r3, [pc, #140]	@ (80023f8 <nrf_fuel_gauge_process+0x140>)
 800236c:	ed95 8a02 	vldr	s16, [r5, #8]
 8002370:	eddd 7a03 	vldr	s15, [sp, #12]
 8002374:	6812      	ldr	r2, [r2, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	9207      	str	r2, [sp, #28]
 800237a:	ee27 8a88 	vmul.f32	s16, s15, s16
 800237e:	9308      	str	r3, [sp, #32]
 8002380:	e7c4      	b.n	800230c <nrf_fuel_gauge_process+0x54>
 8002382:	491e      	ldr	r1, [pc, #120]	@ (80023fc <nrf_fuel_gauge_process+0x144>)
 8002384:	226c      	movs	r2, #108	@ 0x6c
 8002386:	4638      	mov	r0, r7
 8002388:	f009 fbe1 	bl	800bb4e <memcpy>
 800238c:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800238e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8002390:	6db3      	ldr	r3, [r6, #88]	@ 0x58
 8002392:	931c      	str	r3, [sp, #112]	@ 0x70
 8002394:	6df3      	ldr	r3, [r6, #92]	@ 0x5c
 8002396:	931d      	str	r3, [sp, #116]	@ 0x74
 8002398:	6e33      	ldr	r3, [r6, #96]	@ 0x60
 800239a:	931e      	str	r3, [sp, #120]	@ 0x78
 800239c:	6e73      	ldr	r3, [r6, #100]	@ 0x64
 800239e:	931f      	str	r3, [sp, #124]	@ 0x7c
 80023a0:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80023a2:	9322      	str	r3, [sp, #136]	@ 0x88
 80023a4:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 80023a6:	9323      	str	r3, [sp, #140]	@ 0x8c
 80023a8:	6eb3      	ldr	r3, [r6, #104]	@ 0x68
 80023aa:	9320      	str	r3, [sp, #128]	@ 0x80
 80023ac:	22e0      	movs	r2, #224	@ 0xe0
 80023ae:	6ef3      	ldr	r3, [r6, #108]	@ 0x6c
 80023b0:	9321      	str	r3, [sp, #132]	@ 0x84
 80023b2:	2100      	movs	r1, #0
 80023b4:	4630      	mov	r0, r6
 80023b6:	f009 fb4b 	bl	800ba50 <memset>
 80023ba:	ab06      	add	r3, sp, #24
 80023bc:	4632      	mov	r2, r6
 80023be:	f8d6 10e0 	ldr.w	r1, [r6, #224]	@ 0xe0
 80023c2:	9303      	str	r3, [sp, #12]
 80023c4:	eeb0 1a49 	vmov.f32	s2, s18
 80023c8:	eef0 0a48 	vmov.f32	s1, s16
 80023cc:	eeb0 0a68 	vmov.f32	s0, s17
 80023d0:	4638      	mov	r0, r7
 80023d2:	f7fe f9b3 	bl	800073c <sym_5OPP37WU6XHQMSAL5GW2DIFF6HY5W7NQQYWLB5Y>
 80023d6:	2200      	movs	r2, #0
 80023d8:	9b03      	ldr	r3, [sp, #12]
 80023da:	702a      	strb	r2, [r5, #0]
 80023dc:	e7a0      	b.n	8002320 <nrf_fuel_gauge_process+0x68>
 80023de:	bf00      	nop
 80023e0:	20004cdc 	.word	0x20004cdc
 80023e4:	20000040 	.word	0x20000040
 80023e8:	2000003c 	.word	0x2000003c
 80023ec:	20004cf0 	.word	0x20004cf0
 80023f0:	42c80000 	.word	0x42c80000
 80023f4:	20000048 	.word	0x20000048
 80023f8:	20000044 	.word	0x20000044
 80023fc:	0800f97c 	.word	0x0800f97c

08002400 <nrf_fuel_gauge_tte_get>:
 8002400:	4801      	ldr	r0, [pc, #4]	@ (8002408 <nrf_fuel_gauge_tte_get+0x8>)
 8002402:	f7ff bdfd 	b.w	8002000 <sym_GUEPXTDH5NNPPR4S7QYQRKNWV6MFZE6WHCAQYTI>
 8002406:	bf00      	nop
 8002408:	20004cf0 	.word	0x20004cf0

0800240c <nrf_fuel_gauge_ttf_get>:
 800240c:	4b0e      	ldr	r3, [pc, #56]	@ (8002448 <nrf_fuel_gauge_ttf_get+0x3c>)
 800240e:	ed93 0a04 	vldr	s0, [r3, #16]
 8002412:	eeb4 0a40 	vcmp.f32	s0, s0
 8002416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241a:	d60c      	bvs.n	8002436 <nrf_fuel_gauge_ttf_get+0x2a>
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	2b03      	cmp	r3, #3
 8002420:	d907      	bls.n	8002432 <nrf_fuel_gauge_ttf_get+0x26>
 8002422:	2b04      	cmp	r3, #4
 8002424:	d107      	bne.n	8002436 <nrf_fuel_gauge_ttf_get+0x2a>
 8002426:	4809      	ldr	r0, [pc, #36]	@ (800244c <nrf_fuel_gauge_ttf_get+0x40>)
 8002428:	2100      	movs	r1, #0
 800242a:	f8d0 20e0 	ldr.w	r2, [r0, #224]	@ 0xe0
 800242e:	f7ff bdeb 	b.w	8002008 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA>
 8002432:	2b01      	cmp	r3, #1
 8002434:	d802      	bhi.n	800243c <nrf_fuel_gauge_ttf_get+0x30>
 8002436:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8002450 <nrf_fuel_gauge_ttf_get+0x44>
 800243a:	4770      	bx	lr
 800243c:	4803      	ldr	r0, [pc, #12]	@ (800244c <nrf_fuel_gauge_ttf_get+0x40>)
 800243e:	2101      	movs	r1, #1
 8002440:	f8d0 20e0 	ldr.w	r2, [r0, #224]	@ 0xe0
 8002444:	f7ff bde0 	b.w	8002008 <sym_AG2LBGGSIA77K5XJMD3UV3SBGRW3AIHATLB7FZA>
 8002448:	20004cdc 	.word	0x20004cdc
 800244c:	20004cf0 	.word	0x20004cf0
 8002450:	7fc00000 	.word	0x7fc00000

08002454 <nrf_fuel_gauge_ext_state_update>:
 8002454:	2806      	cmp	r0, #6
 8002456:	d874      	bhi.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 8002458:	e8df f000 	tbb	[pc, r0]
 800245c:	2c24201b 	.word	0x2c24201b
 8002460:	5742      	.short	0x5742
 8002462:	04          	.byte	0x04
 8002463:	00          	.byte	0x00
 8002464:	2900      	cmp	r1, #0
 8002466:	d06c      	beq.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 8002468:	edd1 7a00 	vldr	s15, [r1]
 800246c:	eef4 7a67 	vcmp.f32	s15, s15
 8002470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002474:	d665      	bvs.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 8002476:	eef5 7a40 	vcmp.f32	s15, #0.0
 800247a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247e:	d060      	beq.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 8002480:	ee17 3a90 	vmov	r3, s15
 8002484:	2b00      	cmp	r3, #0
 8002486:	4b30      	ldr	r3, [pc, #192]	@ (8002548 <nrf_fuel_gauge_ext_state_update+0xf4>)
 8002488:	da56      	bge.n	8002538 <nrf_fuel_gauge_ext_state_update+0xe4>
 800248a:	edc3 7a04 	vstr	s15, [r3, #16]
 800248e:	2000      	movs	r0, #0
 8002490:	4770      	bx	lr
 8002492:	4b2d      	ldr	r3, [pc, #180]	@ (8002548 <nrf_fuel_gauge_ext_state_update+0xf4>)
 8002494:	2201      	movs	r2, #1
 8002496:	705a      	strb	r2, [r3, #1]
 8002498:	2000      	movs	r0, #0
 800249a:	4770      	bx	lr
 800249c:	4b2a      	ldr	r3, [pc, #168]	@ (8002548 <nrf_fuel_gauge_ext_state_update+0xf4>)
 800249e:	2200      	movs	r2, #0
 80024a0:	705a      	strb	r2, [r3, #1]
 80024a2:	e7f4      	b.n	800248e <nrf_fuel_gauge_ext_state_update+0x3a>
 80024a4:	2900      	cmp	r1, #0
 80024a6:	d04c      	beq.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 80024a8:	780b      	ldrb	r3, [r1, #0]
 80024aa:	2b05      	cmp	r3, #5
 80024ac:	d849      	bhi.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 80024ae:	4a26      	ldr	r2, [pc, #152]	@ (8002548 <nrf_fuel_gauge_ext_state_update+0xf4>)
 80024b0:	7013      	strb	r3, [r2, #0]
 80024b2:	e7ec      	b.n	800248e <nrf_fuel_gauge_ext_state_update+0x3a>
 80024b4:	2900      	cmp	r1, #0
 80024b6:	d044      	beq.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 80024b8:	edd1 7a00 	vldr	s15, [r1]
 80024bc:	eef4 7a67 	vcmp.f32	s15, s15
 80024c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c4:	d63d      	bvs.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 80024c6:	ee17 3a90 	vmov	r3, s15
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	db39      	blt.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 80024ce:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d6:	d034      	beq.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 80024d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002548 <nrf_fuel_gauge_ext_state_update+0xf4>)
 80024da:	edc3 7a01 	vstr	s15, [r3, #4]
 80024de:	e7d6      	b.n	800248e <nrf_fuel_gauge_ext_state_update+0x3a>
 80024e0:	b379      	cbz	r1, 8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 80024e2:	edd1 7a00 	vldr	s15, [r1]
 80024e6:	eef4 7a67 	vcmp.f32	s15, s15
 80024ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ee:	d628      	bvs.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 80024f0:	ee17 3a90 	vmov	r3, s15
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	db24      	blt.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 80024f8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002500:	d01f      	beq.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 8002502:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <nrf_fuel_gauge_ext_state_update+0xf4>)
 8002504:	edc3 7a02 	vstr	s15, [r3, #8]
 8002508:	e7c1      	b.n	800248e <nrf_fuel_gauge_ext_state_update+0x3a>
 800250a:	b1d1      	cbz	r1, 8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 800250c:	edd1 7a00 	vldr	s15, [r1]
 8002510:	eef4 7a67 	vcmp.f32	s15, s15
 8002514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002518:	d613      	bvs.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 800251a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800251e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002522:	d00e      	beq.n	8002542 <nrf_fuel_gauge_ext_state_update+0xee>
 8002524:	ee17 3a90 	vmov	r3, s15
 8002528:	2b00      	cmp	r3, #0
 800252a:	4b07      	ldr	r3, [pc, #28]	@ (8002548 <nrf_fuel_gauge_ext_state_update+0xf4>)
 800252c:	bfa8      	it	ge
 800252e:	eef1 7a67 	vnegge.f32	s15, s15
 8002532:	edc3 7a03 	vstr	s15, [r3, #12]
 8002536:	e7aa      	b.n	800248e <nrf_fuel_gauge_ext_state_update+0x3a>
 8002538:	eef1 7a67 	vneg.f32	s15, s15
 800253c:	edc3 7a04 	vstr	s15, [r3, #16]
 8002540:	e7a5      	b.n	800248e <nrf_fuel_gauge_ext_state_update+0x3a>
 8002542:	f06f 0015 	mvn.w	r0, #21
 8002546:	4770      	bx	lr
 8002548:	20004cdc 	.word	0x20004cdc
 800254c:	00000000 	.word	0x00000000

08002550 <memchr>:
 8002550:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8002554:	2a10      	cmp	r2, #16
 8002556:	db2b      	blt.n	80025b0 <memchr+0x60>
 8002558:	f010 0f07 	tst.w	r0, #7
 800255c:	d008      	beq.n	8002570 <memchr+0x20>
 800255e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002562:	3a01      	subs	r2, #1
 8002564:	428b      	cmp	r3, r1
 8002566:	d02d      	beq.n	80025c4 <memchr+0x74>
 8002568:	f010 0f07 	tst.w	r0, #7
 800256c:	b342      	cbz	r2, 80025c0 <memchr+0x70>
 800256e:	d1f6      	bne.n	800255e <memchr+0xe>
 8002570:	b4f0      	push	{r4, r5, r6, r7}
 8002572:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8002576:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800257a:	f022 0407 	bic.w	r4, r2, #7
 800257e:	f07f 0700 	mvns.w	r7, #0
 8002582:	2300      	movs	r3, #0
 8002584:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8002588:	3c08      	subs	r4, #8
 800258a:	ea85 0501 	eor.w	r5, r5, r1
 800258e:	ea86 0601 	eor.w	r6, r6, r1
 8002592:	fa85 f547 	uadd8	r5, r5, r7
 8002596:	faa3 f587 	sel	r5, r3, r7
 800259a:	fa86 f647 	uadd8	r6, r6, r7
 800259e:	faa5 f687 	sel	r6, r5, r7
 80025a2:	b98e      	cbnz	r6, 80025c8 <memchr+0x78>
 80025a4:	d1ee      	bne.n	8002584 <memchr+0x34>
 80025a6:	bcf0      	pop	{r4, r5, r6, r7}
 80025a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80025ac:	f002 0207 	and.w	r2, r2, #7
 80025b0:	b132      	cbz	r2, 80025c0 <memchr+0x70>
 80025b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80025b6:	3a01      	subs	r2, #1
 80025b8:	ea83 0301 	eor.w	r3, r3, r1
 80025bc:	b113      	cbz	r3, 80025c4 <memchr+0x74>
 80025be:	d1f8      	bne.n	80025b2 <memchr+0x62>
 80025c0:	2000      	movs	r0, #0
 80025c2:	4770      	bx	lr
 80025c4:	3801      	subs	r0, #1
 80025c6:	4770      	bx	lr
 80025c8:	2d00      	cmp	r5, #0
 80025ca:	bf06      	itte	eq
 80025cc:	4635      	moveq	r5, r6
 80025ce:	3803      	subeq	r0, #3
 80025d0:	3807      	subne	r0, #7
 80025d2:	f015 0f01 	tst.w	r5, #1
 80025d6:	d107      	bne.n	80025e8 <memchr+0x98>
 80025d8:	3001      	adds	r0, #1
 80025da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80025de:	bf02      	ittt	eq
 80025e0:	3001      	addeq	r0, #1
 80025e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80025e6:	3001      	addeq	r0, #1
 80025e8:	bcf0      	pop	{r4, r5, r6, r7}
 80025ea:	3801      	subs	r0, #1
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop

080025f0 <strlen>:
 80025f0:	4603      	mov	r3, r0
 80025f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80025f6:	2a00      	cmp	r2, #0
 80025f8:	d1fb      	bne.n	80025f2 <strlen+0x2>
 80025fa:	1a18      	subs	r0, r3, r0
 80025fc:	3801      	subs	r0, #1
 80025fe:	4770      	bx	lr

08002600 <__aeabi_drsub>:
 8002600:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8002604:	e002      	b.n	800260c <__adddf3>
 8002606:	bf00      	nop

08002608 <__aeabi_dsub>:
 8002608:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800260c <__adddf3>:
 800260c:	b530      	push	{r4, r5, lr}
 800260e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8002612:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8002616:	ea94 0f05 	teq	r4, r5
 800261a:	bf08      	it	eq
 800261c:	ea90 0f02 	teqeq	r0, r2
 8002620:	bf1f      	itttt	ne
 8002622:	ea54 0c00 	orrsne.w	ip, r4, r0
 8002626:	ea55 0c02 	orrsne.w	ip, r5, r2
 800262a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800262e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002632:	f000 80e2 	beq.w	80027fa <__adddf3+0x1ee>
 8002636:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800263a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800263e:	bfb8      	it	lt
 8002640:	426d      	neglt	r5, r5
 8002642:	dd0c      	ble.n	800265e <__adddf3+0x52>
 8002644:	442c      	add	r4, r5
 8002646:	ea80 0202 	eor.w	r2, r0, r2
 800264a:	ea81 0303 	eor.w	r3, r1, r3
 800264e:	ea82 0000 	eor.w	r0, r2, r0
 8002652:	ea83 0101 	eor.w	r1, r3, r1
 8002656:	ea80 0202 	eor.w	r2, r0, r2
 800265a:	ea81 0303 	eor.w	r3, r1, r3
 800265e:	2d36      	cmp	r5, #54	@ 0x36
 8002660:	bf88      	it	hi
 8002662:	bd30      	pophi	{r4, r5, pc}
 8002664:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8002668:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800266c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8002670:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8002674:	d002      	beq.n	800267c <__adddf3+0x70>
 8002676:	4240      	negs	r0, r0
 8002678:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800267c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8002680:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002684:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8002688:	d002      	beq.n	8002690 <__adddf3+0x84>
 800268a:	4252      	negs	r2, r2
 800268c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002690:	ea94 0f05 	teq	r4, r5
 8002694:	f000 80a7 	beq.w	80027e6 <__adddf3+0x1da>
 8002698:	f1a4 0401 	sub.w	r4, r4, #1
 800269c:	f1d5 0e20 	rsbs	lr, r5, #32
 80026a0:	db0d      	blt.n	80026be <__adddf3+0xb2>
 80026a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80026a6:	fa22 f205 	lsr.w	r2, r2, r5
 80026aa:	1880      	adds	r0, r0, r2
 80026ac:	f141 0100 	adc.w	r1, r1, #0
 80026b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80026b4:	1880      	adds	r0, r0, r2
 80026b6:	fa43 f305 	asr.w	r3, r3, r5
 80026ba:	4159      	adcs	r1, r3
 80026bc:	e00e      	b.n	80026dc <__adddf3+0xd0>
 80026be:	f1a5 0520 	sub.w	r5, r5, #32
 80026c2:	f10e 0e20 	add.w	lr, lr, #32
 80026c6:	2a01      	cmp	r2, #1
 80026c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80026cc:	bf28      	it	cs
 80026ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80026d2:	fa43 f305 	asr.w	r3, r3, r5
 80026d6:	18c0      	adds	r0, r0, r3
 80026d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80026dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80026e0:	d507      	bpl.n	80026f2 <__adddf3+0xe6>
 80026e2:	f04f 0e00 	mov.w	lr, #0
 80026e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80026ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80026ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80026f2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80026f6:	d31b      	bcc.n	8002730 <__adddf3+0x124>
 80026f8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80026fc:	d30c      	bcc.n	8002718 <__adddf3+0x10c>
 80026fe:	0849      	lsrs	r1, r1, #1
 8002700:	ea5f 0030 	movs.w	r0, r0, rrx
 8002704:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8002708:	f104 0401 	add.w	r4, r4, #1
 800270c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8002710:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8002714:	f080 809a 	bcs.w	800284c <__adddf3+0x240>
 8002718:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800271c:	bf08      	it	eq
 800271e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002722:	f150 0000 	adcs.w	r0, r0, #0
 8002726:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800272a:	ea41 0105 	orr.w	r1, r1, r5
 800272e:	bd30      	pop	{r4, r5, pc}
 8002730:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8002734:	4140      	adcs	r0, r0
 8002736:	eb41 0101 	adc.w	r1, r1, r1
 800273a:	3c01      	subs	r4, #1
 800273c:	bf28      	it	cs
 800273e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8002742:	d2e9      	bcs.n	8002718 <__adddf3+0x10c>
 8002744:	f091 0f00 	teq	r1, #0
 8002748:	bf04      	itt	eq
 800274a:	4601      	moveq	r1, r0
 800274c:	2000      	moveq	r0, #0
 800274e:	fab1 f381 	clz	r3, r1
 8002752:	bf08      	it	eq
 8002754:	3320      	addeq	r3, #32
 8002756:	f1a3 030b 	sub.w	r3, r3, #11
 800275a:	f1b3 0220 	subs.w	r2, r3, #32
 800275e:	da0c      	bge.n	800277a <__adddf3+0x16e>
 8002760:	320c      	adds	r2, #12
 8002762:	dd08      	ble.n	8002776 <__adddf3+0x16a>
 8002764:	f102 0c14 	add.w	ip, r2, #20
 8002768:	f1c2 020c 	rsb	r2, r2, #12
 800276c:	fa01 f00c 	lsl.w	r0, r1, ip
 8002770:	fa21 f102 	lsr.w	r1, r1, r2
 8002774:	e00c      	b.n	8002790 <__adddf3+0x184>
 8002776:	f102 0214 	add.w	r2, r2, #20
 800277a:	bfd8      	it	le
 800277c:	f1c2 0c20 	rsble	ip, r2, #32
 8002780:	fa01 f102 	lsl.w	r1, r1, r2
 8002784:	fa20 fc0c 	lsr.w	ip, r0, ip
 8002788:	bfdc      	itt	le
 800278a:	ea41 010c 	orrle.w	r1, r1, ip
 800278e:	4090      	lslle	r0, r2
 8002790:	1ae4      	subs	r4, r4, r3
 8002792:	bfa2      	ittt	ge
 8002794:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8002798:	4329      	orrge	r1, r5
 800279a:	bd30      	popge	{r4, r5, pc}
 800279c:	ea6f 0404 	mvn.w	r4, r4
 80027a0:	3c1f      	subs	r4, #31
 80027a2:	da1c      	bge.n	80027de <__adddf3+0x1d2>
 80027a4:	340c      	adds	r4, #12
 80027a6:	dc0e      	bgt.n	80027c6 <__adddf3+0x1ba>
 80027a8:	f104 0414 	add.w	r4, r4, #20
 80027ac:	f1c4 0220 	rsb	r2, r4, #32
 80027b0:	fa20 f004 	lsr.w	r0, r0, r4
 80027b4:	fa01 f302 	lsl.w	r3, r1, r2
 80027b8:	ea40 0003 	orr.w	r0, r0, r3
 80027bc:	fa21 f304 	lsr.w	r3, r1, r4
 80027c0:	ea45 0103 	orr.w	r1, r5, r3
 80027c4:	bd30      	pop	{r4, r5, pc}
 80027c6:	f1c4 040c 	rsb	r4, r4, #12
 80027ca:	f1c4 0220 	rsb	r2, r4, #32
 80027ce:	fa20 f002 	lsr.w	r0, r0, r2
 80027d2:	fa01 f304 	lsl.w	r3, r1, r4
 80027d6:	ea40 0003 	orr.w	r0, r0, r3
 80027da:	4629      	mov	r1, r5
 80027dc:	bd30      	pop	{r4, r5, pc}
 80027de:	fa21 f004 	lsr.w	r0, r1, r4
 80027e2:	4629      	mov	r1, r5
 80027e4:	bd30      	pop	{r4, r5, pc}
 80027e6:	f094 0f00 	teq	r4, #0
 80027ea:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80027ee:	bf06      	itte	eq
 80027f0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80027f4:	3401      	addeq	r4, #1
 80027f6:	3d01      	subne	r5, #1
 80027f8:	e74e      	b.n	8002698 <__adddf3+0x8c>
 80027fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80027fe:	bf18      	it	ne
 8002800:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002804:	d029      	beq.n	800285a <__adddf3+0x24e>
 8002806:	ea94 0f05 	teq	r4, r5
 800280a:	bf08      	it	eq
 800280c:	ea90 0f02 	teqeq	r0, r2
 8002810:	d005      	beq.n	800281e <__adddf3+0x212>
 8002812:	ea54 0c00 	orrs.w	ip, r4, r0
 8002816:	bf04      	itt	eq
 8002818:	4619      	moveq	r1, r3
 800281a:	4610      	moveq	r0, r2
 800281c:	bd30      	pop	{r4, r5, pc}
 800281e:	ea91 0f03 	teq	r1, r3
 8002822:	bf1e      	ittt	ne
 8002824:	2100      	movne	r1, #0
 8002826:	2000      	movne	r0, #0
 8002828:	bd30      	popne	{r4, r5, pc}
 800282a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800282e:	d105      	bne.n	800283c <__adddf3+0x230>
 8002830:	0040      	lsls	r0, r0, #1
 8002832:	4149      	adcs	r1, r1
 8002834:	bf28      	it	cs
 8002836:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800283a:	bd30      	pop	{r4, r5, pc}
 800283c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8002840:	bf3c      	itt	cc
 8002842:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8002846:	bd30      	popcc	{r4, r5, pc}
 8002848:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800284c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8002850:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002854:	f04f 0000 	mov.w	r0, #0
 8002858:	bd30      	pop	{r4, r5, pc}
 800285a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800285e:	bf1a      	itte	ne
 8002860:	4619      	movne	r1, r3
 8002862:	4610      	movne	r0, r2
 8002864:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8002868:	bf1c      	itt	ne
 800286a:	460b      	movne	r3, r1
 800286c:	4602      	movne	r2, r0
 800286e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002872:	bf06      	itte	eq
 8002874:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8002878:	ea91 0f03 	teqeq	r1, r3
 800287c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8002880:	bd30      	pop	{r4, r5, pc}
 8002882:	bf00      	nop

08002884 <__aeabi_ui2d>:
 8002884:	f090 0f00 	teq	r0, #0
 8002888:	bf04      	itt	eq
 800288a:	2100      	moveq	r1, #0
 800288c:	4770      	bxeq	lr
 800288e:	b530      	push	{r4, r5, lr}
 8002890:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8002894:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8002898:	f04f 0500 	mov.w	r5, #0
 800289c:	f04f 0100 	mov.w	r1, #0
 80028a0:	e750      	b.n	8002744 <__adddf3+0x138>
 80028a2:	bf00      	nop

080028a4 <__aeabi_i2d>:
 80028a4:	f090 0f00 	teq	r0, #0
 80028a8:	bf04      	itt	eq
 80028aa:	2100      	moveq	r1, #0
 80028ac:	4770      	bxeq	lr
 80028ae:	b530      	push	{r4, r5, lr}
 80028b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80028b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80028b8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80028bc:	bf48      	it	mi
 80028be:	4240      	negmi	r0, r0
 80028c0:	f04f 0100 	mov.w	r1, #0
 80028c4:	e73e      	b.n	8002744 <__adddf3+0x138>
 80028c6:	bf00      	nop

080028c8 <__aeabi_f2d>:
 80028c8:	0042      	lsls	r2, r0, #1
 80028ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80028ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80028d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80028d6:	bf1f      	itttt	ne
 80028d8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80028dc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80028e0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80028e4:	4770      	bxne	lr
 80028e6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80028ea:	bf08      	it	eq
 80028ec:	4770      	bxeq	lr
 80028ee:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80028f2:	bf04      	itt	eq
 80028f4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80028f8:	4770      	bxeq	lr
 80028fa:	b530      	push	{r4, r5, lr}
 80028fc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8002900:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8002904:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8002908:	e71c      	b.n	8002744 <__adddf3+0x138>
 800290a:	bf00      	nop

0800290c <__aeabi_ul2d>:
 800290c:	ea50 0201 	orrs.w	r2, r0, r1
 8002910:	bf08      	it	eq
 8002912:	4770      	bxeq	lr
 8002914:	b530      	push	{r4, r5, lr}
 8002916:	f04f 0500 	mov.w	r5, #0
 800291a:	e00a      	b.n	8002932 <__aeabi_l2d+0x16>

0800291c <__aeabi_l2d>:
 800291c:	ea50 0201 	orrs.w	r2, r0, r1
 8002920:	bf08      	it	eq
 8002922:	4770      	bxeq	lr
 8002924:	b530      	push	{r4, r5, lr}
 8002926:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800292a:	d502      	bpl.n	8002932 <__aeabi_l2d+0x16>
 800292c:	4240      	negs	r0, r0
 800292e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002932:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8002936:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800293a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800293e:	f43f aed8 	beq.w	80026f2 <__adddf3+0xe6>
 8002942:	f04f 0203 	mov.w	r2, #3
 8002946:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800294a:	bf18      	it	ne
 800294c:	3203      	addne	r2, #3
 800294e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8002952:	bf18      	it	ne
 8002954:	3203      	addne	r2, #3
 8002956:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800295a:	f1c2 0320 	rsb	r3, r2, #32
 800295e:	fa00 fc03 	lsl.w	ip, r0, r3
 8002962:	fa20 f002 	lsr.w	r0, r0, r2
 8002966:	fa01 fe03 	lsl.w	lr, r1, r3
 800296a:	ea40 000e 	orr.w	r0, r0, lr
 800296e:	fa21 f102 	lsr.w	r1, r1, r2
 8002972:	4414      	add	r4, r2
 8002974:	e6bd      	b.n	80026f2 <__adddf3+0xe6>
 8002976:	bf00      	nop

08002978 <__aeabi_dmul>:
 8002978:	b570      	push	{r4, r5, r6, lr}
 800297a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800297e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8002982:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002986:	bf1d      	ittte	ne
 8002988:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800298c:	ea94 0f0c 	teqne	r4, ip
 8002990:	ea95 0f0c 	teqne	r5, ip
 8002994:	f000 f8de 	bleq	8002b54 <__aeabi_dmul+0x1dc>
 8002998:	442c      	add	r4, r5
 800299a:	ea81 0603 	eor.w	r6, r1, r3
 800299e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80029a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80029a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80029aa:	bf18      	it	ne
 80029ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80029b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80029b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029b8:	d038      	beq.n	8002a2c <__aeabi_dmul+0xb4>
 80029ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80029be:	f04f 0500 	mov.w	r5, #0
 80029c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80029c6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80029ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80029ce:	f04f 0600 	mov.w	r6, #0
 80029d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80029d6:	f09c 0f00 	teq	ip, #0
 80029da:	bf18      	it	ne
 80029dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80029e0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80029e4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80029e8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80029ec:	d204      	bcs.n	80029f8 <__aeabi_dmul+0x80>
 80029ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80029f2:	416d      	adcs	r5, r5
 80029f4:	eb46 0606 	adc.w	r6, r6, r6
 80029f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80029fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8002a00:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8002a04:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8002a08:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8002a0c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8002a10:	bf88      	it	hi
 8002a12:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8002a16:	d81e      	bhi.n	8002a56 <__aeabi_dmul+0xde>
 8002a18:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8002a1c:	bf08      	it	eq
 8002a1e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8002a22:	f150 0000 	adcs.w	r0, r0, #0
 8002a26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002a2a:	bd70      	pop	{r4, r5, r6, pc}
 8002a2c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8002a30:	ea46 0101 	orr.w	r1, r6, r1
 8002a34:	ea40 0002 	orr.w	r0, r0, r2
 8002a38:	ea81 0103 	eor.w	r1, r1, r3
 8002a3c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8002a40:	bfc2      	ittt	gt
 8002a42:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002a46:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002a4a:	bd70      	popgt	{r4, r5, r6, pc}
 8002a4c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8002a50:	f04f 0e00 	mov.w	lr, #0
 8002a54:	3c01      	subs	r4, #1
 8002a56:	f300 80ab 	bgt.w	8002bb0 <__aeabi_dmul+0x238>
 8002a5a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8002a5e:	bfde      	ittt	le
 8002a60:	2000      	movle	r0, #0
 8002a62:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8002a66:	bd70      	pople	{r4, r5, r6, pc}
 8002a68:	f1c4 0400 	rsb	r4, r4, #0
 8002a6c:	3c20      	subs	r4, #32
 8002a6e:	da35      	bge.n	8002adc <__aeabi_dmul+0x164>
 8002a70:	340c      	adds	r4, #12
 8002a72:	dc1b      	bgt.n	8002aac <__aeabi_dmul+0x134>
 8002a74:	f104 0414 	add.w	r4, r4, #20
 8002a78:	f1c4 0520 	rsb	r5, r4, #32
 8002a7c:	fa00 f305 	lsl.w	r3, r0, r5
 8002a80:	fa20 f004 	lsr.w	r0, r0, r4
 8002a84:	fa01 f205 	lsl.w	r2, r1, r5
 8002a88:	ea40 0002 	orr.w	r0, r0, r2
 8002a8c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8002a90:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8002a94:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002a98:	fa21 f604 	lsr.w	r6, r1, r4
 8002a9c:	eb42 0106 	adc.w	r1, r2, r6
 8002aa0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002aa4:	bf08      	it	eq
 8002aa6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002aaa:	bd70      	pop	{r4, r5, r6, pc}
 8002aac:	f1c4 040c 	rsb	r4, r4, #12
 8002ab0:	f1c4 0520 	rsb	r5, r4, #32
 8002ab4:	fa00 f304 	lsl.w	r3, r0, r4
 8002ab8:	fa20 f005 	lsr.w	r0, r0, r5
 8002abc:	fa01 f204 	lsl.w	r2, r1, r4
 8002ac0:	ea40 0002 	orr.w	r0, r0, r2
 8002ac4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8002ac8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8002acc:	f141 0100 	adc.w	r1, r1, #0
 8002ad0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002ad4:	bf08      	it	eq
 8002ad6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002ada:	bd70      	pop	{r4, r5, r6, pc}
 8002adc:	f1c4 0520 	rsb	r5, r4, #32
 8002ae0:	fa00 f205 	lsl.w	r2, r0, r5
 8002ae4:	ea4e 0e02 	orr.w	lr, lr, r2
 8002ae8:	fa20 f304 	lsr.w	r3, r0, r4
 8002aec:	fa01 f205 	lsl.w	r2, r1, r5
 8002af0:	ea43 0302 	orr.w	r3, r3, r2
 8002af4:	fa21 f004 	lsr.w	r0, r1, r4
 8002af8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8002afc:	fa21 f204 	lsr.w	r2, r1, r4
 8002b00:	ea20 0002 	bic.w	r0, r0, r2
 8002b04:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8002b08:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8002b0c:	bf08      	it	eq
 8002b0e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8002b12:	bd70      	pop	{r4, r5, r6, pc}
 8002b14:	f094 0f00 	teq	r4, #0
 8002b18:	d10f      	bne.n	8002b3a <__aeabi_dmul+0x1c2>
 8002b1a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8002b1e:	0040      	lsls	r0, r0, #1
 8002b20:	eb41 0101 	adc.w	r1, r1, r1
 8002b24:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8002b28:	bf08      	it	eq
 8002b2a:	3c01      	subeq	r4, #1
 8002b2c:	d0f7      	beq.n	8002b1e <__aeabi_dmul+0x1a6>
 8002b2e:	ea41 0106 	orr.w	r1, r1, r6
 8002b32:	f095 0f00 	teq	r5, #0
 8002b36:	bf18      	it	ne
 8002b38:	4770      	bxne	lr
 8002b3a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8002b3e:	0052      	lsls	r2, r2, #1
 8002b40:	eb43 0303 	adc.w	r3, r3, r3
 8002b44:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8002b48:	bf08      	it	eq
 8002b4a:	3d01      	subeq	r5, #1
 8002b4c:	d0f7      	beq.n	8002b3e <__aeabi_dmul+0x1c6>
 8002b4e:	ea43 0306 	orr.w	r3, r3, r6
 8002b52:	4770      	bx	lr
 8002b54:	ea94 0f0c 	teq	r4, ip
 8002b58:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002b5c:	bf18      	it	ne
 8002b5e:	ea95 0f0c 	teqne	r5, ip
 8002b62:	d00c      	beq.n	8002b7e <__aeabi_dmul+0x206>
 8002b64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002b68:	bf18      	it	ne
 8002b6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002b6e:	d1d1      	bne.n	8002b14 <__aeabi_dmul+0x19c>
 8002b70:	ea81 0103 	eor.w	r1, r1, r3
 8002b74:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8002b78:	f04f 0000 	mov.w	r0, #0
 8002b7c:	bd70      	pop	{r4, r5, r6, pc}
 8002b7e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002b82:	bf06      	itte	eq
 8002b84:	4610      	moveq	r0, r2
 8002b86:	4619      	moveq	r1, r3
 8002b88:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002b8c:	d019      	beq.n	8002bc2 <__aeabi_dmul+0x24a>
 8002b8e:	ea94 0f0c 	teq	r4, ip
 8002b92:	d102      	bne.n	8002b9a <__aeabi_dmul+0x222>
 8002b94:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8002b98:	d113      	bne.n	8002bc2 <__aeabi_dmul+0x24a>
 8002b9a:	ea95 0f0c 	teq	r5, ip
 8002b9e:	d105      	bne.n	8002bac <__aeabi_dmul+0x234>
 8002ba0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8002ba4:	bf1c      	itt	ne
 8002ba6:	4610      	movne	r0, r2
 8002ba8:	4619      	movne	r1, r3
 8002baa:	d10a      	bne.n	8002bc2 <__aeabi_dmul+0x24a>
 8002bac:	ea81 0103 	eor.w	r1, r1, r3
 8002bb0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8002bb4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8002bb8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002bbc:	f04f 0000 	mov.w	r0, #0
 8002bc0:	bd70      	pop	{r4, r5, r6, pc}
 8002bc2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8002bc6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8002bca:	bd70      	pop	{r4, r5, r6, pc}

08002bcc <__aeabi_ddiv>:
 8002bcc:	b570      	push	{r4, r5, r6, lr}
 8002bce:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8002bd2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8002bd6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002bda:	bf1d      	ittte	ne
 8002bdc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002be0:	ea94 0f0c 	teqne	r4, ip
 8002be4:	ea95 0f0c 	teqne	r5, ip
 8002be8:	f000 f8a7 	bleq	8002d3a <__aeabi_ddiv+0x16e>
 8002bec:	eba4 0405 	sub.w	r4, r4, r5
 8002bf0:	ea81 0e03 	eor.w	lr, r1, r3
 8002bf4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8002bf8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002bfc:	f000 8088 	beq.w	8002d10 <__aeabi_ddiv+0x144>
 8002c00:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002c04:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8002c08:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8002c0c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8002c10:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8002c14:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8002c18:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8002c1c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8002c20:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8002c24:	429d      	cmp	r5, r3
 8002c26:	bf08      	it	eq
 8002c28:	4296      	cmpeq	r6, r2
 8002c2a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8002c2e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8002c32:	d202      	bcs.n	8002c3a <__aeabi_ddiv+0x6e>
 8002c34:	085b      	lsrs	r3, r3, #1
 8002c36:	ea4f 0232 	mov.w	r2, r2, rrx
 8002c3a:	1ab6      	subs	r6, r6, r2
 8002c3c:	eb65 0503 	sbc.w	r5, r5, r3
 8002c40:	085b      	lsrs	r3, r3, #1
 8002c42:	ea4f 0232 	mov.w	r2, r2, rrx
 8002c46:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002c4a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8002c4e:	ebb6 0e02 	subs.w	lr, r6, r2
 8002c52:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002c56:	bf22      	ittt	cs
 8002c58:	1ab6      	subcs	r6, r6, r2
 8002c5a:	4675      	movcs	r5, lr
 8002c5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8002c60:	085b      	lsrs	r3, r3, #1
 8002c62:	ea4f 0232 	mov.w	r2, r2, rrx
 8002c66:	ebb6 0e02 	subs.w	lr, r6, r2
 8002c6a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002c6e:	bf22      	ittt	cs
 8002c70:	1ab6      	subcs	r6, r6, r2
 8002c72:	4675      	movcs	r5, lr
 8002c74:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8002c78:	085b      	lsrs	r3, r3, #1
 8002c7a:	ea4f 0232 	mov.w	r2, r2, rrx
 8002c7e:	ebb6 0e02 	subs.w	lr, r6, r2
 8002c82:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002c86:	bf22      	ittt	cs
 8002c88:	1ab6      	subcs	r6, r6, r2
 8002c8a:	4675      	movcs	r5, lr
 8002c8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8002c90:	085b      	lsrs	r3, r3, #1
 8002c92:	ea4f 0232 	mov.w	r2, r2, rrx
 8002c96:	ebb6 0e02 	subs.w	lr, r6, r2
 8002c9a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8002c9e:	bf22      	ittt	cs
 8002ca0:	1ab6      	subcs	r6, r6, r2
 8002ca2:	4675      	movcs	r5, lr
 8002ca4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8002ca8:	ea55 0e06 	orrs.w	lr, r5, r6
 8002cac:	d018      	beq.n	8002ce0 <__aeabi_ddiv+0x114>
 8002cae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8002cb2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8002cb6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8002cba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8002cbe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8002cc2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8002cc6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8002cca:	d1c0      	bne.n	8002c4e <__aeabi_ddiv+0x82>
 8002ccc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8002cd0:	d10b      	bne.n	8002cea <__aeabi_ddiv+0x11e>
 8002cd2:	ea41 0100 	orr.w	r1, r1, r0
 8002cd6:	f04f 0000 	mov.w	r0, #0
 8002cda:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8002cde:	e7b6      	b.n	8002c4e <__aeabi_ddiv+0x82>
 8002ce0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8002ce4:	bf04      	itt	eq
 8002ce6:	4301      	orreq	r1, r0
 8002ce8:	2000      	moveq	r0, #0
 8002cea:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8002cee:	bf88      	it	hi
 8002cf0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8002cf4:	f63f aeaf 	bhi.w	8002a56 <__aeabi_dmul+0xde>
 8002cf8:	ebb5 0c03 	subs.w	ip, r5, r3
 8002cfc:	bf04      	itt	eq
 8002cfe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8002d02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002d06:	f150 0000 	adcs.w	r0, r0, #0
 8002d0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002d0e:	bd70      	pop	{r4, r5, r6, pc}
 8002d10:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8002d14:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8002d18:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8002d1c:	bfc2      	ittt	gt
 8002d1e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8002d22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8002d26:	bd70      	popgt	{r4, r5, r6, pc}
 8002d28:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8002d2c:	f04f 0e00 	mov.w	lr, #0
 8002d30:	3c01      	subs	r4, #1
 8002d32:	e690      	b.n	8002a56 <__aeabi_dmul+0xde>
 8002d34:	ea45 0e06 	orr.w	lr, r5, r6
 8002d38:	e68d      	b.n	8002a56 <__aeabi_dmul+0xde>
 8002d3a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8002d3e:	ea94 0f0c 	teq	r4, ip
 8002d42:	bf08      	it	eq
 8002d44:	ea95 0f0c 	teqeq	r5, ip
 8002d48:	f43f af3b 	beq.w	8002bc2 <__aeabi_dmul+0x24a>
 8002d4c:	ea94 0f0c 	teq	r4, ip
 8002d50:	d10a      	bne.n	8002d68 <__aeabi_ddiv+0x19c>
 8002d52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002d56:	f47f af34 	bne.w	8002bc2 <__aeabi_dmul+0x24a>
 8002d5a:	ea95 0f0c 	teq	r5, ip
 8002d5e:	f47f af25 	bne.w	8002bac <__aeabi_dmul+0x234>
 8002d62:	4610      	mov	r0, r2
 8002d64:	4619      	mov	r1, r3
 8002d66:	e72c      	b.n	8002bc2 <__aeabi_dmul+0x24a>
 8002d68:	ea95 0f0c 	teq	r5, ip
 8002d6c:	d106      	bne.n	8002d7c <__aeabi_ddiv+0x1b0>
 8002d6e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8002d72:	f43f aefd 	beq.w	8002b70 <__aeabi_dmul+0x1f8>
 8002d76:	4610      	mov	r0, r2
 8002d78:	4619      	mov	r1, r3
 8002d7a:	e722      	b.n	8002bc2 <__aeabi_dmul+0x24a>
 8002d7c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8002d80:	bf18      	it	ne
 8002d82:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8002d86:	f47f aec5 	bne.w	8002b14 <__aeabi_dmul+0x19c>
 8002d8a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8002d8e:	f47f af0d 	bne.w	8002bac <__aeabi_dmul+0x234>
 8002d92:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8002d96:	f47f aeeb 	bne.w	8002b70 <__aeabi_dmul+0x1f8>
 8002d9a:	e712      	b.n	8002bc2 <__aeabi_dmul+0x24a>

08002d9c <__gedf2>:
 8002d9c:	f04f 3cff 	mov.w	ip, #4294967295
 8002da0:	e006      	b.n	8002db0 <__cmpdf2+0x4>
 8002da2:	bf00      	nop

08002da4 <__ledf2>:
 8002da4:	f04f 0c01 	mov.w	ip, #1
 8002da8:	e002      	b.n	8002db0 <__cmpdf2+0x4>
 8002daa:	bf00      	nop

08002dac <__cmpdf2>:
 8002dac:	f04f 0c01 	mov.w	ip, #1
 8002db0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8002db4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002db8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002dbc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002dc0:	bf18      	it	ne
 8002dc2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8002dc6:	d01b      	beq.n	8002e00 <__cmpdf2+0x54>
 8002dc8:	b001      	add	sp, #4
 8002dca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8002dce:	bf0c      	ite	eq
 8002dd0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8002dd4:	ea91 0f03 	teqne	r1, r3
 8002dd8:	bf02      	ittt	eq
 8002dda:	ea90 0f02 	teqeq	r0, r2
 8002dde:	2000      	moveq	r0, #0
 8002de0:	4770      	bxeq	lr
 8002de2:	f110 0f00 	cmn.w	r0, #0
 8002de6:	ea91 0f03 	teq	r1, r3
 8002dea:	bf58      	it	pl
 8002dec:	4299      	cmppl	r1, r3
 8002dee:	bf08      	it	eq
 8002df0:	4290      	cmpeq	r0, r2
 8002df2:	bf2c      	ite	cs
 8002df4:	17d8      	asrcs	r0, r3, #31
 8002df6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8002dfa:	f040 0001 	orr.w	r0, r0, #1
 8002dfe:	4770      	bx	lr
 8002e00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002e04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002e08:	d102      	bne.n	8002e10 <__cmpdf2+0x64>
 8002e0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8002e0e:	d107      	bne.n	8002e20 <__cmpdf2+0x74>
 8002e10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002e14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002e18:	d1d6      	bne.n	8002dc8 <__cmpdf2+0x1c>
 8002e1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8002e1e:	d0d3      	beq.n	8002dc8 <__cmpdf2+0x1c>
 8002e20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop

08002e28 <__aeabi_cdrcmple>:
 8002e28:	4684      	mov	ip, r0
 8002e2a:	4610      	mov	r0, r2
 8002e2c:	4662      	mov	r2, ip
 8002e2e:	468c      	mov	ip, r1
 8002e30:	4619      	mov	r1, r3
 8002e32:	4663      	mov	r3, ip
 8002e34:	e000      	b.n	8002e38 <__aeabi_cdcmpeq>
 8002e36:	bf00      	nop

08002e38 <__aeabi_cdcmpeq>:
 8002e38:	b501      	push	{r0, lr}
 8002e3a:	f7ff ffb7 	bl	8002dac <__cmpdf2>
 8002e3e:	2800      	cmp	r0, #0
 8002e40:	bf48      	it	mi
 8002e42:	f110 0f00 	cmnmi.w	r0, #0
 8002e46:	bd01      	pop	{r0, pc}

08002e48 <__aeabi_dcmpeq>:
 8002e48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002e4c:	f7ff fff4 	bl	8002e38 <__aeabi_cdcmpeq>
 8002e50:	bf0c      	ite	eq
 8002e52:	2001      	moveq	r0, #1
 8002e54:	2000      	movne	r0, #0
 8002e56:	f85d fb08 	ldr.w	pc, [sp], #8
 8002e5a:	bf00      	nop

08002e5c <__aeabi_dcmplt>:
 8002e5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002e60:	f7ff ffea 	bl	8002e38 <__aeabi_cdcmpeq>
 8002e64:	bf34      	ite	cc
 8002e66:	2001      	movcc	r0, #1
 8002e68:	2000      	movcs	r0, #0
 8002e6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8002e6e:	bf00      	nop

08002e70 <__aeabi_dcmple>:
 8002e70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002e74:	f7ff ffe0 	bl	8002e38 <__aeabi_cdcmpeq>
 8002e78:	bf94      	ite	ls
 8002e7a:	2001      	movls	r0, #1
 8002e7c:	2000      	movhi	r0, #0
 8002e7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8002e82:	bf00      	nop

08002e84 <__aeabi_dcmpge>:
 8002e84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002e88:	f7ff ffce 	bl	8002e28 <__aeabi_cdrcmple>
 8002e8c:	bf94      	ite	ls
 8002e8e:	2001      	movls	r0, #1
 8002e90:	2000      	movhi	r0, #0
 8002e92:	f85d fb08 	ldr.w	pc, [sp], #8
 8002e96:	bf00      	nop

08002e98 <__aeabi_dcmpgt>:
 8002e98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8002e9c:	f7ff ffc4 	bl	8002e28 <__aeabi_cdrcmple>
 8002ea0:	bf34      	ite	cc
 8002ea2:	2001      	movcc	r0, #1
 8002ea4:	2000      	movcs	r0, #0
 8002ea6:	f85d fb08 	ldr.w	pc, [sp], #8
 8002eaa:	bf00      	nop

08002eac <__aeabi_dcmpun>:
 8002eac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8002eb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002eb4:	d102      	bne.n	8002ebc <__aeabi_dcmpun+0x10>
 8002eb6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8002eba:	d10a      	bne.n	8002ed2 <__aeabi_dcmpun+0x26>
 8002ebc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8002ec0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8002ec4:	d102      	bne.n	8002ecc <__aeabi_dcmpun+0x20>
 8002ec6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8002eca:	d102      	bne.n	8002ed2 <__aeabi_dcmpun+0x26>
 8002ecc:	f04f 0000 	mov.w	r0, #0
 8002ed0:	4770      	bx	lr
 8002ed2:	f04f 0001 	mov.w	r0, #1
 8002ed6:	4770      	bx	lr

08002ed8 <__aeabi_d2iz>:
 8002ed8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8002edc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8002ee0:	d215      	bcs.n	8002f0e <__aeabi_d2iz+0x36>
 8002ee2:	d511      	bpl.n	8002f08 <__aeabi_d2iz+0x30>
 8002ee4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8002ee8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8002eec:	d912      	bls.n	8002f14 <__aeabi_d2iz+0x3c>
 8002eee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8002ef2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002ef6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8002efa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8002efe:	fa23 f002 	lsr.w	r0, r3, r2
 8002f02:	bf18      	it	ne
 8002f04:	4240      	negne	r0, r0
 8002f06:	4770      	bx	lr
 8002f08:	f04f 0000 	mov.w	r0, #0
 8002f0c:	4770      	bx	lr
 8002f0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8002f12:	d105      	bne.n	8002f20 <__aeabi_d2iz+0x48>
 8002f14:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8002f18:	bf08      	it	eq
 8002f1a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8002f1e:	4770      	bx	lr
 8002f20:	f04f 0000 	mov.w	r0, #0
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop

08002f28 <__aeabi_uldivmod>:
 8002f28:	b953      	cbnz	r3, 8002f40 <__aeabi_uldivmod+0x18>
 8002f2a:	b94a      	cbnz	r2, 8002f40 <__aeabi_uldivmod+0x18>
 8002f2c:	2900      	cmp	r1, #0
 8002f2e:	bf08      	it	eq
 8002f30:	2800      	cmpeq	r0, #0
 8002f32:	bf1c      	itt	ne
 8002f34:	f04f 31ff 	movne.w	r1, #4294967295
 8002f38:	f04f 30ff 	movne.w	r0, #4294967295
 8002f3c:	f000 b988 	b.w	8003250 <__aeabi_idiv0>
 8002f40:	f1ad 0c08 	sub.w	ip, sp, #8
 8002f44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8002f48:	f000 f806 	bl	8002f58 <__udivmoddi4>
 8002f4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002f50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002f54:	b004      	add	sp, #16
 8002f56:	4770      	bx	lr

08002f58 <__udivmoddi4>:
 8002f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f5c:	9d08      	ldr	r5, [sp, #32]
 8002f5e:	468e      	mov	lr, r1
 8002f60:	4604      	mov	r4, r0
 8002f62:	4688      	mov	r8, r1
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d14a      	bne.n	8002ffe <__udivmoddi4+0xa6>
 8002f68:	428a      	cmp	r2, r1
 8002f6a:	4617      	mov	r7, r2
 8002f6c:	d962      	bls.n	8003034 <__udivmoddi4+0xdc>
 8002f6e:	fab2 f682 	clz	r6, r2
 8002f72:	b14e      	cbz	r6, 8002f88 <__udivmoddi4+0x30>
 8002f74:	f1c6 0320 	rsb	r3, r6, #32
 8002f78:	fa01 f806 	lsl.w	r8, r1, r6
 8002f7c:	fa20 f303 	lsr.w	r3, r0, r3
 8002f80:	40b7      	lsls	r7, r6
 8002f82:	ea43 0808 	orr.w	r8, r3, r8
 8002f86:	40b4      	lsls	r4, r6
 8002f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8002f8c:	fa1f fc87 	uxth.w	ip, r7
 8002f90:	fbb8 f1fe 	udiv	r1, r8, lr
 8002f94:	0c23      	lsrs	r3, r4, #16
 8002f96:	fb0e 8811 	mls	r8, lr, r1, r8
 8002f9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8002f9e:	fb01 f20c 	mul.w	r2, r1, ip
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d909      	bls.n	8002fba <__udivmoddi4+0x62>
 8002fa6:	18fb      	adds	r3, r7, r3
 8002fa8:	f101 30ff 	add.w	r0, r1, #4294967295
 8002fac:	f080 80ea 	bcs.w	8003184 <__udivmoddi4+0x22c>
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	f240 80e7 	bls.w	8003184 <__udivmoddi4+0x22c>
 8002fb6:	3902      	subs	r1, #2
 8002fb8:	443b      	add	r3, r7
 8002fba:	1a9a      	subs	r2, r3, r2
 8002fbc:	b2a3      	uxth	r3, r4
 8002fbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8002fc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8002fc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002fca:	fb00 fc0c 	mul.w	ip, r0, ip
 8002fce:	459c      	cmp	ip, r3
 8002fd0:	d909      	bls.n	8002fe6 <__udivmoddi4+0x8e>
 8002fd2:	18fb      	adds	r3, r7, r3
 8002fd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8002fd8:	f080 80d6 	bcs.w	8003188 <__udivmoddi4+0x230>
 8002fdc:	459c      	cmp	ip, r3
 8002fde:	f240 80d3 	bls.w	8003188 <__udivmoddi4+0x230>
 8002fe2:	443b      	add	r3, r7
 8002fe4:	3802      	subs	r0, #2
 8002fe6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8002fea:	eba3 030c 	sub.w	r3, r3, ip
 8002fee:	2100      	movs	r1, #0
 8002ff0:	b11d      	cbz	r5, 8002ffa <__udivmoddi4+0xa2>
 8002ff2:	40f3      	lsrs	r3, r6
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	e9c5 3200 	strd	r3, r2, [r5]
 8002ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ffe:	428b      	cmp	r3, r1
 8003000:	d905      	bls.n	800300e <__udivmoddi4+0xb6>
 8003002:	b10d      	cbz	r5, 8003008 <__udivmoddi4+0xb0>
 8003004:	e9c5 0100 	strd	r0, r1, [r5]
 8003008:	2100      	movs	r1, #0
 800300a:	4608      	mov	r0, r1
 800300c:	e7f5      	b.n	8002ffa <__udivmoddi4+0xa2>
 800300e:	fab3 f183 	clz	r1, r3
 8003012:	2900      	cmp	r1, #0
 8003014:	d146      	bne.n	80030a4 <__udivmoddi4+0x14c>
 8003016:	4573      	cmp	r3, lr
 8003018:	d302      	bcc.n	8003020 <__udivmoddi4+0xc8>
 800301a:	4282      	cmp	r2, r0
 800301c:	f200 8105 	bhi.w	800322a <__udivmoddi4+0x2d2>
 8003020:	1a84      	subs	r4, r0, r2
 8003022:	eb6e 0203 	sbc.w	r2, lr, r3
 8003026:	2001      	movs	r0, #1
 8003028:	4690      	mov	r8, r2
 800302a:	2d00      	cmp	r5, #0
 800302c:	d0e5      	beq.n	8002ffa <__udivmoddi4+0xa2>
 800302e:	e9c5 4800 	strd	r4, r8, [r5]
 8003032:	e7e2      	b.n	8002ffa <__udivmoddi4+0xa2>
 8003034:	2a00      	cmp	r2, #0
 8003036:	f000 8090 	beq.w	800315a <__udivmoddi4+0x202>
 800303a:	fab2 f682 	clz	r6, r2
 800303e:	2e00      	cmp	r6, #0
 8003040:	f040 80a4 	bne.w	800318c <__udivmoddi4+0x234>
 8003044:	1a8a      	subs	r2, r1, r2
 8003046:	0c03      	lsrs	r3, r0, #16
 8003048:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800304c:	b280      	uxth	r0, r0
 800304e:	b2bc      	uxth	r4, r7
 8003050:	2101      	movs	r1, #1
 8003052:	fbb2 fcfe 	udiv	ip, r2, lr
 8003056:	fb0e 221c 	mls	r2, lr, ip, r2
 800305a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800305e:	fb04 f20c 	mul.w	r2, r4, ip
 8003062:	429a      	cmp	r2, r3
 8003064:	d907      	bls.n	8003076 <__udivmoddi4+0x11e>
 8003066:	18fb      	adds	r3, r7, r3
 8003068:	f10c 38ff 	add.w	r8, ip, #4294967295
 800306c:	d202      	bcs.n	8003074 <__udivmoddi4+0x11c>
 800306e:	429a      	cmp	r2, r3
 8003070:	f200 80e0 	bhi.w	8003234 <__udivmoddi4+0x2dc>
 8003074:	46c4      	mov	ip, r8
 8003076:	1a9b      	subs	r3, r3, r2
 8003078:	fbb3 f2fe 	udiv	r2, r3, lr
 800307c:	fb0e 3312 	mls	r3, lr, r2, r3
 8003080:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8003084:	fb02 f404 	mul.w	r4, r2, r4
 8003088:	429c      	cmp	r4, r3
 800308a:	d907      	bls.n	800309c <__udivmoddi4+0x144>
 800308c:	18fb      	adds	r3, r7, r3
 800308e:	f102 30ff 	add.w	r0, r2, #4294967295
 8003092:	d202      	bcs.n	800309a <__udivmoddi4+0x142>
 8003094:	429c      	cmp	r4, r3
 8003096:	f200 80ca 	bhi.w	800322e <__udivmoddi4+0x2d6>
 800309a:	4602      	mov	r2, r0
 800309c:	1b1b      	subs	r3, r3, r4
 800309e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80030a2:	e7a5      	b.n	8002ff0 <__udivmoddi4+0x98>
 80030a4:	f1c1 0620 	rsb	r6, r1, #32
 80030a8:	408b      	lsls	r3, r1
 80030aa:	fa22 f706 	lsr.w	r7, r2, r6
 80030ae:	431f      	orrs	r7, r3
 80030b0:	fa0e f401 	lsl.w	r4, lr, r1
 80030b4:	fa20 f306 	lsr.w	r3, r0, r6
 80030b8:	fa2e fe06 	lsr.w	lr, lr, r6
 80030bc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80030c0:	4323      	orrs	r3, r4
 80030c2:	fa00 f801 	lsl.w	r8, r0, r1
 80030c6:	fa1f fc87 	uxth.w	ip, r7
 80030ca:	fbbe f0f9 	udiv	r0, lr, r9
 80030ce:	0c1c      	lsrs	r4, r3, #16
 80030d0:	fb09 ee10 	mls	lr, r9, r0, lr
 80030d4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80030d8:	fb00 fe0c 	mul.w	lr, r0, ip
 80030dc:	45a6      	cmp	lr, r4
 80030de:	fa02 f201 	lsl.w	r2, r2, r1
 80030e2:	d909      	bls.n	80030f8 <__udivmoddi4+0x1a0>
 80030e4:	193c      	adds	r4, r7, r4
 80030e6:	f100 3aff 	add.w	sl, r0, #4294967295
 80030ea:	f080 809c 	bcs.w	8003226 <__udivmoddi4+0x2ce>
 80030ee:	45a6      	cmp	lr, r4
 80030f0:	f240 8099 	bls.w	8003226 <__udivmoddi4+0x2ce>
 80030f4:	3802      	subs	r0, #2
 80030f6:	443c      	add	r4, r7
 80030f8:	eba4 040e 	sub.w	r4, r4, lr
 80030fc:	fa1f fe83 	uxth.w	lr, r3
 8003100:	fbb4 f3f9 	udiv	r3, r4, r9
 8003104:	fb09 4413 	mls	r4, r9, r3, r4
 8003108:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800310c:	fb03 fc0c 	mul.w	ip, r3, ip
 8003110:	45a4      	cmp	ip, r4
 8003112:	d908      	bls.n	8003126 <__udivmoddi4+0x1ce>
 8003114:	193c      	adds	r4, r7, r4
 8003116:	f103 3eff 	add.w	lr, r3, #4294967295
 800311a:	f080 8082 	bcs.w	8003222 <__udivmoddi4+0x2ca>
 800311e:	45a4      	cmp	ip, r4
 8003120:	d97f      	bls.n	8003222 <__udivmoddi4+0x2ca>
 8003122:	3b02      	subs	r3, #2
 8003124:	443c      	add	r4, r7
 8003126:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800312a:	eba4 040c 	sub.w	r4, r4, ip
 800312e:	fba0 ec02 	umull	lr, ip, r0, r2
 8003132:	4564      	cmp	r4, ip
 8003134:	4673      	mov	r3, lr
 8003136:	46e1      	mov	r9, ip
 8003138:	d362      	bcc.n	8003200 <__udivmoddi4+0x2a8>
 800313a:	d05f      	beq.n	80031fc <__udivmoddi4+0x2a4>
 800313c:	b15d      	cbz	r5, 8003156 <__udivmoddi4+0x1fe>
 800313e:	ebb8 0203 	subs.w	r2, r8, r3
 8003142:	eb64 0409 	sbc.w	r4, r4, r9
 8003146:	fa04 f606 	lsl.w	r6, r4, r6
 800314a:	fa22 f301 	lsr.w	r3, r2, r1
 800314e:	431e      	orrs	r6, r3
 8003150:	40cc      	lsrs	r4, r1
 8003152:	e9c5 6400 	strd	r6, r4, [r5]
 8003156:	2100      	movs	r1, #0
 8003158:	e74f      	b.n	8002ffa <__udivmoddi4+0xa2>
 800315a:	fbb1 fcf2 	udiv	ip, r1, r2
 800315e:	0c01      	lsrs	r1, r0, #16
 8003160:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8003164:	b280      	uxth	r0, r0
 8003166:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800316a:	463b      	mov	r3, r7
 800316c:	4638      	mov	r0, r7
 800316e:	463c      	mov	r4, r7
 8003170:	46b8      	mov	r8, r7
 8003172:	46be      	mov	lr, r7
 8003174:	2620      	movs	r6, #32
 8003176:	fbb1 f1f7 	udiv	r1, r1, r7
 800317a:	eba2 0208 	sub.w	r2, r2, r8
 800317e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8003182:	e766      	b.n	8003052 <__udivmoddi4+0xfa>
 8003184:	4601      	mov	r1, r0
 8003186:	e718      	b.n	8002fba <__udivmoddi4+0x62>
 8003188:	4610      	mov	r0, r2
 800318a:	e72c      	b.n	8002fe6 <__udivmoddi4+0x8e>
 800318c:	f1c6 0220 	rsb	r2, r6, #32
 8003190:	fa2e f302 	lsr.w	r3, lr, r2
 8003194:	40b7      	lsls	r7, r6
 8003196:	40b1      	lsls	r1, r6
 8003198:	fa20 f202 	lsr.w	r2, r0, r2
 800319c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80031a0:	430a      	orrs	r2, r1
 80031a2:	fbb3 f8fe 	udiv	r8, r3, lr
 80031a6:	b2bc      	uxth	r4, r7
 80031a8:	fb0e 3318 	mls	r3, lr, r8, r3
 80031ac:	0c11      	lsrs	r1, r2, #16
 80031ae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80031b2:	fb08 f904 	mul.w	r9, r8, r4
 80031b6:	40b0      	lsls	r0, r6
 80031b8:	4589      	cmp	r9, r1
 80031ba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80031be:	b280      	uxth	r0, r0
 80031c0:	d93e      	bls.n	8003240 <__udivmoddi4+0x2e8>
 80031c2:	1879      	adds	r1, r7, r1
 80031c4:	f108 3cff 	add.w	ip, r8, #4294967295
 80031c8:	d201      	bcs.n	80031ce <__udivmoddi4+0x276>
 80031ca:	4589      	cmp	r9, r1
 80031cc:	d81f      	bhi.n	800320e <__udivmoddi4+0x2b6>
 80031ce:	eba1 0109 	sub.w	r1, r1, r9
 80031d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80031d6:	fb09 f804 	mul.w	r8, r9, r4
 80031da:	fb0e 1119 	mls	r1, lr, r9, r1
 80031de:	b292      	uxth	r2, r2
 80031e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80031e4:	4542      	cmp	r2, r8
 80031e6:	d229      	bcs.n	800323c <__udivmoddi4+0x2e4>
 80031e8:	18ba      	adds	r2, r7, r2
 80031ea:	f109 31ff 	add.w	r1, r9, #4294967295
 80031ee:	d2c4      	bcs.n	800317a <__udivmoddi4+0x222>
 80031f0:	4542      	cmp	r2, r8
 80031f2:	d2c2      	bcs.n	800317a <__udivmoddi4+0x222>
 80031f4:	f1a9 0102 	sub.w	r1, r9, #2
 80031f8:	443a      	add	r2, r7
 80031fa:	e7be      	b.n	800317a <__udivmoddi4+0x222>
 80031fc:	45f0      	cmp	r8, lr
 80031fe:	d29d      	bcs.n	800313c <__udivmoddi4+0x1e4>
 8003200:	ebbe 0302 	subs.w	r3, lr, r2
 8003204:	eb6c 0c07 	sbc.w	ip, ip, r7
 8003208:	3801      	subs	r0, #1
 800320a:	46e1      	mov	r9, ip
 800320c:	e796      	b.n	800313c <__udivmoddi4+0x1e4>
 800320e:	eba7 0909 	sub.w	r9, r7, r9
 8003212:	4449      	add	r1, r9
 8003214:	f1a8 0c02 	sub.w	ip, r8, #2
 8003218:	fbb1 f9fe 	udiv	r9, r1, lr
 800321c:	fb09 f804 	mul.w	r8, r9, r4
 8003220:	e7db      	b.n	80031da <__udivmoddi4+0x282>
 8003222:	4673      	mov	r3, lr
 8003224:	e77f      	b.n	8003126 <__udivmoddi4+0x1ce>
 8003226:	4650      	mov	r0, sl
 8003228:	e766      	b.n	80030f8 <__udivmoddi4+0x1a0>
 800322a:	4608      	mov	r0, r1
 800322c:	e6fd      	b.n	800302a <__udivmoddi4+0xd2>
 800322e:	443b      	add	r3, r7
 8003230:	3a02      	subs	r2, #2
 8003232:	e733      	b.n	800309c <__udivmoddi4+0x144>
 8003234:	f1ac 0c02 	sub.w	ip, ip, #2
 8003238:	443b      	add	r3, r7
 800323a:	e71c      	b.n	8003076 <__udivmoddi4+0x11e>
 800323c:	4649      	mov	r1, r9
 800323e:	e79c      	b.n	800317a <__udivmoddi4+0x222>
 8003240:	eba1 0109 	sub.w	r1, r1, r9
 8003244:	46c4      	mov	ip, r8
 8003246:	fbb1 f9fe 	udiv	r9, r1, lr
 800324a:	fb09 f804 	mul.w	r8, r9, r4
 800324e:	e7c4      	b.n	80031da <__udivmoddi4+0x282>

08003250 <__aeabi_idiv0>:
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop

08003254 <getDeltatimeTicks>:
static float term_charge_current;
static uint32_t Ref_tick;

// get the delta tick time in Milliseconds
uint32_t getDeltatimeTicks( uint32_t ReferenceTimeTicks)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
	// Get the current time in ticks
	uint32_t CurrentTimeTicks = HAL_GetTick();
 800325c:	f001 f9f8 	bl	8004650 <HAL_GetTick>
 8003260:	4603      	mov	r3, r0
 8003262:	60fb      	str	r3, [r7, #12]
	Ref_tick = CurrentTimeTicks;							//WRC set reference tick to current tick
 8003264:	4a05      	ldr	r2, [pc, #20]	@ (800327c <getDeltatimeTicks+0x28>)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6013      	str	r3, [r2, #0]
	// Calculate the difference in ticks.
	uint32_t DiffTicks = CurrentTimeTicks - ReferenceTimeTicks;
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	60bb      	str	r3, [r7, #8]

	return DiffTicks;
 8003272:	68bb      	ldr	r3, [r7, #8]
}
 8003274:	4618      	mov	r0, r3
 8003276:	3710      	adds	r7, #16
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	20000238 	.word	0x20000238

08003280 <read_pmic>:

static int read_pmic(npmx_instance_t *const p_pm, float *voltage, float *current, float *temp)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08e      	sub	sp, #56	@ 0x38
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
 800328c:	603b      	str	r3, [r7, #0]
	npmx_adc_t *adc_instance = npmx_adc_get(p_pm, 0);
 800328e:	2100      	movs	r1, #0
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f006 f945 	bl	8009520 <npmx_adc_get>
 8003296:	6378      	str	r0, [r7, #52]	@ 0x34
	npmx_adc_meas_all_t meas;

	if (npmx_adc_meas_all_get(adc_instance, &meas) != NPMX_SUCCESS) {
 8003298:	f107 0314 	add.w	r3, r7, #20
 800329c:	4619      	mov	r1, r3
 800329e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80032a0:	f006 fad4 	bl	800984c <npmx_adc_meas_all_get>
 80032a4:	4603      	mov	r3, r0
 80032a6:	4a25      	ldr	r2, [pc, #148]	@ (800333c <read_pmic+0xbc>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d004      	beq.n	80032b6 <read_pmic+0x36>
		printf("Reading ADC measurements failed. \n");
 80032ac:	4824      	ldr	r0, [pc, #144]	@ (8003340 <read_pmic+0xc0>)
 80032ae:	f008 faef 	bl	800b890 <puts>
		return NPMX_ERROR_NOT_SUPPORTED;			//WRC need to figure out what to return if not -EIO
 80032b2:	4b24      	ldr	r3, [pc, #144]	@ (8003344 <read_pmic+0xc4>)
 80032b4:	e03e      	b.n	8003334 <read_pmic+0xb4>
	}

	if (npmx_adc_task_trigger(adc_instance, NPMX_ADC_TASK_SINGLE_SHOT_VBAT) != NPMX_SUCCESS) {
 80032b6:	2100      	movs	r1, #0
 80032b8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80032ba:	f006 f945 	bl	8009548 <npmx_adc_task_trigger>
 80032be:	4603      	mov	r3, r0
 80032c0:	4a1e      	ldr	r2, [pc, #120]	@ (800333c <read_pmic+0xbc>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d004      	beq.n	80032d0 <read_pmic+0x50>
		printf("Triggering VBAT measurement failed. \n");
 80032c6:	4820      	ldr	r0, [pc, #128]	@ (8003348 <read_pmic+0xc8>)
 80032c8:	f008 fae2 	bl	800b890 <puts>
		return NPMX_ERROR_NOT_SUPPORTED;			//WRC need to figure out what to return if not -EIO
 80032cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003344 <read_pmic+0xc4>)
 80032ce:	e031      	b.n	8003334 <read_pmic+0xb4>
	}

	if (npmx_adc_task_trigger(adc_instance, NPMX_ADC_TASK_SINGLE_SHOT_NTC) != NPMX_SUCCESS) {
 80032d0:	2101      	movs	r1, #1
 80032d2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80032d4:	f006 f938 	bl	8009548 <npmx_adc_task_trigger>
 80032d8:	4603      	mov	r3, r0
 80032da:	4a18      	ldr	r2, [pc, #96]	@ (800333c <read_pmic+0xbc>)
 80032dc:	4293      	cmp	r3, r2
 80032de:	d004      	beq.n	80032ea <read_pmic+0x6a>
		printf("Triggering NTC measurement failed. \n");
 80032e0:	481a      	ldr	r0, [pc, #104]	@ (800334c <read_pmic+0xcc>)
 80032e2:	f008 fad5 	bl	800b890 <puts>
		return NPMX_ERROR_NOT_SUPPORTED;			//WRC need to figure out what to return if not -EIO
 80032e6:	4b17      	ldr	r3, [pc, #92]	@ (8003344 <read_pmic+0xc4>)
 80032e8:	e024      	b.n	8003334 <read_pmic+0xb4>
	}

	/* Convert current in microamperes to current in amperes. */
	*current = (float)meas.values[NPMX_ADC_MEAS_VBAT2_IBAT] / 1000000.0f;
 80032ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032ec:	ee07 3a90 	vmov	s15, r3
 80032f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032f4:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8003350 <read_pmic+0xd0>
 80032f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	edc3 7a00 	vstr	s15, [r3]

	/* Convert temperature in millidegrees Celsius to temperature in Celsius */
	*temp = (float)meas.values[NPMX_ADC_MEAS_BAT_TEMP] / 1000.0f;
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	ee07 3a90 	vmov	s15, r3
 8003308:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800330c:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8003354 <read_pmic+0xd4>
 8003310:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	edc3 7a00 	vstr	s15, [r3]

	/* Convert voltage in millivolts to voltage in volts. */
	*voltage = (float)meas.values[NPMX_ADC_MEAS_VBAT] / 1000.0f;
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	ee07 3a90 	vmov	s15, r3
 8003320:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003324:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8003354 <read_pmic+0xd4>
 8003328:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	edc3 7a00 	vstr	s15, [r3]

	return 0;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3738      	adds	r7, #56	@ 0x38
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	2bad0000 	.word	0x2bad0000
 8003340:	0800ddd0 	.word	0x0800ddd0
 8003344:	2bad0004 	.word	0x2bad0004
 8003348:	0800ddf4 	.word	0x0800ddf4
 800334c:	0800de1c 	.word	0x0800de1c
 8003350:	49742400 	.word	0x49742400
 8003354:	447a0000 	.word	0x447a0000

08003358 <process_vbus_state>:

static int process_vbus_state(npmx_instance_t *const p_pm)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
	npmx_vbusin_t *vbus_instance = npmx_vbusin_get(p_pm, 0);
 8003360:	2100      	movs	r1, #0
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f007 fc3a 	bl	800abdc <npmx_vbusin_get>
 8003368:	6138      	str	r0, [r7, #16]
	enum nrf_fuel_gauge_ext_state_info_type state_info;
	uint8_t vbusin_status;

	if (npmx_vbusin_vbus_status_get(vbus_instance, &vbusin_status) != NPMX_SUCCESS) {
 800336a:	f107 030f 	add.w	r3, r7, #15
 800336e:	4619      	mov	r1, r3
 8003370:	6938      	ldr	r0, [r7, #16]
 8003372:	f007 fcfc 	bl	800ad6e <npmx_vbusin_vbus_status_get>
 8003376:	4603      	mov	r3, r0
 8003378:	4a0d      	ldr	r2, [pc, #52]	@ (80033b0 <process_vbus_state+0x58>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d004      	beq.n	8003388 <process_vbus_state+0x30>
		printf("Reading VBUS status failed. \n");
 800337e:	480d      	ldr	r0, [pc, #52]	@ (80033b4 <process_vbus_state+0x5c>)
 8003380:	f008 fa86 	bl	800b890 <puts>
		return NPMX_ERROR_NOT_SUPPORTED;			//WRC need to figure out what to return if not -EIO
 8003384:	4b0c      	ldr	r3, [pc, #48]	@ (80033b8 <process_vbus_state+0x60>)
 8003386:	e00f      	b.n	80033a8 <process_vbus_state+0x50>
	}

	if (vbusin_status & NPMX_VBUSIN_STATUS_CONNECTED_MASK) {
 8003388:	7bfb      	ldrb	r3, [r7, #15]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b00      	cmp	r3, #0
 8003390:	d002      	beq.n	8003398 <process_vbus_state+0x40>
		state_info = NRF_FUEL_GAUGE_EXT_STATE_INFO_VBUS_CONNECTED;
 8003392:	2300      	movs	r3, #0
 8003394:	75fb      	strb	r3, [r7, #23]
 8003396:	e001      	b.n	800339c <process_vbus_state+0x44>
	} else {
		state_info = NRF_FUEL_GAUGE_EXT_STATE_INFO_VBUS_DISCONNECTED;
 8003398:	2301      	movs	r3, #1
 800339a:	75fb      	strb	r3, [r7, #23]
	}

	return nrf_fuel_gauge_ext_state_update(state_info, NULL);
 800339c:	7dfb      	ldrb	r3, [r7, #23]
 800339e:	2100      	movs	r1, #0
 80033a0:	4618      	mov	r0, r3
 80033a2:	f7ff f857 	bl	8002454 <nrf_fuel_gauge_ext_state_update>
 80033a6:	4603      	mov	r3, r0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	2bad0000 	.word	0x2bad0000
 80033b4:	0800de40 	.word	0x0800de40
 80033b8:	2bad0004 	.word	0x2bad0004

080033bc <process_charger_state>:

static int process_charger_state(npmx_instance_t *const p_pm)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
	npmx_charger_t *charger_instance = npmx_charger_get(p_pm, 0);
 80033c4:	2100      	movs	r1, #0
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f006 fbce 	bl	8009b68 <npmx_charger_get>
 80033cc:	6178      	str	r0, [r7, #20]
	union nrf_fuel_gauge_ext_state_info_data state_info;
	uint8_t charger_status;

	if (npmx_charger_status_get(charger_instance, &charger_status) != NPMX_SUCCESS) {
 80033ce:	f107 030f 	add.w	r3, r7, #15
 80033d2:	4619      	mov	r1, r3
 80033d4:	6978      	ldr	r0, [r7, #20]
 80033d6:	f006 fe9b 	bl	800a110 <npmx_charger_status_get>
 80033da:	4603      	mov	r3, r0
 80033dc:	4a21      	ldr	r2, [pc, #132]	@ (8003464 <process_charger_state+0xa8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d004      	beq.n	80033ec <process_charger_state+0x30>
		printf("Reading charger status failed. \n");
 80033e2:	4821      	ldr	r0, [pc, #132]	@ (8003468 <process_charger_state+0xac>)
 80033e4:	f008 fa54 	bl	800b890 <puts>
		return NPMX_ERROR_NOT_SUPPORTED;			//WRC need to figure out what to return if not -EIO
 80033e8:	4b20      	ldr	r3, [pc, #128]	@ (800346c <process_charger_state+0xb0>)
 80033ea:	e037      	b.n	800345c <process_charger_state+0xa0>
	}

	if (charger_status & NPMX_CHARGER_STATUS_COMPLETED_MASK) {
 80033ec:	7bfb      	ldrb	r3, [r7, #15]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d005      	beq.n	8003402 <process_charger_state+0x46>
		printf("Charge complete \n");
 80033f6:	481e      	ldr	r0, [pc, #120]	@ (8003470 <process_charger_state+0xb4>)
 80033f8:	f008 fa4a 	bl	800b890 <puts>
		state_info.charge_state = NRF_FUEL_GAUGE_CHARGE_STATE_COMPLETE;
 80033fc:	2305      	movs	r3, #5
 80033fe:	743b      	strb	r3, [r7, #16]
 8003400:	e025      	b.n	800344e <process_charger_state+0x92>
	} else if (charger_status & NPMX_CHARGER_STATUS_TRICKLE_CHARGE_MASK) {
 8003402:	7bfb      	ldrb	r3, [r7, #15]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d005      	beq.n	8003418 <process_charger_state+0x5c>
		printf("Trickle charging \n");
 800340c:	4819      	ldr	r0, [pc, #100]	@ (8003474 <process_charger_state+0xb8>)
 800340e:	f008 fa3f 	bl	800b890 <puts>
		state_info.charge_state = NRF_FUEL_GAUGE_CHARGE_STATE_TRICKLE;
 8003412:	2301      	movs	r3, #1
 8003414:	743b      	strb	r3, [r7, #16]
 8003416:	e01a      	b.n	800344e <process_charger_state+0x92>
	} else if (charger_status & NPMX_CHARGER_STATUS_CONSTANT_CURRENT_MASK) {
 8003418:	7bfb      	ldrb	r3, [r7, #15]
 800341a:	f003 0308 	and.w	r3, r3, #8
 800341e:	2b00      	cmp	r3, #0
 8003420:	d005      	beq.n	800342e <process_charger_state+0x72>
		printf("Constant current charging \n");
 8003422:	4815      	ldr	r0, [pc, #84]	@ (8003478 <process_charger_state+0xbc>)
 8003424:	f008 fa34 	bl	800b890 <puts>
		state_info.charge_state = NRF_FUEL_GAUGE_CHARGE_STATE_CC;
 8003428:	2302      	movs	r3, #2
 800342a:	743b      	strb	r3, [r7, #16]
 800342c:	e00f      	b.n	800344e <process_charger_state+0x92>
	} else if (charger_status & NPMX_CHARGER_STATUS_CONSTANT_VOLTAGE_MASK) {
 800342e:	7bfb      	ldrb	r3, [r7, #15]
 8003430:	f003 0310 	and.w	r3, r3, #16
 8003434:	2b00      	cmp	r3, #0
 8003436:	d005      	beq.n	8003444 <process_charger_state+0x88>
		printf("Constant voltage charging \n");
 8003438:	4810      	ldr	r0, [pc, #64]	@ (800347c <process_charger_state+0xc0>)
 800343a:	f008 fa29 	bl	800b890 <puts>
		state_info.charge_state = NRF_FUEL_GAUGE_CHARGE_STATE_CV;
 800343e:	2304      	movs	r3, #4
 8003440:	743b      	strb	r3, [r7, #16]
 8003442:	e004      	b.n	800344e <process_charger_state+0x92>
	} else {
		printf("Charger idle \n");
 8003444:	480e      	ldr	r0, [pc, #56]	@ (8003480 <process_charger_state+0xc4>)
 8003446:	f008 fa23 	bl	800b890 <puts>
		state_info.charge_state = NRF_FUEL_GAUGE_CHARGE_STATE_IDLE;
 800344a:	2300      	movs	r3, #0
 800344c:	743b      	strb	r3, [r7, #16]
	}

	return nrf_fuel_gauge_ext_state_update(NRF_FUEL_GAUGE_EXT_STATE_INFO_CHARGE_STATE_CHANGE,
 800344e:	f107 0310 	add.w	r3, r7, #16
 8003452:	4619      	mov	r1, r3
 8003454:	2002      	movs	r0, #2
 8003456:	f7fe fffd 	bl	8002454 <nrf_fuel_gauge_ext_state_update>
 800345a:	4603      	mov	r3, r0
					       &state_info);
}
 800345c:	4618      	mov	r0, r3
 800345e:	3718      	adds	r7, #24
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	2bad0000 	.word	0x2bad0000
 8003468:	0800de60 	.word	0x0800de60
 800346c:	2bad0004 	.word	0x2bad0004
 8003470:	0800de80 	.word	0x0800de80
 8003474:	0800de94 	.word	0x0800de94
 8003478:	0800dea8 	.word	0x0800dea8
 800347c:	0800dec4 	.word	0x0800dec4
 8003480:	0800dee0 	.word	0x0800dee0

08003484 <fuel_gauge_init>:

int fuel_gauge_init(npmx_instance_t *const p_pm)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b092      	sub	sp, #72	@ 0x48
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
	struct nrf_fuel_gauge_init_parameters parameters = {
 800348c:	f107 031c 	add.w	r3, r7, #28
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	605a      	str	r2, [r3, #4]
 8003496:	609a      	str	r2, [r3, #8]
 8003498:	60da      	str	r2, [r3, #12]
 800349a:	611a      	str	r2, [r3, #16]
 800349c:	615a      	str	r2, [r3, #20]
 800349e:	4b4c      	ldr	r3, [pc, #304]	@ (80035d0 <fuel_gauge_init+0x14c>)
 80034a0:	62bb      	str	r3, [r7, #40]	@ 0x28
		.model = &battery_model,
		.opt_params = NULL,
		.state = NULL,
	};
	npmx_charger_t *charger_instance = npmx_charger_get(p_pm, 0);
 80034a2:	2100      	movs	r1, #0
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f006 fb5f 	bl	8009b68 <npmx_charger_get>
 80034aa:	6478      	str	r0, [r7, #68]	@ 0x44
	uint32_t charge_current_limit_uA;
	float charge_current_limit;
	float term_current;
	int ret;

	ret = read_pmic(p_pm, &parameters.v0, &parameters.i0, &parameters.t0);
 80034ac:	f107 031c 	add.w	r3, r7, #28
 80034b0:	f103 0008 	add.w	r0, r3, #8
 80034b4:	f107 031c 	add.w	r3, r7, #28
 80034b8:	1d1a      	adds	r2, r3, #4
 80034ba:	f107 011c 	add.w	r1, r7, #28
 80034be:	4603      	mov	r3, r0
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f7ff fedd 	bl	8003280 <read_pmic>
 80034c6:	6438      	str	r0, [r7, #64]	@ 0x40
	if (ret < 0) {
 80034c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	da01      	bge.n	80034d2 <fuel_gauge_init+0x4e>
		return ret;
 80034ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034d0:	e079      	b.n	80035c6 <fuel_gauge_init+0x142>
	}

	/* Store charge nominal and termination current, needed for ttf calculation */
	max_charge_current = NPM_BCHARGER_CHARGING_CURRENT_DEFAULT / 1000.0f;
 80034d2:	4b40      	ldr	r3, [pc, #256]	@ (80035d4 <fuel_gauge_init+0x150>)
 80034d4:	f04f 4284 	mov.w	r2, #1107296256	@ 0x42000000
 80034d8:	601a      	str	r2, [r3, #0]
	term_charge_current = max_charge_current / 10.f;
 80034da:	4b3e      	ldr	r3, [pc, #248]	@ (80035d4 <fuel_gauge_init+0x150>)
 80034dc:	ed93 7a00 	vldr	s14, [r3]
 80034e0:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80034e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034e8:	4b3b      	ldr	r3, [pc, #236]	@ (80035d8 <fuel_gauge_init+0x154>)
 80034ea:	edc3 7a00 	vstr	s15, [r3]

	nrf_fuel_gauge_init(&parameters, NULL);
 80034ee:	f107 031c 	add.w	r3, r7, #28
 80034f2:	2100      	movs	r1, #0
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7fe fe75 	bl	80021e4 <nrf_fuel_gauge_init>

	Ref_tick = HAL_GetTick();			// WRC Get the Time in Ticks since boot for 1st Fuel Gauge Read
 80034fa:	f001 f8a9 	bl	8004650 <HAL_GetTick>
 80034fe:	4603      	mov	r3, r0
 8003500:	461a      	mov	r2, r3
 8003502:	4b36      	ldr	r3, [pc, #216]	@ (80035dc <fuel_gauge_init+0x158>)
 8003504:	601a      	str	r2, [r3, #0]

	npmx_err = npmx_charger_charging_current_get(charger_instance, &charge_current_limit_uA);
 8003506:	f107 0310 	add.w	r3, r7, #16
 800350a:	4619      	mov	r1, r3
 800350c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800350e:	f006 fcd3 	bl	8009eb8 <npmx_charger_charging_current_get>
 8003512:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (npmx_err != NPMX_SUCCESS) {
 8003514:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003516:	4a32      	ldr	r2, [pc, #200]	@ (80035e0 <fuel_gauge_init+0x15c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d001      	beq.n	8003520 <fuel_gauge_init+0x9c>
		return NPMX_ERROR_NOT_SUPPORTED;			//WRC need to figure out what to return if not -EIO
 800351c:	4b31      	ldr	r3, [pc, #196]	@ (80035e4 <fuel_gauge_init+0x160>)
 800351e:	e052      	b.n	80035c6 <fuel_gauge_init+0x142>
	}

	npmx_err = npmx_charger_termination_current_get(charger_instance, &iterm);
 8003520:	f107 0318 	add.w	r3, r7, #24
 8003524:	4619      	mov	r1, r3
 8003526:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003528:	f006 fdd0 	bl	800a0cc <npmx_charger_termination_current_get>
 800352c:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (npmx_err != NPMX_SUCCESS) {
 800352e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003530:	4a2b      	ldr	r2, [pc, #172]	@ (80035e0 <fuel_gauge_init+0x15c>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d001      	beq.n	800353a <fuel_gauge_init+0xb6>
		return NPMX_ERROR_NOT_SUPPORTED;			//WRC need to figure out what to return if not -EIO
 8003536:	4b2b      	ldr	r3, [pc, #172]	@ (80035e4 <fuel_gauge_init+0x160>)
 8003538:	e045      	b.n	80035c6 <fuel_gauge_init+0x142>
	}

	if (!npmx_charger_iterm_convert_to_pct(iterm, &iterm_pct)) {
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	f107 0214 	add.w	r2, r7, #20
 8003540:	4611      	mov	r1, r2
 8003542:	4618      	mov	r0, r3
 8003544:	f006 fbd0 	bl	8009ce8 <npmx_charger_iterm_convert_to_pct>
 8003548:	4603      	mov	r3, r0
 800354a:	f083 0301 	eor.w	r3, r3, #1
 800354e:	b2db      	uxtb	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d001      	beq.n	8003558 <fuel_gauge_init+0xd4>
		return NPMX_ERROR_NOT_SUPPORTED;			//WRC need to figure out what to return if not -EIO
 8003554:	4b23      	ldr	r3, [pc, #140]	@ (80035e4 <fuel_gauge_init+0x160>)
 8003556:	e036      	b.n	80035c6 <fuel_gauge_init+0x142>
	}

	charge_current_limit = (float)charge_current_limit_uA / 1000000.f;
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	ee07 3a90 	vmov	s15, r3
 800355e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003562:	eddf 6a21 	vldr	s13, [pc, #132]	@ 80035e8 <fuel_gauge_init+0x164>
 8003566:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800356a:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	term_current = charge_current_limit * (float)iterm_pct / 100.f;
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	ee07 3a90 	vmov	s15, r3
 8003574:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003578:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800357c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003580:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 80035ec <fuel_gauge_init+0x168>
 8003584:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003588:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	ret = nrf_fuel_gauge_ext_state_update(NRF_FUEL_GAUGE_EXT_STATE_INFO_CHARGE_CURRENT_LIMIT,
					      &(union nrf_fuel_gauge_ext_state_info_data){
 800358c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800358e:	60fb      	str	r3, [r7, #12]
	ret = nrf_fuel_gauge_ext_state_update(NRF_FUEL_GAUGE_EXT_STATE_INFO_CHARGE_CURRENT_LIMIT,
 8003590:	f107 030c 	add.w	r3, r7, #12
 8003594:	4619      	mov	r1, r3
 8003596:	2005      	movs	r0, #5
 8003598:	f7fe ff5c 	bl	8002454 <nrf_fuel_gauge_ext_state_update>
 800359c:	6438      	str	r0, [r7, #64]	@ 0x40
						      .charge_current_limit = charge_current_limit});
	if (ret < 0) {
 800359e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	da01      	bge.n	80035a8 <fuel_gauge_init+0x124>
		return ret;
 80035a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a6:	e00e      	b.n	80035c6 <fuel_gauge_init+0x142>
	}

	ret = nrf_fuel_gauge_ext_state_update(NRF_FUEL_GAUGE_EXT_STATE_INFO_TERM_CURRENT,
					      &(union nrf_fuel_gauge_ext_state_info_data){
 80035a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035aa:	60bb      	str	r3, [r7, #8]
	ret = nrf_fuel_gauge_ext_state_update(NRF_FUEL_GAUGE_EXT_STATE_INFO_TERM_CURRENT,
 80035ac:	f107 0308 	add.w	r3, r7, #8
 80035b0:	4619      	mov	r1, r3
 80035b2:	2006      	movs	r0, #6
 80035b4:	f7fe ff4e 	bl	8002454 <nrf_fuel_gauge_ext_state_update>
 80035b8:	6438      	str	r0, [r7, #64]	@ 0x40
						      .charge_term_current = term_current});
	if (ret < 0) {
 80035ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035bc:	2b00      	cmp	r3, #0
 80035be:	da01      	bge.n	80035c4 <fuel_gauge_init+0x140>
		return ret;
 80035c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035c2:	e000      	b.n	80035c6 <fuel_gauge_init+0x142>
	}

	return 0;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3748      	adds	r7, #72	@ 0x48
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	0800e264 	.word	0x0800e264
 80035d4:	20000230 	.word	0x20000230
 80035d8:	20000234 	.word	0x20000234
 80035dc:	20000238 	.word	0x20000238
 80035e0:	2bad0000 	.word	0x2bad0000
 80035e4:	2bad0004 	.word	0x2bad0004
 80035e8:	49742400 	.word	0x49742400
 80035ec:	42c80000 	.word	0x42c80000

080035f0 <fuel_gauge_update>:

int fuel_gauge_update(npmx_instance_t *const p_pm)
{
 80035f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035f4:	b098      	sub	sp, #96	@ 0x60
 80035f6:	af0a      	add	r7, sp, #40	@ 0x28
 80035f8:	6178      	str	r0, [r7, #20]
	float tte;
	float ttf;
	float delta;
	int ret;

	ret = process_vbus_state(p_pm);
 80035fa:	6978      	ldr	r0, [r7, #20]
 80035fc:	f7ff feac 	bl	8003358 <process_vbus_state>
 8003600:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret < 0) {
 8003602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003604:	2b00      	cmp	r3, #0
 8003606:	da04      	bge.n	8003612 <fuel_gauge_update+0x22>
		printf("Error: Could not process VBUS state. \n");
 8003608:	4844      	ldr	r0, [pc, #272]	@ (800371c <fuel_gauge_update+0x12c>)
 800360a:	f008 f941 	bl	800b890 <puts>
		return ret;
 800360e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003610:	e07e      	b.n	8003710 <fuel_gauge_update+0x120>
	}

	ret = process_charger_state(p_pm);
 8003612:	6978      	ldr	r0, [r7, #20]
 8003614:	f7ff fed2 	bl	80033bc <process_charger_state>
 8003618:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret < 0) {
 800361a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800361c:	2b00      	cmp	r3, #0
 800361e:	da04      	bge.n	800362a <fuel_gauge_update+0x3a>
		printf("Error: Could not process charger state. \n");
 8003620:	483f      	ldr	r0, [pc, #252]	@ (8003720 <fuel_gauge_update+0x130>)
 8003622:	f008 f935 	bl	800b890 <puts>
		return ret;
 8003626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003628:	e072      	b.n	8003710 <fuel_gauge_update+0x120>
	}

	ret = read_pmic(p_pm, &voltage, &current, &temp);
 800362a:	f107 0318 	add.w	r3, r7, #24
 800362e:	f107 021c 	add.w	r2, r7, #28
 8003632:	f107 0120 	add.w	r1, r7, #32
 8003636:	6978      	ldr	r0, [r7, #20]
 8003638:	f7ff fe22 	bl	8003280 <read_pmic>
 800363c:	6378      	str	r0, [r7, #52]	@ 0x34
	if (ret < 0) {
 800363e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003640:	2b00      	cmp	r3, #0
 8003642:	da04      	bge.n	800364e <fuel_gauge_update+0x5e>
		printf("Error: Could not read data from charger device. \n");
 8003644:	4837      	ldr	r0, [pc, #220]	@ (8003724 <fuel_gauge_update+0x134>)
 8003646:	f008 f923 	bl	800b890 <puts>
		return ret;
 800364a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800364c:	e060      	b.n	8003710 <fuel_gauge_update+0x120>
	}

	delta = (float)getDeltatimeTicks(Ref_tick);		//WRC Get the delta in system time
 800364e:	4b36      	ldr	r3, [pc, #216]	@ (8003728 <fuel_gauge_update+0x138>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f7ff fdfe 	bl	8003254 <getDeltatimeTicks>
 8003658:	ee07 0a90 	vmov	s15, r0
 800365c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003660:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	// Convert the tick difference to milliseconds
	// This calculation avoids overflow for reasonable time spans.
	printf("Delta %.5f \n",delta);
 8003664:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003666:	f7ff f92f 	bl	80028c8 <__aeabi_f2d>
 800366a:	4602      	mov	r2, r0
 800366c:	460b      	mov	r3, r1
 800366e:	482f      	ldr	r0, [pc, #188]	@ (800372c <fuel_gauge_update+0x13c>)
 8003670:	f008 f8a6 	bl	800b7c0 <iprintf>

	soc = nrf_fuel_gauge_process(voltage, current, temp, delta, NULL);
 8003674:	edd7 7a08 	vldr	s15, [r7, #32]
 8003678:	ed97 7a07 	vldr	s14, [r7, #28]
 800367c:	edd7 6a06 	vldr	s13, [r7, #24]
 8003680:	2000      	movs	r0, #0
 8003682:	edd7 1a0c 	vldr	s3, [r7, #48]	@ 0x30
 8003686:	eeb0 1a66 	vmov.f32	s2, s13
 800368a:	eef0 0a47 	vmov.f32	s1, s14
 800368e:	eeb0 0a67 	vmov.f32	s0, s15
 8003692:	f7fe fe11 	bl	80022b8 <nrf_fuel_gauge_process>
 8003696:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
	tte = nrf_fuel_gauge_tte_get();
 800369a:	f7fe feb1 	bl	8002400 <nrf_fuel_gauge_tte_get>
 800369e:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	ttf = nrf_fuel_gauge_ttf_get();
 80036a2:	f7fe feb3 	bl	800240c <nrf_fuel_gauge_ttf_get>
 80036a6:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

	printf("V: %.3f, I: %.3f, T: %.2f, SoC: %.2f, TTE: %.0f, TTF: %.0f \n", (double)voltage, (double)current,
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7ff f90b 	bl	80028c8 <__aeabi_f2d>
 80036b2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7ff f905 	bl	80028c8 <__aeabi_f2d>
 80036be:	4604      	mov	r4, r0
 80036c0:	460d      	mov	r5, r1
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff f8ff 	bl	80028c8 <__aeabi_f2d>
 80036ca:	4680      	mov	r8, r0
 80036cc:	4689      	mov	r9, r1
 80036ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80036d0:	f7ff f8fa 	bl	80028c8 <__aeabi_f2d>
 80036d4:	4682      	mov	sl, r0
 80036d6:	468b      	mov	fp, r1
 80036d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80036da:	f7ff f8f5 	bl	80028c8 <__aeabi_f2d>
 80036de:	e9c7 0100 	strd	r0, r1, [r7]
 80036e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036e4:	f7ff f8f0 	bl	80028c8 <__aeabi_f2d>
 80036e8:	4602      	mov	r2, r0
 80036ea:	460b      	mov	r3, r1
 80036ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80036f0:	ed97 7b00 	vldr	d7, [r7]
 80036f4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80036f8:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80036fc:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003700:	e9cd 4500 	strd	r4, r5, [sp]
 8003704:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003708:	4809      	ldr	r0, [pc, #36]	@ (8003730 <fuel_gauge_update+0x140>)
 800370a:	f008 f859 	bl	800b7c0 <iprintf>
		(double)temp, (double)soc, (double)tte, (double)ttf);

	return 0;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3738      	adds	r7, #56	@ 0x38
 8003714:	46bd      	mov	sp, r7
 8003716:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800371a:	bf00      	nop
 800371c:	0800def0 	.word	0x0800def0
 8003720:	0800df18 	.word	0x0800df18
 8003724:	0800df44 	.word	0x0800df44
 8003728:	20000238 	.word	0x20000238
 800372c:	0800df78 	.word	0x0800df78
 8003730:	0800df88 	.word	0x0800df88

08003734 <my_npmx_initialization_function>:
static npmx_error_t my_i2c_write_function(void * p_context, uint32_t register_address, uint8_t * p_data, size_t num_of_bytes);
static npmx_error_t my_i2c_read_function(void * p_context, uint32_t register_address, uint8_t * p_data, size_t num_of_bytes);


static void my_npmx_initialization_function(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
	//Associate the I2C Read and Write to backend data structure used in npmx drivers
    npm1300_backend.p_read = my_i2c_read_function;
 800373a:	4b0a      	ldr	r3, [pc, #40]	@ (8003764 <my_npmx_initialization_function+0x30>)
 800373c:	4a0a      	ldr	r2, [pc, #40]	@ (8003768 <my_npmx_initialization_function+0x34>)
 800373e:	605a      	str	r2, [r3, #4]
    npm1300_backend.p_write = my_i2c_write_function;
 8003740:	4b08      	ldr	r3, [pc, #32]	@ (8003764 <my_npmx_initialization_function+0x30>)
 8003742:	4a0a      	ldr	r2, [pc, #40]	@ (800376c <my_npmx_initialization_function+0x38>)
 8003744:	601a      	str	r2, [r3, #0]
    npm1300_backend.p_context = NULL; // Optional context for our use
 8003746:	4b07      	ldr	r3, [pc, #28]	@ (8003764 <my_npmx_initialization_function+0x30>)
 8003748:	2200      	movs	r2, #0
 800374a:	609a      	str	r2, [r3, #8]

    npmx_error_t npmx_err = npmx_core_init(&npm1300_instance, &npm1300_backend, NULL, true);
 800374c:	2301      	movs	r3, #1
 800374e:	2200      	movs	r2, #0
 8003750:	4904      	ldr	r1, [pc, #16]	@ (8003764 <my_npmx_initialization_function+0x30>)
 8003752:	4807      	ldr	r0, [pc, #28]	@ (8003770 <my_npmx_initialization_function+0x3c>)
 8003754:	f006 feb2 	bl	800a4bc <npmx_core_init>
 8003758:	6078      	str	r0, [r7, #4]
    // TODO: Verify that npmx_err == NPMX_SUCCESS
}
 800375a:	bf00      	nop
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000310 	.word	0x20000310
 8003768:	08003ab9 	.word	0x08003ab9
 800376c:	080039a9 	.word	0x080039a9
 8003770:	2000023c 	.word	0x2000023c

08003774 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  pmic_interrupt = true;
 8003778:	4b19      	ldr	r3, [pc, #100]	@ (80037e0 <main+0x6c>)
 800377a:	2201      	movs	r2, #1
 800377c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800377e:	f000 ff01 	bl	8004584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003782:	f000 f83f 	bl	8003804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003786:	f000 f8cb 	bl	8003920 <MX_GPIO_Init>
  MX_I2C1_Init();
 800378a:	f000 f89b 	bl	80038c4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  my_npmx_initialization_function();		// initialize the nPM1300 core to default values.
 800378e:	f7ff ffd1 	bl	8003734 <my_npmx_initialization_function>

  clear_events();							//Clear all Event Registers
 8003792:	f000 f9d5 	bl	8003b40 <clear_events>
  my_pmic_config();							//Change configuration of PMIC
 8003796:	f000 fbf1 	bl	8003f7c <my_pmic_config>

  if (fuel_gauge_init(&npm1300_instance) < 0) {   //initialize the Fuel Gauge
 800379a:	4812      	ldr	r0, [pc, #72]	@ (80037e4 <main+0x70>)
 800379c:	f7ff fe72 	bl	8003484 <fuel_gauge_init>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	da04      	bge.n	80037b0 <main+0x3c>
 		printf("Fuel gauge initialization failed.\n");
 80037a6:	4810      	ldr	r0, [pc, #64]	@ (80037e8 <main+0x74>)
 80037a8:	f008 f872 	bl	800b890 <puts>
  		return 0;
 80037ac:	2300      	movs	r3, #0
 80037ae:	e015      	b.n	80037dc <main+0x68>
  	}

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80037b0:	f002 feac 	bl	800650c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask01 */
  myTask01Handle = osThreadNew(StartTask01, NULL, &myTask01_attributes);
 80037b4:	4a0d      	ldr	r2, [pc, #52]	@ (80037ec <main+0x78>)
 80037b6:	2100      	movs	r1, #0
 80037b8:	480d      	ldr	r0, [pc, #52]	@ (80037f0 <main+0x7c>)
 80037ba:	f002 fef1 	bl	80065a0 <osThreadNew>
 80037be:	4603      	mov	r3, r0
 80037c0:	4a0c      	ldr	r2, [pc, #48]	@ (80037f4 <main+0x80>)
 80037c2:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80037c4:	4a0c      	ldr	r2, [pc, #48]	@ (80037f8 <main+0x84>)
 80037c6:	2100      	movs	r1, #0
 80037c8:	480c      	ldr	r0, [pc, #48]	@ (80037fc <main+0x88>)
 80037ca:	f002 fee9 	bl	80065a0 <osThreadNew>
 80037ce:	4603      	mov	r3, r0
 80037d0:	4a0b      	ldr	r2, [pc, #44]	@ (8003800 <main+0x8c>)
 80037d2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80037d4:	f002 febe 	bl	8006554 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80037d8:	bf00      	nop
 80037da:	e7fd      	b.n	80037d8 <main+0x64>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 80037dc:	4618      	mov	r0, r3
 80037de:	bd80      	pop	{r7, pc}
 80037e0:	2000031c 	.word	0x2000031c
 80037e4:	2000023c 	.word	0x2000023c
 80037e8:	0800dfe0 	.word	0x0800dfe0
 80037ec:	0800f864 	.word	0x0800f864
 80037f0:	08004169 	.word	0x08004169
 80037f4:	20000374 	.word	0x20000374
 80037f8:	0800f888 	.word	0x0800f888
 80037fc:	080041bd 	.word	0x080041bd
 8003800:	20000378 	.word	0x20000378

08003804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b094      	sub	sp, #80	@ 0x50
 8003808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800380a:	f107 0320 	add.w	r3, r7, #32
 800380e:	2230      	movs	r2, #48	@ 0x30
 8003810:	2100      	movs	r1, #0
 8003812:	4618      	mov	r0, r3
 8003814:	f008 f91c 	bl	800ba50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003818:	f107 030c 	add.w	r3, r7, #12
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	605a      	str	r2, [r3, #4]
 8003822:	609a      	str	r2, [r3, #8]
 8003824:	60da      	str	r2, [r3, #12]
 8003826:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003828:	2300      	movs	r3, #0
 800382a:	60bb      	str	r3, [r7, #8]
 800382c:	4b23      	ldr	r3, [pc, #140]	@ (80038bc <SystemClock_Config+0xb8>)
 800382e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003830:	4a22      	ldr	r2, [pc, #136]	@ (80038bc <SystemClock_Config+0xb8>)
 8003832:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003836:	6413      	str	r3, [r2, #64]	@ 0x40
 8003838:	4b20      	ldr	r3, [pc, #128]	@ (80038bc <SystemClock_Config+0xb8>)
 800383a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003840:	60bb      	str	r3, [r7, #8]
 8003842:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003844:	2300      	movs	r3, #0
 8003846:	607b      	str	r3, [r7, #4]
 8003848:	4b1d      	ldr	r3, [pc, #116]	@ (80038c0 <SystemClock_Config+0xbc>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003850:	4a1b      	ldr	r2, [pc, #108]	@ (80038c0 <SystemClock_Config+0xbc>)
 8003852:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	4b19      	ldr	r3, [pc, #100]	@ (80038c0 <SystemClock_Config+0xbc>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003860:	607b      	str	r3, [r7, #4]
 8003862:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003864:	2302      	movs	r3, #2
 8003866:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003868:	2301      	movs	r3, #1
 800386a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800386c:	2310      	movs	r3, #16
 800386e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003870:	2300      	movs	r3, #0
 8003872:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003874:	f107 0320 	add.w	r3, r7, #32
 8003878:	4618      	mov	r0, r3
 800387a:	f002 f9cf 	bl	8005c1c <HAL_RCC_OscConfig>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d001      	beq.n	8003888 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8003884:	f000 fcaa 	bl	80041dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003888:	230f      	movs	r3, #15
 800388a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800388c:	2300      	movs	r3, #0
 800388e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003890:	2300      	movs	r3, #0
 8003892:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003894:	2300      	movs	r3, #0
 8003896:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003898:	2300      	movs	r3, #0
 800389a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800389c:	f107 030c 	add.w	r3, r7, #12
 80038a0:	2100      	movs	r1, #0
 80038a2:	4618      	mov	r0, r3
 80038a4:	f002 fc32 	bl	800610c <HAL_RCC_ClockConfig>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80038ae:	f000 fc95 	bl	80041dc <Error_Handler>
  }
}
 80038b2:	bf00      	nop
 80038b4:	3750      	adds	r7, #80	@ 0x50
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	40023800 	.word	0x40023800
 80038c0:	40007000 	.word	0x40007000

080038c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80038c8:	4b12      	ldr	r3, [pc, #72]	@ (8003914 <MX_I2C1_Init+0x50>)
 80038ca:	4a13      	ldr	r2, [pc, #76]	@ (8003918 <MX_I2C1_Init+0x54>)
 80038cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80038ce:	4b11      	ldr	r3, [pc, #68]	@ (8003914 <MX_I2C1_Init+0x50>)
 80038d0:	4a12      	ldr	r2, [pc, #72]	@ (800391c <MX_I2C1_Init+0x58>)
 80038d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80038d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003914 <MX_I2C1_Init+0x50>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80038da:	4b0e      	ldr	r3, [pc, #56]	@ (8003914 <MX_I2C1_Init+0x50>)
 80038dc:	2200      	movs	r2, #0
 80038de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80038e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003914 <MX_I2C1_Init+0x50>)
 80038e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80038e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80038e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003914 <MX_I2C1_Init+0x50>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80038ee:	4b09      	ldr	r3, [pc, #36]	@ (8003914 <MX_I2C1_Init+0x50>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80038f4:	4b07      	ldr	r3, [pc, #28]	@ (8003914 <MX_I2C1_Init+0x50>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80038fa:	4b06      	ldr	r3, [pc, #24]	@ (8003914 <MX_I2C1_Init+0x50>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003900:	4804      	ldr	r0, [pc, #16]	@ (8003914 <MX_I2C1_Init+0x50>)
 8003902:	f001 f991 	bl	8004c28 <HAL_I2C_Init>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800390c:	f000 fc66 	bl	80041dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003910:	bf00      	nop
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20000320 	.word	0x20000320
 8003918:	40005400 	.word	0x40005400
 800391c:	000186a0 	.word	0x000186a0

08003920 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b088      	sub	sp, #32
 8003924:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003926:	f107 030c 	add.w	r3, r7, #12
 800392a:	2200      	movs	r2, #0
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	605a      	str	r2, [r3, #4]
 8003930:	609a      	str	r2, [r3, #8]
 8003932:	60da      	str	r2, [r3, #12]
 8003934:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003936:	2300      	movs	r3, #0
 8003938:	60bb      	str	r3, [r7, #8]
 800393a:	4b19      	ldr	r3, [pc, #100]	@ (80039a0 <MX_GPIO_Init+0x80>)
 800393c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393e:	4a18      	ldr	r2, [pc, #96]	@ (80039a0 <MX_GPIO_Init+0x80>)
 8003940:	f043 0301 	orr.w	r3, r3, #1
 8003944:	6313      	str	r3, [r2, #48]	@ 0x30
 8003946:	4b16      	ldr	r3, [pc, #88]	@ (80039a0 <MX_GPIO_Init+0x80>)
 8003948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	60bb      	str	r3, [r7, #8]
 8003950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003952:	2300      	movs	r3, #0
 8003954:	607b      	str	r3, [r7, #4]
 8003956:	4b12      	ldr	r3, [pc, #72]	@ (80039a0 <MX_GPIO_Init+0x80>)
 8003958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395a:	4a11      	ldr	r2, [pc, #68]	@ (80039a0 <MX_GPIO_Init+0x80>)
 800395c:	f043 0302 	orr.w	r3, r3, #2
 8003960:	6313      	str	r3, [r2, #48]	@ 0x30
 8003962:	4b0f      	ldr	r3, [pc, #60]	@ (80039a0 <MX_GPIO_Init+0x80>)
 8003964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	607b      	str	r3, [r7, #4]
 800396c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800396e:	2308      	movs	r3, #8
 8003970:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003972:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003976:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003978:	2302      	movs	r3, #2
 800397a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800397c:	f107 030c 	add.w	r3, r7, #12
 8003980:	4619      	mov	r1, r3
 8003982:	4808      	ldr	r0, [pc, #32]	@ (80039a4 <MX_GPIO_Init+0x84>)
 8003984:	f000 ffb4 	bl	80048f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8003988:	2200      	movs	r2, #0
 800398a:	2100      	movs	r1, #0
 800398c:	2009      	movs	r0, #9
 800398e:	f000 ff6a 	bl	8004866 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003992:	2009      	movs	r0, #9
 8003994:	f000 ff83 	bl	800489e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003998:	bf00      	nop
 800399a:	3720      	adds	r7, #32
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	40023800 	.word	0x40023800
 80039a4:	40020000 	.word	0x40020000

080039a8 <my_i2c_write_function>:

/* USER CODE BEGIN 4 */
npmx_error_t my_i2c_write_function(void * p_context, uint32_t register_address, uint8_t * p_data, size_t num_of_bytes)
{
 80039a8:	b590      	push	{r4, r7, lr}
 80039aa:	b0c9      	sub	sp, #292	@ 0x124
 80039ac:	af02      	add	r7, sp, #8
 80039ae:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 80039b2:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 80039b6:	6020      	str	r0, [r4, #0]
 80039b8:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 80039bc:	f5a0 7088 	sub.w	r0, r0, #272	@ 0x110
 80039c0:	6001      	str	r1, [r0, #0]
 80039c2:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80039c6:	f5a1 718a 	sub.w	r1, r1, #276	@ 0x114
 80039ca:	600a      	str	r2, [r1, #0]
 80039cc:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80039d0:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80039d4:	6013      	str	r3, [r2, #0]
	   uint8_t tx_buffer[ I2C_BUF_SIZE ] = { 0 };
 80039d6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80039da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80039de:	4618      	mov	r0, r3
 80039e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039e4:	461a      	mov	r2, r3
 80039e6:	2100      	movs	r1, #0
 80039e8:	f008 f832 	bl	800ba50 <memset>
	   npmx_error_t ret;
	   HAL_StatusTypeDef stm_ret;

	    tx_buffer[ 0 ] = ( uint8_t ) ( ( register_address >> 8 ) & 0xFF );
 80039ec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80039f0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	0a1b      	lsrs	r3, r3, #8
 80039f8:	b2da      	uxtb	r2, r3
 80039fa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80039fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003a02:	701a      	strb	r2, [r3, #0]
	    tx_buffer[ 1 ] = ( uint8_t ) ( register_address & 0xFF );
 8003a04:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003a08:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	b2da      	uxtb	r2, r3
 8003a10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003a14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003a18:	705a      	strb	r2, [r3, #1]

	    for ( uint8_t cnt = 0; cnt < num_of_bytes; cnt++ )
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 8003a20:	e015      	b.n	8003a4e <my_i2c_write_function+0xa6>
	    {
	        tx_buffer[ cnt + 2 ] = p_data[ cnt ];
 8003a22:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003a26:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8003a2a:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8003a2e:	6812      	ldr	r2, [r2, #0]
 8003a30:	441a      	add	r2, r3
 8003a32:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003a36:	3302      	adds	r3, #2
 8003a38:	7811      	ldrb	r1, [r2, #0]
 8003a3a:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8003a3e:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003a42:	54d1      	strb	r1, [r2, r3]
	    for ( uint8_t cnt = 0; cnt < num_of_bytes; cnt++ )
 8003a44:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003a48:	3301      	adds	r3, #1
 8003a4a:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
 8003a4e:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003a52:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8003a56:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8003a5a:	6812      	ldr	r2, [r2, #0]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d8e0      	bhi.n	8003a22 <my_i2c_write_function+0x7a>
	    }
	    stm_ret = HAL_I2C_Master_Transmit(&hi2c1, NPM13xx_ADDR << 1,tx_buffer,num_of_bytes+2, TIMEOUT );
 8003a60:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003a64:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3302      	adds	r3, #2
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	f107 0210 	add.w	r2, r7, #16
 8003a74:	f04f 31ff 	mov.w	r1, #4294967295
 8003a78:	9100      	str	r1, [sp, #0]
 8003a7a:	21d6      	movs	r1, #214	@ 0xd6
 8003a7c:	480b      	ldr	r0, [pc, #44]	@ (8003aac <my_i2c_write_function+0x104>)
 8003a7e:	f001 fa17 	bl	8004eb0 <HAL_I2C_Master_Transmit>
 8003a82:	4603      	mov	r3, r0
 8003a84:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

		if (stm_ret != HAL_OK)
 8003a88:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <my_i2c_write_function+0xf0>
				ret=NPMX_ERROR_INVALID_PARAM;
 8003a90:	4b07      	ldr	r3, [pc, #28]	@ (8003ab0 <my_i2c_write_function+0x108>)
 8003a92:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8003a96:	e002      	b.n	8003a9e <my_i2c_write_function+0xf6>
		else
				ret=NPMX_SUCCESS;
 8003a98:	4b06      	ldr	r3, [pc, #24]	@ (8003ab4 <my_i2c_write_function+0x10c>)
 8003a9a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

	    return ret;
 8003a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114

}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd90      	pop	{r4, r7, pc}
 8003aac:	20000320 	.word	0x20000320
 8003ab0:	2bad0001 	.word	0x2bad0001
 8003ab4:	2bad0000 	.word	0x2bad0000

08003ab8 <my_i2c_read_function>:
npmx_error_t my_i2c_read_function(void * p_context, uint32_t register_address, uint8_t * p_data, size_t num_of_bytes)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af02      	add	r7, sp, #8
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
 8003ac4:	603b      	str	r3, [r7, #0]
    uint8_t rx_buffer[ 2 ] = { 0 };
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	823b      	strh	r3, [r7, #16]
    npmx_error_t ret;
    HAL_StatusTypeDef stm_ret;

    rx_buffer[ 0 ] = ( uint8_t ) ( ( register_address >> 8 ) & 0xFF );
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	0a1b      	lsrs	r3, r3, #8
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	743b      	strb	r3, [r7, #16]
    rx_buffer[ 1 ] = ( uint8_t ) ( register_address & 0xFF );
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	747b      	strb	r3, [r7, #17]

    stm_ret = HAL_I2C_Master_Transmit(&hi2c1, NPM13xx_ADDR << 1,rx_buffer,2, TIMEOUT);
 8003ad8:	f107 0210 	add.w	r2, r7, #16
 8003adc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	21d6      	movs	r1, #214	@ 0xd6
 8003ae6:	4813      	ldr	r0, [pc, #76]	@ (8003b34 <my_i2c_read_function+0x7c>)
 8003ae8:	f001 f9e2 	bl	8004eb0 <HAL_I2C_Master_Transmit>
 8003aec:	4603      	mov	r3, r0
 8003aee:	74fb      	strb	r3, [r7, #19]
	if (stm_ret != HAL_OK)
 8003af0:	7cfb      	ldrb	r3, [r7, #19]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d002      	beq.n	8003afc <my_i2c_read_function+0x44>
			ret=NPMX_ERROR_INVALID_PARAM;
 8003af6:	4b10      	ldr	r3, [pc, #64]	@ (8003b38 <my_i2c_read_function+0x80>)
 8003af8:	617b      	str	r3, [r7, #20]
 8003afa:	e001      	b.n	8003b00 <my_i2c_read_function+0x48>
	else
			ret=NPMX_SUCCESS;
 8003afc:	4b0f      	ldr	r3, [pc, #60]	@ (8003b3c <my_i2c_read_function+0x84>)
 8003afe:	617b      	str	r3, [r7, #20]

    stm_ret = HAL_I2C_Master_Receive(&hi2c1,NPM13xx_ADDR<< 1, p_data, num_of_bytes, TIMEOUT);
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	f04f 32ff 	mov.w	r2, #4294967295
 8003b08:	9200      	str	r2, [sp, #0]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	21d6      	movs	r1, #214	@ 0xd6
 8003b0e:	4809      	ldr	r0, [pc, #36]	@ (8003b34 <my_i2c_read_function+0x7c>)
 8003b10:	f001 facc 	bl	80050ac <HAL_I2C_Master_Receive>
 8003b14:	4603      	mov	r3, r0
 8003b16:	74fb      	strb	r3, [r7, #19]
	if (stm_ret != HAL_OK)
 8003b18:	7cfb      	ldrb	r3, [r7, #19]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d002      	beq.n	8003b24 <my_i2c_read_function+0x6c>
			ret=NPMX_ERROR_INVALID_PARAM;
 8003b1e:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <my_i2c_read_function+0x80>)
 8003b20:	617b      	str	r3, [r7, #20]
 8003b22:	e001      	b.n	8003b28 <my_i2c_read_function+0x70>
	else
			ret=NPMX_SUCCESS;
 8003b24:	4b05      	ldr	r3, [pc, #20]	@ (8003b3c <my_i2c_read_function+0x84>)
 8003b26:	617b      	str	r3, [r7, #20]


    return ret;
 8003b28:	697b      	ldr	r3, [r7, #20]
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	20000320 	.word	0x20000320
 8003b38:	2bad0001 	.word	0x2bad0001
 8003b3c:	2bad0000 	.word	0x2bad0000

08003b40 <clear_events>:

void clear_events(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
	npmx_error_t npmx_err;
	printf("clearing Interrupts \n");
 8003b46:	480b      	ldr	r0, [pc, #44]	@ (8003b74 <clear_events+0x34>)
 8003b48:	f007 fea2 	bl	800b890 <puts>

	// Clear all events before enabling interrupts, just in case other interrupt source was configured before.
	for (uint32_t i = 0; i < NPMX_EVENT_GROUP_COUNT; i++) {
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	607b      	str	r3, [r7, #4]
 8003b50:	e008      	b.n	8003b64 <clear_events+0x24>
	        npmx_err = npmx_core_event_interrupt_disable(&npm1300_instance, (npmx_event_group_t)i, NPMX_EVENT_GROUP_ALL_EVENTS_MASK);
 8003b52:	22ff      	movs	r2, #255	@ 0xff
 8003b54:	6879      	ldr	r1, [r7, #4]
 8003b56:	4808      	ldr	r0, [pc, #32]	@ (8003b78 <clear_events+0x38>)
 8003b58:	f006 fef2 	bl	800a940 <npmx_core_event_interrupt_disable>
 8003b5c:	6038      	str	r0, [r7, #0]
	for (uint32_t i = 0; i < NPMX_EVENT_GROUP_COUNT; i++) {
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3301      	adds	r3, #1
 8003b62:	607b      	str	r3, [r7, #4]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b07      	cmp	r3, #7
 8003b68:	d9f3      	bls.n	8003b52 <clear_events+0x12>
	    }
}
 8003b6a:	bf00      	nop
 8003b6c:	bf00      	nop
 8003b6e:	3708      	adds	r7, #8
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	0800e004 	.word	0x0800e004
 8003b78:	2000023c 	.word	0x2000023c

08003b7c <register_state_change>:
 * @brief Function for registering the new event received from PMIC device.
 *
 * @param[in] event New event type.
 */
static void register_state_change(enum npm1300_charger_event_t event)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	71fb      	strb	r3, [r7, #7]
	static enum npm1300_state_t state = APP_STATE_BATTERY_DISCONNECTED;

	switch (event) {
 8003b86:	79fb      	ldrb	r3, [r7, #7]
 8003b88:	2b09      	cmp	r3, #9
 8003b8a:	f200 80f5 	bhi.w	8003d78 <register_state_change+0x1fc>
 8003b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b94 <register_state_change+0x18>)
 8003b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b94:	08003bbd 	.word	0x08003bbd
 8003b98:	08003c0f 	.word	0x08003c0f
 8003b9c:	08003c5b 	.word	0x08003c5b
 8003ba0:	08003c97 	.word	0x08003c97
 8003ba4:	08003ccd 	.word	0x08003ccd
 8003ba8:	08003cfb 	.word	0x08003cfb
 8003bac:	08003d19 	.word	0x08003d19
 8003bb0:	08003d2f 	.word	0x08003d2f
 8003bb4:	08003d45 	.word	0x08003d45
 8003bb8:	08003d5b 	.word	0x08003d5b
	case APP_CHARGER_EVENT_BATTERY_DETECTED:
		if (state == APP_STATE_BATTERY_DISCONNECTED) {
 8003bbc:	4b7d      	ldr	r3, [pc, #500]	@ (8003db4 <register_state_change+0x238>)
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d105      	bne.n	8003bd0 <register_state_change+0x54>
			state = APP_STATE_BATTERY_CONNECTED;
 8003bc4:	4b7b      	ldr	r3, [pc, #492]	@ (8003db4 <register_state_change+0x238>)
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	701a      	strb	r2, [r3, #0]
			printf("State: BATTERY_CONNECTED. \n");
 8003bca:	487b      	ldr	r0, [pc, #492]	@ (8003db8 <register_state_change+0x23c>)
 8003bcc:	f007 fe60 	bl	800b890 <puts>
		}

		if (state == APP_STATE_VBUS_CONNECTED_BATTERY_DISCONNECTED) {
 8003bd0:	4b78      	ldr	r3, [pc, #480]	@ (8003db4 <register_state_change+0x238>)
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d105      	bne.n	8003be4 <register_state_change+0x68>
			state = APP_STATE_VBUS_CONNECTED_BATTERY_CONNECTED;
 8003bd8:	4b76      	ldr	r3, [pc, #472]	@ (8003db4 <register_state_change+0x238>)
 8003bda:	2203      	movs	r2, #3
 8003bdc:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_CONNECTED_BATTERY_CONNECTED. \n");
 8003bde:	4877      	ldr	r0, [pc, #476]	@ (8003dbc <register_state_change+0x240>)
 8003be0:	f007 fe56 	bl	800b890 <puts>
		}

		if (state == APP_STATE_VBUS_CONNECTED_CHARGING_TRICKE ||
 8003be4:	4b73      	ldr	r3, [pc, #460]	@ (8003db4 <register_state_change+0x238>)
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	2b04      	cmp	r3, #4
 8003bea:	d00c      	beq.n	8003c06 <register_state_change+0x8a>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CC ||
 8003bec:	4b71      	ldr	r3, [pc, #452]	@ (8003db4 <register_state_change+0x238>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
		if (state == APP_STATE_VBUS_CONNECTED_CHARGING_TRICKE ||
 8003bf0:	2b05      	cmp	r3, #5
 8003bf2:	d008      	beq.n	8003c06 <register_state_change+0x8a>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CV ||
 8003bf4:	4b6f      	ldr	r3, [pc, #444]	@ (8003db4 <register_state_change+0x238>)
 8003bf6:	781b      	ldrb	r3, [r3, #0]
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CC ||
 8003bf8:	2b06      	cmp	r3, #6
 8003bfa:	d004      	beq.n	8003c06 <register_state_change+0x8a>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_COMPLETED) {
 8003bfc:	4b6d      	ldr	r3, [pc, #436]	@ (8003db4 <register_state_change+0x238>)
 8003bfe:	781b      	ldrb	r3, [r3, #0]
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CV ||
 8003c00:	2b07      	cmp	r3, #7
 8003c02:	f040 80bf 	bne.w	8003d84 <register_state_change+0x208>
			printf("State: BATTERY_CONNECTED. \n");
 8003c06:	486c      	ldr	r0, [pc, #432]	@ (8003db8 <register_state_change+0x23c>)
 8003c08:	f007 fe42 	bl	800b890 <puts>
		}
		break;
 8003c0c:	e0ba      	b.n	8003d84 <register_state_change+0x208>
	case APP_CHARGER_EVENT_BATTERY_REMOVED:
		if (state == APP_STATE_BATTERY_CONNECTED) {
 8003c0e:	4b69      	ldr	r3, [pc, #420]	@ (8003db4 <register_state_change+0x238>)
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d105      	bne.n	8003c22 <register_state_change+0xa6>
			state = APP_STATE_BATTERY_DISCONNECTED;
 8003c16:	4b67      	ldr	r3, [pc, #412]	@ (8003db4 <register_state_change+0x238>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	701a      	strb	r2, [r3, #0]
			printf("State: BATTERY_DISCONNECTED. \n");
 8003c1c:	4868      	ldr	r0, [pc, #416]	@ (8003dc0 <register_state_change+0x244>)
 8003c1e:	f007 fe37 	bl	800b890 <puts>
		}

		if (state == APP_STATE_VBUS_CONNECTED_BATTERY_CONNECTED ||
 8003c22:	4b64      	ldr	r3, [pc, #400]	@ (8003db4 <register_state_change+0x238>)
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	2b03      	cmp	r3, #3
 8003c28:	d010      	beq.n	8003c4c <register_state_change+0xd0>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_TRICKE ||
 8003c2a:	4b62      	ldr	r3, [pc, #392]	@ (8003db4 <register_state_change+0x238>)
 8003c2c:	781b      	ldrb	r3, [r3, #0]
		if (state == APP_STATE_VBUS_CONNECTED_BATTERY_CONNECTED ||
 8003c2e:	2b04      	cmp	r3, #4
 8003c30:	d00c      	beq.n	8003c4c <register_state_change+0xd0>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CC ||
 8003c32:	4b60      	ldr	r3, [pc, #384]	@ (8003db4 <register_state_change+0x238>)
 8003c34:	781b      	ldrb	r3, [r3, #0]
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_TRICKE ||
 8003c36:	2b05      	cmp	r3, #5
 8003c38:	d008      	beq.n	8003c4c <register_state_change+0xd0>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CV ||
 8003c3a:	4b5e      	ldr	r3, [pc, #376]	@ (8003db4 <register_state_change+0x238>)
 8003c3c:	781b      	ldrb	r3, [r3, #0]
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CC ||
 8003c3e:	2b06      	cmp	r3, #6
 8003c40:	d004      	beq.n	8003c4c <register_state_change+0xd0>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_COMPLETED) {
 8003c42:	4b5c      	ldr	r3, [pc, #368]	@ (8003db4 <register_state_change+0x238>)
 8003c44:	781b      	ldrb	r3, [r3, #0]
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CV ||
 8003c46:	2b07      	cmp	r3, #7
 8003c48:	f040 809e 	bne.w	8003d88 <register_state_change+0x20c>
			state = APP_STATE_VBUS_CONNECTED_BATTERY_DISCONNECTED;
 8003c4c:	4b59      	ldr	r3, [pc, #356]	@ (8003db4 <register_state_change+0x238>)
 8003c4e:	2202      	movs	r2, #2
 8003c50:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_CONNECTED_BATTERY_DISCONNECTED. \n");
 8003c52:	485c      	ldr	r0, [pc, #368]	@ (8003dc4 <register_state_change+0x248>)
 8003c54:	f007 fe1c 	bl	800b890 <puts>
		}
		break;
 8003c58:	e096      	b.n	8003d88 <register_state_change+0x20c>
	case APP_CHARGER_EVENT_VBUS_DETECTED:
		if (state == APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING ||
 8003c5a:	4b56      	ldr	r3, [pc, #344]	@ (8003db4 <register_state_change+0x238>)
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	2b08      	cmp	r3, #8
 8003c60:	d007      	beq.n	8003c72 <register_state_change+0xf6>
		    state == APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING_ALERT1 ||
 8003c62:	4b54      	ldr	r3, [pc, #336]	@ (8003db4 <register_state_change+0x238>)
 8003c64:	781b      	ldrb	r3, [r3, #0]
		if (state == APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING ||
 8003c66:	2b09      	cmp	r3, #9
 8003c68:	d003      	beq.n	8003c72 <register_state_change+0xf6>
		    state == APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING_ALERT2) {
 8003c6a:	4b52      	ldr	r3, [pc, #328]	@ (8003db4 <register_state_change+0x238>)
 8003c6c:	781b      	ldrb	r3, [r3, #0]
		    state == APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING_ALERT1 ||
 8003c6e:	2b0a      	cmp	r3, #10
 8003c70:	d105      	bne.n	8003c7e <register_state_change+0x102>
			state = APP_STATE_VBUS_CONNECTED_BATTERY_CONNECTED;
 8003c72:	4b50      	ldr	r3, [pc, #320]	@ (8003db4 <register_state_change+0x238>)
 8003c74:	2203      	movs	r2, #3
 8003c76:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_CONNECTED_BATTERY_CONNECTED. \n");
 8003c78:	4850      	ldr	r0, [pc, #320]	@ (8003dbc <register_state_change+0x240>)
 8003c7a:	f007 fe09 	bl	800b890 <puts>
		}
		if (state == APP_STATE_BATTERY_DISCONNECTED) {
 8003c7e:	4b4d      	ldr	r3, [pc, #308]	@ (8003db4 <register_state_change+0x238>)
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f040 8082 	bne.w	8003d8c <register_state_change+0x210>
			state = APP_STATE_VBUS_CONNECTED_BATTERY_DISCONNECTED;
 8003c88:	4b4a      	ldr	r3, [pc, #296]	@ (8003db4 <register_state_change+0x238>)
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_CONNECTED_BATTERY_DISCONNECTED. \n");
 8003c8e:	484d      	ldr	r0, [pc, #308]	@ (8003dc4 <register_state_change+0x248>)
 8003c90:	f007 fdfe 	bl	800b890 <puts>
		}
		break;
 8003c94:	e07a      	b.n	8003d8c <register_state_change+0x210>
	case APP_CHARGER_EVENT_VBUS_REMOVED:
		if (state == APP_STATE_VBUS_CONNECTED_CHARGING_TRICKE ||
 8003c96:	4b47      	ldr	r3, [pc, #284]	@ (8003db4 <register_state_change+0x238>)
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	2b04      	cmp	r3, #4
 8003c9c:	d00f      	beq.n	8003cbe <register_state_change+0x142>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CC ||
 8003c9e:	4b45      	ldr	r3, [pc, #276]	@ (8003db4 <register_state_change+0x238>)
 8003ca0:	781b      	ldrb	r3, [r3, #0]
		if (state == APP_STATE_VBUS_CONNECTED_CHARGING_TRICKE ||
 8003ca2:	2b05      	cmp	r3, #5
 8003ca4:	d00b      	beq.n	8003cbe <register_state_change+0x142>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CV ||
 8003ca6:	4b43      	ldr	r3, [pc, #268]	@ (8003db4 <register_state_change+0x238>)
 8003ca8:	781b      	ldrb	r3, [r3, #0]
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CC ||
 8003caa:	2b06      	cmp	r3, #6
 8003cac:	d007      	beq.n	8003cbe <register_state_change+0x142>
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_COMPLETED ||
 8003cae:	4b41      	ldr	r3, [pc, #260]	@ (8003db4 <register_state_change+0x238>)
 8003cb0:	781b      	ldrb	r3, [r3, #0]
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_CV ||
 8003cb2:	2b07      	cmp	r3, #7
 8003cb4:	d003      	beq.n	8003cbe <register_state_change+0x142>
		    state == APP_STATE_VBUS_CONNECTED_BATTERY_CONNECTED) {
 8003cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8003db4 <register_state_change+0x238>)
 8003cb8:	781b      	ldrb	r3, [r3, #0]
		    state == APP_STATE_VBUS_CONNECTED_CHARGING_COMPLETED ||
 8003cba:	2b03      	cmp	r3, #3
 8003cbc:	d168      	bne.n	8003d90 <register_state_change+0x214>
			state = APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING;
 8003cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8003db4 <register_state_change+0x238>)
 8003cc0:	2208      	movs	r2, #8
 8003cc2:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_NOT_CONNECTED_DISCHARGING. \n");
 8003cc4:	4840      	ldr	r0, [pc, #256]	@ (8003dc8 <register_state_change+0x24c>)
 8003cc6:	f007 fde3 	bl	800b890 <puts>
		}
		break;
 8003cca:	e061      	b.n	8003d90 <register_state_change+0x214>
	case APP_CHARGER_EVENT_CHARGING_TRICKE_STARTED:
		if (state != APP_STATE_VBUS_CONNECTED_CHARGING_TRICKE &&
 8003ccc:	4b39      	ldr	r3, [pc, #228]	@ (8003db4 <register_state_change+0x238>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	2b04      	cmp	r3, #4
 8003cd2:	d05f      	beq.n	8003d94 <register_state_change+0x218>
		    state != APP_STATE_VBUS_CONNECTED_CHARGING_CC &&
 8003cd4:	4b37      	ldr	r3, [pc, #220]	@ (8003db4 <register_state_change+0x238>)
 8003cd6:	781b      	ldrb	r3, [r3, #0]
		if (state != APP_STATE_VBUS_CONNECTED_CHARGING_TRICKE &&
 8003cd8:	2b05      	cmp	r3, #5
 8003cda:	d05b      	beq.n	8003d94 <register_state_change+0x218>
		    state != APP_STATE_VBUS_CONNECTED_CHARGING_CV &&
 8003cdc:	4b35      	ldr	r3, [pc, #212]	@ (8003db4 <register_state_change+0x238>)
 8003cde:	781b      	ldrb	r3, [r3, #0]
		    state != APP_STATE_VBUS_CONNECTED_CHARGING_CC &&
 8003ce0:	2b06      	cmp	r3, #6
 8003ce2:	d057      	beq.n	8003d94 <register_state_change+0x218>
		    state != APP_STATE_VBUS_CONNECTED_CHARGING_COMPLETED) {
 8003ce4:	4b33      	ldr	r3, [pc, #204]	@ (8003db4 <register_state_change+0x238>)
 8003ce6:	781b      	ldrb	r3, [r3, #0]
		    state != APP_STATE_VBUS_CONNECTED_CHARGING_CV &&
 8003ce8:	2b07      	cmp	r3, #7
 8003cea:	d053      	beq.n	8003d94 <register_state_change+0x218>
			state = APP_STATE_VBUS_CONNECTED_CHARGING_TRICKE;
 8003cec:	4b31      	ldr	r3, [pc, #196]	@ (8003db4 <register_state_change+0x238>)
 8003cee:	2204      	movs	r2, #4
 8003cf0:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_CONNECTED_CHARGING_TRICKE. \n");
 8003cf2:	4836      	ldr	r0, [pc, #216]	@ (8003dcc <register_state_change+0x250>)
 8003cf4:	f007 fdcc 	bl	800b890 <puts>
		}
		break;
 8003cf8:	e04c      	b.n	8003d94 <register_state_change+0x218>
	case APP_CHARGER_EVENT_CHARGING_CC_STARTED:
		if (state != APP_STATE_VBUS_CONNECTED_CHARGING_CC &&
 8003cfa:	4b2e      	ldr	r3, [pc, #184]	@ (8003db4 <register_state_change+0x238>)
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	2b05      	cmp	r3, #5
 8003d00:	d04a      	beq.n	8003d98 <register_state_change+0x21c>
		    state != APP_STATE_VBUS_CONNECTED_CHARGING_CV) {
 8003d02:	4b2c      	ldr	r3, [pc, #176]	@ (8003db4 <register_state_change+0x238>)
 8003d04:	781b      	ldrb	r3, [r3, #0]
		if (state != APP_STATE_VBUS_CONNECTED_CHARGING_CC &&
 8003d06:	2b06      	cmp	r3, #6
 8003d08:	d046      	beq.n	8003d98 <register_state_change+0x21c>
			state = APP_STATE_VBUS_CONNECTED_CHARGING_CC;
 8003d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8003db4 <register_state_change+0x238>)
 8003d0c:	2205      	movs	r2, #5
 8003d0e:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_CONNECTED_CHARGING_CC. \n");
 8003d10:	482f      	ldr	r0, [pc, #188]	@ (8003dd0 <register_state_change+0x254>)
 8003d12:	f007 fdbd 	bl	800b890 <puts>
		}
		break;
 8003d16:	e03f      	b.n	8003d98 <register_state_change+0x21c>
	case APP_CHARGER_EVENT_CHARGING_CV_STARTED:
		if (state != APP_STATE_VBUS_CONNECTED_CHARGING_CV) {
 8003d18:	4b26      	ldr	r3, [pc, #152]	@ (8003db4 <register_state_change+0x238>)
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	2b06      	cmp	r3, #6
 8003d1e:	d03d      	beq.n	8003d9c <register_state_change+0x220>
			state = APP_STATE_VBUS_CONNECTED_CHARGING_CV;
 8003d20:	4b24      	ldr	r3, [pc, #144]	@ (8003db4 <register_state_change+0x238>)
 8003d22:	2206      	movs	r2, #6
 8003d24:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_CONNECTED_CHARGING_CV. \n");
 8003d26:	482b      	ldr	r0, [pc, #172]	@ (8003dd4 <register_state_change+0x258>)
 8003d28:	f007 fdb2 	bl	800b890 <puts>
		}
		break;
 8003d2c:	e036      	b.n	8003d9c <register_state_change+0x220>
	case APP_CHARGER_EVENT_CHARGING_COMPLETED:
		if (state != APP_STATE_VBUS_CONNECTED_CHARGING_COMPLETED) {
 8003d2e:	4b21      	ldr	r3, [pc, #132]	@ (8003db4 <register_state_change+0x238>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b07      	cmp	r3, #7
 8003d34:	d034      	beq.n	8003da0 <register_state_change+0x224>
			state = APP_STATE_VBUS_CONNECTED_CHARGING_COMPLETED;
 8003d36:	4b1f      	ldr	r3, [pc, #124]	@ (8003db4 <register_state_change+0x238>)
 8003d38:	2207      	movs	r2, #7
 8003d3a:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_CONNECTED_CHARGING_COMPLETED. \n");
 8003d3c:	4826      	ldr	r0, [pc, #152]	@ (8003dd8 <register_state_change+0x25c>)
 8003d3e:	f007 fda7 	bl	800b890 <puts>
		}
		break;
 8003d42:	e02d      	b.n	8003da0 <register_state_change+0x224>
	case APP_CHARGER_EVENT_BATTERY_LOW_ALERT1:
		if (state == APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING) {
 8003d44:	4b1b      	ldr	r3, [pc, #108]	@ (8003db4 <register_state_change+0x238>)
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	2b08      	cmp	r3, #8
 8003d4a:	d12b      	bne.n	8003da4 <register_state_change+0x228>
			state = APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING_ALERT1;
 8003d4c:	4b19      	ldr	r3, [pc, #100]	@ (8003db4 <register_state_change+0x238>)
 8003d4e:	2209      	movs	r2, #9
 8003d50:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_NOT_CONNECTED_DISCHARGING_ALERT1. \n");
 8003d52:	4822      	ldr	r0, [pc, #136]	@ (8003ddc <register_state_change+0x260>)
 8003d54:	f007 fd9c 	bl	800b890 <puts>
		}
		break;
 8003d58:	e024      	b.n	8003da4 <register_state_change+0x228>
	case APP_CHARGER_EVENT_BATTERY_LOW_ALERT2:
		if (state == APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING ||
 8003d5a:	4b16      	ldr	r3, [pc, #88]	@ (8003db4 <register_state_change+0x238>)
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	2b08      	cmp	r3, #8
 8003d60:	d003      	beq.n	8003d6a <register_state_change+0x1ee>
		    state == APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING_ALERT1) {
 8003d62:	4b14      	ldr	r3, [pc, #80]	@ (8003db4 <register_state_change+0x238>)
 8003d64:	781b      	ldrb	r3, [r3, #0]
		if (state == APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING ||
 8003d66:	2b09      	cmp	r3, #9
 8003d68:	d11e      	bne.n	8003da8 <register_state_change+0x22c>
			state = APP_STATE_VBUS_NOT_CONNECTED_DISCHARGING_ALERT2;
 8003d6a:	4b12      	ldr	r3, [pc, #72]	@ (8003db4 <register_state_change+0x238>)
 8003d6c:	220a      	movs	r2, #10
 8003d6e:	701a      	strb	r2, [r3, #0]
			printf("State: VBUS_NOT_CONNECTED_DISCHARGING_ALERT2. \n");
 8003d70:	481b      	ldr	r0, [pc, #108]	@ (8003de0 <register_state_change+0x264>)
 8003d72:	f007 fd8d 	bl	800b890 <puts>
		}
		break;
 8003d76:	e017      	b.n	8003da8 <register_state_change+0x22c>

	default:
		printf("Unsupported event: %d. \n", event);
 8003d78:	79fb      	ldrb	r3, [r7, #7]
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4819      	ldr	r0, [pc, #100]	@ (8003de4 <register_state_change+0x268>)
 8003d7e:	f007 fd1f 	bl	800b7c0 <iprintf>
		break;
 8003d82:	e012      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003d84:	bf00      	nop
 8003d86:	e010      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003d88:	bf00      	nop
 8003d8a:	e00e      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003d8c:	bf00      	nop
 8003d8e:	e00c      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003d90:	bf00      	nop
 8003d92:	e00a      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003d94:	bf00      	nop
 8003d96:	e008      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003d98:	bf00      	nop
 8003d9a:	e006      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003d9c:	bf00      	nop
 8003d9e:	e004      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003da0:	bf00      	nop
 8003da2:	e002      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003da4:	bf00      	nop
 8003da6:	e000      	b.n	8003daa <register_state_change+0x22e>
		break;
 8003da8:	bf00      	nop
	}
}
 8003daa:	bf00      	nop
 8003dac:	3708      	adds	r7, #8
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	2000037c 	.word	0x2000037c
 8003db8:	0800e01c 	.word	0x0800e01c
 8003dbc:	0800e038 	.word	0x0800e038
 8003dc0:	0800e064 	.word	0x0800e064
 8003dc4:	0800e084 	.word	0x0800e084
 8003dc8:	0800e0b4 	.word	0x0800e0b4
 8003dcc:	0800e0dc 	.word	0x0800e0dc
 8003dd0:	0800e104 	.word	0x0800e104
 8003dd4:	0800e128 	.word	0x0800e128
 8003dd8:	0800e14c 	.word	0x0800e14c
 8003ddc:	0800e178 	.word	0x0800e178
 8003de0:	0800e1a8 	.word	0x0800e1a8
 8003de4:	0800e1d8 	.word	0x0800e1d8

08003de8 <vbus_callback>:


static void vbus_callback(npmx_instance_t *p_pm, npmx_callback_type_t type, uint8_t mask)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	4613      	mov	r3, r2
 8003df4:	71fb      	strb	r3, [r7, #7]
	/* Current limit has to be applied each time when USB is (re)connected. */
	if (mask & (uint8_t)NPMX_EVENT_GROUP_VBUSIN_DETECTED_MASK) {
 8003df6:	79fb      	ldrb	r3, [r7, #7]
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00b      	beq.n	8003e18 <vbus_callback+0x30>
		register_state_change(APP_CHARGER_EVENT_VBUS_DETECTED);
 8003e00:	2002      	movs	r0, #2
 8003e02:	f7ff febb 	bl	8003b7c <register_state_change>
		npmx_vbusin_task_trigger(npmx_vbusin_get(p_pm, 0), NPMX_VBUSIN_TASK_APPLY_CURRENT_LIMIT);
 8003e06:	2100      	movs	r1, #0
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f006 fee7 	bl	800abdc <npmx_vbusin_get>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2100      	movs	r1, #0
 8003e12:	4618      	mov	r0, r3
 8003e14:	f006 ff76 	bl	800ad04 <npmx_vbusin_task_trigger>
	}

	if (mask & (uint8_t)NPMX_EVENT_GROUP_VBUSIN_REMOVED_MASK) {
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d002      	beq.n	8003e28 <vbus_callback+0x40>
		register_state_change(APP_CHARGER_EVENT_VBUS_REMOVED);
 8003e22:	2003      	movs	r0, #3
 8003e24:	f7ff feaa 	bl	8003b7c <register_state_change>
	}
}
 8003e28:	bf00      	nop
 8003e2a:	3710      	adds	r7, #16
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <adc_callback>:
 * @param[in] p_pm Pointer to the instance of PMIC device.
 * @param[in] type Type of callback, should be always NPMX_CALLBACK_TYPE_EVENT_VBUSIN_VOLTAGE.
 * @param[in] mask Received event mask @ref npmx_event_group_vbusin_mask_t .
 */
static void adc_callback(npmx_instance_t *p_pm, npmx_callback_type_t type, uint8_t mask)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	71fb      	strb	r3, [r7, #7]
	if ((mask & (uint8_t)NPMX_EVENT_GROUP_ADC_BAT_READY_MASK)) {
 8003e3e:	79fb      	ldrb	r3, [r7, #7]
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d02b      	beq.n	8003ea0 <adc_callback+0x70>
		static int32_t battery_voltage_millivolts_last;
		int32_t battery_voltage_millivolts;

		if (npmx_adc_meas_get(npmx_adc_get(p_pm, 0), NPMX_ADC_MEAS_VBAT,
 8003e48:	2100      	movs	r1, #0
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f005 fb68 	bl	8009520 <npmx_adc_get>
 8003e50:	f107 0314 	add.w	r3, r7, #20
 8003e54:	461a      	mov	r2, r3
 8003e56:	2100      	movs	r1, #0
 8003e58:	f005 fca2 	bl	80097a0 <npmx_adc_meas_get>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	4a12      	ldr	r2, [pc, #72]	@ (8003ea8 <adc_callback+0x78>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d11d      	bne.n	8003ea0 <adc_callback+0x70>
				      &battery_voltage_millivolts) == NPMX_SUCCESS) {
			if (battery_voltage_millivolts != battery_voltage_millivolts_last) {
 8003e64:	697a      	ldr	r2, [r7, #20]
 8003e66:	4b11      	ldr	r3, [pc, #68]	@ (8003eac <adc_callback+0x7c>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d007      	beq.n	8003e7e <adc_callback+0x4e>
				battery_voltage_millivolts_last = battery_voltage_millivolts;
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	4a0e      	ldr	r2, [pc, #56]	@ (8003eac <adc_callback+0x7c>)
 8003e72:	6013      	str	r3, [r2, #0]
				printf("Battery:\t %ld mV. \n", battery_voltage_millivolts);
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	4619      	mov	r1, r3
 8003e78:	480d      	ldr	r0, [pc, #52]	@ (8003eb0 <adc_callback+0x80>)
 8003e7a:	f007 fca1 	bl	800b7c0 <iprintf>
			}
			if (battery_voltage_millivolts < BATTERY_VOLTAGE_THRESHOLD_2) {
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f640 42a7 	movw	r2, #3239	@ 0xca7
 8003e84:	4293      	cmp	r3, r2
 8003e86:	dc03      	bgt.n	8003e90 <adc_callback+0x60>
				register_state_change(APP_CHARGER_EVENT_BATTERY_LOW_ALERT2);
 8003e88:	2009      	movs	r0, #9
 8003e8a:	f7ff fe77 	bl	8003b7c <register_state_change>
				   BATTERY_VOLTAGE_THRESHOLD_1) {
				register_state_change(APP_CHARGER_EVENT_BATTERY_LOW_ALERT1);
			}
		}
	}
}
 8003e8e:	e007      	b.n	8003ea0 <adc_callback+0x70>
			} else if (battery_voltage_millivolts <
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f640 42d9 	movw	r2, #3289	@ 0xcd9
 8003e96:	4293      	cmp	r3, r2
 8003e98:	dc02      	bgt.n	8003ea0 <adc_callback+0x70>
				register_state_change(APP_CHARGER_EVENT_BATTERY_LOW_ALERT1);
 8003e9a:	2008      	movs	r0, #8
 8003e9c:	f7ff fe6e 	bl	8003b7c <register_state_change>
}
 8003ea0:	bf00      	nop
 8003ea2:	3718      	adds	r7, #24
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	2bad0000 	.word	0x2bad0000
 8003eac:	20000380 	.word	0x20000380
 8003eb0:	0800e1f4 	.word	0x0800e1f4

08003eb4 <charger_status_callback>:
 * @param[in] p_pm Pointer to the instance of PMIC device.
 * @param[in] type Type of callback, should always be NPMX_CALLBACK_TYPE_EVENT_BAT_CHAR_STATUS.
 * @param[in] mask Received event mask @ref npmx_event_group_charger_mask_t .
 */
static void charger_status_callback(npmx_instance_t *p_pm, npmx_callback_type_t type, uint8_t mask)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	71fb      	strb	r3, [r7, #7]
	npmx_charger_t *charger_instance = npmx_charger_get(p_pm, 0);
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	68f8      	ldr	r0, [r7, #12]
 8003ec6:	f005 fe4f 	bl	8009b68 <npmx_charger_get>
 8003eca:	6178      	str	r0, [r7, #20]

	if (mask & (uint8_t)NPMX_EVENT_GROUP_CHARGER_ERROR_MASK) {
 8003ecc:	79fb      	ldrb	r3, [r7, #7]
 8003ece:	f003 0320 	and.w	r3, r3, #32
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d002      	beq.n	8003edc <charger_status_callback+0x28>
		/* Check charger errors and run default debug callbacks to log error bits. */
		npmx_charger_errors_check(charger_instance);
 8003ed6:	6978      	ldr	r0, [r7, #20]
 8003ed8:	f006 f92e 	bl	800a138 <npmx_charger_errors_check>
	}

	npmx_charger_status_mask_t status;

	/* Delay required for status stabilization. */
	osDelay(5);
 8003edc:	2005      	movs	r0, #5
 8003ede:	f002 fbf1 	bl	80066c4 <osDelay>

	if (npmx_charger_status_get(charger_instance, &status) == NPMX_SUCCESS) {
 8003ee2:	f107 0313 	add.w	r3, r7, #19
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	6978      	ldr	r0, [r7, #20]
 8003eea:	f006 f911 	bl	800a110 <npmx_charger_status_get>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	4a13      	ldr	r2, [pc, #76]	@ (8003f40 <charger_status_callback+0x8c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d11f      	bne.n	8003f36 <charger_status_callback+0x82>
		if (status & NPMX_CHARGER_STATUS_TRICKLE_CHARGE_MASK) {
 8003ef6:	7cfb      	ldrb	r3, [r7, #19]
 8003ef8:	f003 0304 	and.w	r3, r3, #4
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <charger_status_callback+0x52>
			register_state_change(APP_CHARGER_EVENT_CHARGING_TRICKE_STARTED);
 8003f00:	2004      	movs	r0, #4
 8003f02:	f7ff fe3b 	bl	8003b7c <register_state_change>
		}

		if (status & NPMX_CHARGER_STATUS_CONSTANT_CURRENT_MASK) {
 8003f06:	7cfb      	ldrb	r3, [r7, #19]
 8003f08:	f003 0308 	and.w	r3, r3, #8
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d002      	beq.n	8003f16 <charger_status_callback+0x62>
			register_state_change(APP_CHARGER_EVENT_CHARGING_CC_STARTED);
 8003f10:	2005      	movs	r0, #5
 8003f12:	f7ff fe33 	bl	8003b7c <register_state_change>
		}

		if (status & NPMX_CHARGER_STATUS_CONSTANT_VOLTAGE_MASK) {
 8003f16:	7cfb      	ldrb	r3, [r7, #19]
 8003f18:	f003 0310 	and.w	r3, r3, #16
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <charger_status_callback+0x72>
			register_state_change(APP_CHARGER_EVENT_CHARGING_CV_STARTED);
 8003f20:	2006      	movs	r0, #6
 8003f22:	f7ff fe2b 	bl	8003b7c <register_state_change>
		}

		if (status & NPMX_CHARGER_STATUS_COMPLETED_MASK) {
 8003f26:	7cfb      	ldrb	r3, [r7, #19]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <charger_status_callback+0x82>
			register_state_change(APP_CHARGER_EVENT_CHARGING_COMPLETED);
 8003f30:	2007      	movs	r0, #7
 8003f32:	f7ff fe23 	bl	8003b7c <register_state_change>
		}
	}
}
 8003f36:	bf00      	nop
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	2bad0000 	.word	0x2bad0000

08003f44 <charger_battery_callback>:
 * @param[in] p_pm Pointer to the instance of PMIC device.
 * @param[in] type Type of callback, should always be NPMX_CALLBACK_TYPE_EVENT_BAT_CHAR_BAT.
 * @param[in] mask Received event mask @ref npmx_event_group_battery_mask_t .
 */
static void charger_battery_callback(npmx_instance_t *p_pm, npmx_callback_type_t type, uint8_t mask)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	71fb      	strb	r3, [r7, #7]
	if (mask & (uint8_t)NPMX_EVENT_GROUP_BATTERY_DETECTED_MASK) {
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	f003 0301 	and.w	r3, r3, #1
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d002      	beq.n	8003f62 <charger_battery_callback+0x1e>
		register_state_change(APP_CHARGER_EVENT_BATTERY_DETECTED);
 8003f5c:	2000      	movs	r0, #0
 8003f5e:	f7ff fe0d 	bl	8003b7c <register_state_change>
	}

	if (mask & (uint8_t)NPMX_EVENT_GROUP_BATTERY_REMOVED_MASK) {
 8003f62:	79fb      	ldrb	r3, [r7, #7]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d002      	beq.n	8003f72 <charger_battery_callback+0x2e>
		register_state_change(APP_CHARGER_EVENT_BATTERY_REMOVED);
 8003f6c:	2001      	movs	r0, #1
 8003f6e:	f7ff fe05 	bl	8003b7c <register_state_change>
	}
}
 8003f72:	bf00      	nop
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
	...

08003f7c <my_pmic_config>:

void my_pmic_config(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b088      	sub	sp, #32
 8003f80:	af00      	add	r7, sp, #0
	npmx_error_t ret;
	uint8_t mask;

   	// Enable VBAT auto measure every 1 second in single measurement mode
    npmx_adc_config_t adc_conf;
    adc_conf.vbat_burst =0;									//Set ADCCONFIG VBAT BURST to SINGLEMODE
 8003f82:	2300      	movs	r3, #0
 8003f84:	727b      	strb	r3, [r7, #9]
    adc_conf.vbat_auto = 1;									//set ADCONFIG VBAT AUTO to Trigger measurement every 1 Second
 8003f86:	2301      	movs	r3, #1
 8003f88:	723b      	strb	r3, [r7, #8]
    npmx_adc_t * adc = npmx_adc_get(&npm1300_instance, 0);	//Get ADC instance
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	4863      	ldr	r0, [pc, #396]	@ (800411c <my_pmic_config+0x1a0>)
 8003f8e:	f005 fac7 	bl	8009520 <npmx_adc_get>
 8003f92:	61f8      	str	r0, [r7, #28]
    ret =  npmx_adc_config_set(adc, &adc_conf);
 8003f94:	f107 0308 	add.w	r3, r7, #8
 8003f98:	4619      	mov	r1, r3
 8003f9a:	69f8      	ldr	r0, [r7, #28]
 8003f9c:	f005 fae4 	bl	8009568 <npmx_adc_config_set>
 8003fa0:	61b8      	str	r0, [r7, #24]


	// Check if VBUS is connected.
	npmx_vbusin_t * vbus = npmx_vbusin_get(&npm1300_instance, 0);  //Get the Vbus instance
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	485d      	ldr	r0, [pc, #372]	@ (800411c <my_pmic_config+0x1a0>)
 8003fa6:	f006 fe19 	bl	800abdc <npmx_vbusin_get>
 8003faa:	6178      	str	r0, [r7, #20]
	ret = npmx_vbusin_vbus_status_get(vbus, &mask);
 8003fac:	f107 030b 	add.w	r3, r7, #11
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	6978      	ldr	r0, [r7, #20]
 8003fb4:	f006 fedb 	bl	800ad6e <npmx_vbusin_vbus_status_get>
 8003fb8:	61b8      	str	r0, [r7, #24]
		if (mask & NPMX_VBUSIN_STATUS_CONNECTED_MASK) {
 8003fba:	7afb      	ldrb	r3, [r7, #11]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d002      	beq.n	8003fca <my_pmic_config+0x4e>
			register_state_change(APP_CHARGER_EVENT_VBUS_DETECTED);
 8003fc4:	2002      	movs	r0, #2
 8003fc6:	f7ff fdd9 	bl	8003b7c <register_state_change>
		}
	/* register callbacks for all events of the nPM*/
	/* Register callback for VBUS events. */
	npmx_core_register_cb(&npm1300_instance, vbus_callback, NPMX_CALLBACK_TYPE_EVENT_VBUSIN_VOLTAGE);
 8003fca:	2205      	movs	r2, #5
 8003fcc:	4954      	ldr	r1, [pc, #336]	@ (8004120 <my_pmic_config+0x1a4>)
 8003fce:	4853      	ldr	r0, [pc, #332]	@ (800411c <my_pmic_config+0x1a0>)
 8003fd0:	f006 fc48 	bl	800a864 <npmx_core_register_cb>
	/* Register callback for ADC events. */
	npmx_core_register_cb(&npm1300_instance, adc_callback, NPMX_CALLBACK_TYPE_EVENT_ADC);
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	4953      	ldr	r1, [pc, #332]	@ (8004124 <my_pmic_config+0x1a8>)
 8003fd8:	4850      	ldr	r0, [pc, #320]	@ (800411c <my_pmic_config+0x1a0>)
 8003fda:	f006 fc43 	bl	800a864 <npmx_core_register_cb>
	/* Register callback for battery events. */
	npmx_core_register_cb(&npm1300_instance, charger_battery_callback, NPMX_CALLBACK_TYPE_EVENT_BAT_CHAR_BAT);
 8003fde:	2203      	movs	r2, #3
 8003fe0:	4951      	ldr	r1, [pc, #324]	@ (8004128 <my_pmic_config+0x1ac>)
 8003fe2:	484e      	ldr	r0, [pc, #312]	@ (800411c <my_pmic_config+0x1a0>)
 8003fe4:	f006 fc3e 	bl	800a864 <npmx_core_register_cb>
	/* Register callback for charger status events. */
	npmx_core_register_cb(&npm1300_instance, charger_status_callback,  NPMX_CALLBACK_TYPE_EVENT_BAT_CHAR_STATUS);
 8003fe8:	2202      	movs	r2, #2
 8003fea:	4950      	ldr	r1, [pc, #320]	@ (800412c <my_pmic_config+0x1b0>)
 8003fec:	484b      	ldr	r0, [pc, #300]	@ (800411c <my_pmic_config+0x1a0>)
 8003fee:	f006 fc39 	bl	800a864 <npmx_core_register_cb>

	// Set GPIO 3 as GPIO Interrupt.
	ret = npmx_gpio_mode_set(npmx_gpio_get(&npm1300_instance, 3), NPMX_GPIO_MODE_OUTPUT_IRQ);
 8003ff2:	2103      	movs	r1, #3
 8003ff4:	4849      	ldr	r0, [pc, #292]	@ (800411c <my_pmic_config+0x1a0>)
 8003ff6:	f006 fd8f 	bl	800ab18 <npmx_gpio_get>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2105      	movs	r1, #5
 8003ffe:	4618      	mov	r0, r3
 8004000:	f006 fd9b 	bl	800ab3a <npmx_gpio_mode_set>
 8004004:	61b8      	str	r0, [r7, #24]

	// Disable charger before changing charge current.
    npmx_charger_t * charger = npmx_charger_get(&npm1300_instance, 0);
 8004006:	2100      	movs	r1, #0
 8004008:	4844      	ldr	r0, [pc, #272]	@ (800411c <my_pmic_config+0x1a0>)
 800400a:	f005 fdad 	bl	8009b68 <npmx_charger_get>
 800400e:	6138      	str	r0, [r7, #16]
    ret = npmx_charger_module_disable_set(charger,NPMX_CHARGER_MODULE_CHARGER_MASK );
 8004010:	2101      	movs	r1, #1
 8004012:	6938      	ldr	r0, [r7, #16]
 8004014:	f005 fec8 	bl	8009da8 <npmx_charger_module_disable_set>
 8004018:	61b8      	str	r0, [r7, #24]

    // Set charging current.
    charger->charging_current_ua = NPM_BCHARGER_CHARGING_CURRENT_DEFAULT;
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8004020:	605a      	str	r2, [r3, #4]
    ret = npmx_charger_charging_current_set(charger, charger->charging_current_ua);
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	4619      	mov	r1, r3
 8004028:	6938      	ldr	r0, [r7, #16]
 800402a:	f005 feff 	bl	8009e2c <npmx_charger_charging_current_set>
 800402e:	61b8      	str	r0, [r7, #24]

	/* Set maximum discharging current. */
    charger->discharging_current_ma = NPM_BCHARGER_DISCHARGING_CURRENT_DEFAULT;
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004036:	811a      	strh	r2, [r3, #8]
	ret = npmx_charger_discharging_current_set(charger, charger->discharging_current_ma);
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	891b      	ldrh	r3, [r3, #8]
 800403c:	4619      	mov	r1, r3
 800403e:	6938      	ldr	r0, [r7, #16]
 8004040:	f005 ff6a 	bl	8009f18 <npmx_charger_discharging_current_set>
 8004044:	61b8      	str	r0, [r7, #24]


	// Set battery termination voltage in Normal and Warm temperature.
    ret =npmx_charger_termination_normal_voltage_set(charger, npmx_charger_voltage_convert(4200));  //4.2V
 8004046:	f241 0068 	movw	r0, #4200	@ 0x1068
 800404a:	f005 fda2 	bl	8009b92 <npmx_charger_voltage_convert>
 800404e:	4603      	mov	r3, r0
 8004050:	4619      	mov	r1, r3
 8004052:	6938      	ldr	r0, [r7, #16]
 8004054:	f006 f806 	bl	800a064 <npmx_charger_termination_normal_voltage_set>
 8004058:	61b8      	str	r0, [r7, #24]
    /* Set battery termination voltage in warm temperature. */
    ret =npmx_charger_termination_warm_voltage_set(charger, npmx_charger_voltage_convert(4000));  //4.0V
 800405a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800405e:	f005 fd98 	bl	8009b92 <npmx_charger_voltage_convert>
 8004062:	4603      	mov	r3, r0
 8004064:	4619      	mov	r1, r3
 8004066:	6938      	ldr	r0, [r7, #16]
 8004068:	f006 f816 	bl	800a098 <npmx_charger_termination_warm_voltage_set>
 800406c:	61b8      	str	r0, [r7, #24]

	// Enable charger for events handling.
    ret = npmx_charger_module_enable_set(charger,NPMX_CHARGER_MODULE_CHARGER_MASK | NPMX_CHARGER_MODULE_RECHARGE_MASK );
 800406e:	2105      	movs	r1, #5
 8004070:	6938      	ldr	r0, [r7, #16]
 8004072:	f005 fe57 	bl	8009d24 <npmx_charger_module_enable_set>
 8004076:	61b8      	str	r0, [r7, #24]

    //Change Buck 1 output Voltage
    npmx_buck_t * buck =  npmx_buck_get(&npm1300_instance, 0);
 8004078:	2100      	movs	r1, #0
 800407a:	4828      	ldr	r0, [pc, #160]	@ (800411c <my_pmic_config+0x1a0>)
 800407c:	f005 fcfe 	bl	8009a7c <npmx_buck_get>
 8004080:	60f8      	str	r0, [r7, #12]
    ret = npmx_buck_converter_mode_set(buck, NPMX_BUCK_MODE_PWM);   //Set to PWM Mode
 8004082:	2102      	movs	r1, #2
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f005 fd0b 	bl	8009aa0 <npmx_buck_converter_mode_set>
 800408a:	61b8      	str	r0, [r7, #24]
    ret = npmx_buck_normal_voltage_set(buck, NPMX_BUCK_VOLTAGE_2V5); //Set Buck 1 VOUT to 2.5V
 800408c:	210f      	movs	r1, #15
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f005 fd2e 	bl	8009af0 <npmx_buck_normal_voltage_set>
 8004094:	61b8      	str	r0, [r7, #24]

    /* Set the current limit for the USB port to 500mA
     * Current limit needs to be applied after each USB (re)connection.
  	 */
    ret = npmx_vbusin_current_limit_set(vbus, npmx_vbusin_current_convert(500));
 8004096:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800409a:	f006 fdb0 	bl	800abfe <npmx_vbusin_current_convert>
 800409e:	4603      	mov	r3, r0
 80040a0:	4619      	mov	r1, r3
 80040a2:	6978      	ldr	r0, [r7, #20]
 80040a4:	f006 fe4a 	bl	800ad3c <npmx_vbusin_current_limit_set>
 80040a8:	61b8      	str	r0, [r7, #24]

    /* Apply current limit. */
    ret = npmx_vbusin_task_trigger(vbus, NPMX_VBUSIN_TASK_APPLY_CURRENT_LIMIT);
 80040aa:	2100      	movs	r1, #0
 80040ac:	6978      	ldr	r0, [r7, #20]
 80040ae:	f006 fe29 	bl	800ad04 <npmx_vbusin_task_trigger>
 80040b2:	61b8      	str	r0, [r7, #24]

    /* Set thermistor type and NTC beta value for ADC measurements.*/
    npmx_adc_ntc_config_t ntc_config = { .type = NPMX_ADC_NTC_TYPE_10_K, .beta = 3380 };
 80040b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004130 <my_pmic_config+0x1b4>)
 80040b6:	463b      	mov	r3, r7
 80040b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80040bc:	e883 0003 	stmia.w	r3, {r0, r1}
   	ret =npmx_adc_ntc_config_set(adc, &ntc_config);
 80040c0:	463b      	mov	r3, r7
 80040c2:	4619      	mov	r1, r3
 80040c4:	69f8      	ldr	r0, [r7, #28]
 80040c6:	f005 fac7 	bl	8009658 <npmx_adc_ntc_config_set>
 80040ca:	61b8      	str	r0, [r7, #24]


   	/* Enable auto measurement of the battery current after the battery voltage measurement. */
   	ret =npmx_adc_ibat_meas_enable_set(adc, true);
 80040cc:	2101      	movs	r1, #1
 80040ce:	69f8      	ldr	r0, [r7, #28]
 80040d0:	f005 fc28 	bl	8009924 <npmx_adc_ibat_meas_enable_set>
 80040d4:	61b8      	str	r0, [r7, #24]
   	/* Trigger required ADC measurements. WRC Not sure this is correct*/
 	ret =npmx_adc_task_trigger(adc, NPMX_ADC_TASK_SINGLE_SHOT_VBAT);
 80040d6:	2100      	movs	r1, #0
 80040d8:	69f8      	ldr	r0, [r7, #28]
 80040da:	f005 fa35 	bl	8009548 <npmx_adc_task_trigger>
 80040de:	61b8      	str	r0, [r7, #24]
 	ret =npmx_adc_task_trigger(adc, NPMX_ADC_TASK_SINGLE_SHOT_NTC);
 80040e0:	2101      	movs	r1, #1
 80040e2:	69f8      	ldr	r0, [r7, #28]
 80040e4:	f005 fa30 	bl	8009548 <npmx_adc_task_trigger>
 80040e8:	61b8      	str	r0, [r7, #24]


	//  Enable USB connections interrupts and events handling.
	npmx_core_event_interrupt_enable(&npm1300_instance, NPMX_EVENT_GROUP_VBUSIN_VOLTAGE, NPMX_EVENT_GROUP_VBUSIN_DETECTED_MASK |
 80040ea:	2203      	movs	r2, #3
 80040ec:	2105      	movs	r1, #5
 80040ee:	480b      	ldr	r0, [pc, #44]	@ (800411c <my_pmic_config+0x1a0>)
 80040f0:	f006 fbf8 	bl	800a8e4 <npmx_core_event_interrupt_enable>
				NPMX_EVENT_GROUP_VBUSIN_REMOVED_MASK);

	/* Enable all charging status interrupts and events. */
	npmx_core_event_interrupt_enable(
 80040f4:	223f      	movs	r2, #63	@ 0x3f
 80040f6:	2102      	movs	r1, #2
 80040f8:	4808      	ldr	r0, [pc, #32]	@ (800411c <my_pmic_config+0x1a0>)
 80040fa:	f006 fbf3 	bl	800a8e4 <npmx_core_event_interrupt_enable>
			NPMX_EVENT_GROUP_CHARGER_CC_MASK | NPMX_EVENT_GROUP_CHARGER_CV_MASK |
			NPMX_EVENT_GROUP_CHARGER_COMPLETED_MASK |
			NPMX_EVENT_GROUP_CHARGER_ERROR_MASK);

	/* Enable battery interrupts and events. */
	npmx_core_event_interrupt_enable(&npm1300_instance, NPMX_EVENT_GROUP_BAT_CHAR_BAT,
 80040fe:	2203      	movs	r2, #3
 8004100:	2103      	movs	r1, #3
 8004102:	4806      	ldr	r0, [pc, #24]	@ (800411c <my_pmic_config+0x1a0>)
 8004104:	f006 fbee 	bl	800a8e4 <npmx_core_event_interrupt_enable>
					 NPMX_EVENT_GROUP_BATTERY_DETECTED_MASK | NPMX_EVENT_GROUP_BATTERY_REMOVED_MASK);

	/* Enable ADC measurements ready interrupts. */
	npmx_core_event_interrupt_enable(&npm1300_instance, NPMX_EVENT_GROUP_ADC, NPMX_EVENT_GROUP_ADC_BAT_READY_MASK);
 8004108:	2201      	movs	r2, #1
 800410a:	2100      	movs	r1, #0
 800410c:	4803      	ldr	r0, [pc, #12]	@ (800411c <my_pmic_config+0x1a0>)
 800410e:	f006 fbe9 	bl	800a8e4 <npmx_core_event_interrupt_enable>

}
 8004112:	bf00      	nop
 8004114:	3720      	adds	r7, #32
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	2000023c 	.word	0x2000023c
 8004120:	08003de9 	.word	0x08003de9
 8004124:	08003e31 	.word	0x08003e31
 8004128:	08003f45 	.word	0x08003f45
 800412c:	08003eb5 	.word	0x08003eb5
 8004130:	0800e208 	.word	0x0800e208

08004134 <HAL_GPIO_EXTI_Callback>:


//GPIO Callback for external Interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	4603      	mov	r3, r0
 800413c:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == GPIO_PIN_3)  //Check to see if Pin 3 triggered the INT
 800413e:	88fb      	ldrh	r3, [r7, #6]
 8004140:	2b08      	cmp	r3, #8
 8004142:	d108      	bne.n	8004156 <HAL_GPIO_EXTI_Callback+0x22>
	{
		pmic_interrupt = true;
 8004144:	4b06      	ldr	r3, [pc, #24]	@ (8004160 <HAL_GPIO_EXTI_Callback+0x2c>)
 8004146:	2201      	movs	r2, #1
 8004148:	701a      	strb	r2, [r3, #0]
		npmx_core_interrupt(&npm1300_instance); 		//This sets a flag in npmx
 800414a:	4806      	ldr	r0, [pc, #24]	@ (8004164 <HAL_GPIO_EXTI_Callback+0x30>)
 800414c:	f006 fb9d 	bl	800a88a <npmx_core_interrupt>
		HAL_NVIC_DisableIRQ(EXTI3_IRQn);				//Disable GPIO Interrupt
 8004150:	2009      	movs	r0, #9
 8004152:	f000 fbb2 	bl	80048ba <HAL_NVIC_DisableIRQ>
	}
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	2000031c 	.word	0x2000031c
 8004164:	2000023c 	.word	0x2000023c

08004168 <StartTask01>:
  */


/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
	npmx_error_t err;
	int ret;
  /* Infinite loop */
  for(;;)
  {
	printf("\n myTask01 \n"); //WRC print Task
 8004170:	480e      	ldr	r0, [pc, #56]	@ (80041ac <StartTask01+0x44>)
 8004172:	f007 fb8d 	bl	800b890 <puts>
	if (pmic_interrupt) {
 8004176:	4b0e      	ldr	r3, [pc, #56]	@ (80041b0 <StartTask01+0x48>)
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00c      	beq.n	8004198 <StartTask01+0x30>
		  //the nPM13xx interrupt GPIO signal will be active until the interrupt event registers are cleared by calling the npmx_core_proc function.
		  err=npmx_core_proc(&npm1300_instance);  //Process the interrupt
 800417e:	480d      	ldr	r0, [pc, #52]	@ (80041b4 <StartTask01+0x4c>)
 8004180:	f006 fb92 	bl	800a8a8 <npmx_core_proc>
 8004184:	60f8      	str	r0, [r7, #12]
		  pmic_interrupt = false;
 8004186:	4b0a      	ldr	r3, [pc, #40]	@ (80041b0 <StartTask01+0x48>)
 8004188:	2200      	movs	r2, #0
 800418a:	701a      	strb	r2, [r3, #0]
		  HAL_NVIC_EnableIRQ(EXTI3_IRQn);		//Re-enable GPIO IRQ
 800418c:	2009      	movs	r0, #9
 800418e:	f000 fb86 	bl	800489e <HAL_NVIC_EnableIRQ>
		  printf("\n myTask01 PMIC_INTERRUPT\n"); //WRC print Task
 8004192:	4809      	ldr	r0, [pc, #36]	@ (80041b8 <StartTask01+0x50>)
 8004194:	f007 fb7c 	bl	800b890 <puts>


	 	  }
	ret = fuel_gauge_update(&npm1300_instance);
 8004198:	4806      	ldr	r0, [pc, #24]	@ (80041b4 <StartTask01+0x4c>)
 800419a:	f7ff fa29 	bl	80035f0 <fuel_gauge_update>
 800419e:	60b8      	str	r0, [r7, #8]
	vTaskDelay(1000);
 80041a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80041a4:	f003 fa32 	bl	800760c <vTaskDelay>
	printf("\n myTask01 \n"); //WRC print Task
 80041a8:	e7e2      	b.n	8004170 <StartTask01+0x8>
 80041aa:	bf00      	nop
 80041ac:	0800e210 	.word	0x0800e210
 80041b0:	2000031c 	.word	0x2000031c
 80041b4:	2000023c 	.word	0x2000023c
 80041b8:	0800e21c 	.word	0x0800e21c

080041bc <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */

  /* Infinite loop */
  for(;;)
  {
	printf(" myTask02 \n"); //WRC print Task
 80041c4:	4804      	ldr	r0, [pc, #16]	@ (80041d8 <StartTask02+0x1c>)
 80041c6:	f007 fb63 	bl	800b890 <puts>

	vTaskDelay(1000);		//Delay task for 1 Second.  Allow other higher priority tasks to run
 80041ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80041ce:	f003 fa1d 	bl	800760c <vTaskDelay>
	printf(" myTask02 \n"); //WRC print Task
 80041d2:	bf00      	nop
 80041d4:	e7f6      	b.n	80041c4 <StartTask02+0x8>
 80041d6:	bf00      	nop
 80041d8:	0800e238 	.word	0x0800e238

080041dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80041dc:	b480      	push	{r7}
 80041de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80041e0:	b672      	cpsid	i
}
 80041e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80041e4:	bf00      	nop
 80041e6:	e7fd      	b.n	80041e4 <Error_Handler+0x8>

080041e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041ee:	2300      	movs	r3, #0
 80041f0:	607b      	str	r3, [r7, #4]
 80041f2:	4b12      	ldr	r3, [pc, #72]	@ (800423c <HAL_MspInit+0x54>)
 80041f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041f6:	4a11      	ldr	r2, [pc, #68]	@ (800423c <HAL_MspInit+0x54>)
 80041f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80041fe:	4b0f      	ldr	r3, [pc, #60]	@ (800423c <HAL_MspInit+0x54>)
 8004200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004202:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004206:	607b      	str	r3, [r7, #4]
 8004208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800420a:	2300      	movs	r3, #0
 800420c:	603b      	str	r3, [r7, #0]
 800420e:	4b0b      	ldr	r3, [pc, #44]	@ (800423c <HAL_MspInit+0x54>)
 8004210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004212:	4a0a      	ldr	r2, [pc, #40]	@ (800423c <HAL_MspInit+0x54>)
 8004214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004218:	6413      	str	r3, [r2, #64]	@ 0x40
 800421a:	4b08      	ldr	r3, [pc, #32]	@ (800423c <HAL_MspInit+0x54>)
 800421c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800421e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004222:	603b      	str	r3, [r7, #0]
 8004224:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004226:	2200      	movs	r2, #0
 8004228:	210f      	movs	r1, #15
 800422a:	f06f 0001 	mvn.w	r0, #1
 800422e:	f000 fb1a 	bl	8004866 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004232:	bf00      	nop
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	40023800 	.word	0x40023800

08004240 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b08a      	sub	sp, #40	@ 0x28
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004248:	f107 0314 	add.w	r3, r7, #20
 800424c:	2200      	movs	r2, #0
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	605a      	str	r2, [r3, #4]
 8004252:	609a      	str	r2, [r3, #8]
 8004254:	60da      	str	r2, [r3, #12]
 8004256:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a19      	ldr	r2, [pc, #100]	@ (80042c4 <HAL_I2C_MspInit+0x84>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d12c      	bne.n	80042bc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004262:	2300      	movs	r3, #0
 8004264:	613b      	str	r3, [r7, #16]
 8004266:	4b18      	ldr	r3, [pc, #96]	@ (80042c8 <HAL_I2C_MspInit+0x88>)
 8004268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800426a:	4a17      	ldr	r2, [pc, #92]	@ (80042c8 <HAL_I2C_MspInit+0x88>)
 800426c:	f043 0302 	orr.w	r3, r3, #2
 8004270:	6313      	str	r3, [r2, #48]	@ 0x30
 8004272:	4b15      	ldr	r3, [pc, #84]	@ (80042c8 <HAL_I2C_MspInit+0x88>)
 8004274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	613b      	str	r3, [r7, #16]
 800427c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800427e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004284:	2312      	movs	r3, #18
 8004286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004288:	2301      	movs	r3, #1
 800428a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800428c:	2303      	movs	r3, #3
 800428e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004290:	2304      	movs	r3, #4
 8004292:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004294:	f107 0314 	add.w	r3, r7, #20
 8004298:	4619      	mov	r1, r3
 800429a:	480c      	ldr	r0, [pc, #48]	@ (80042cc <HAL_I2C_MspInit+0x8c>)
 800429c:	f000 fb28 	bl	80048f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80042a0:	2300      	movs	r3, #0
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	4b08      	ldr	r3, [pc, #32]	@ (80042c8 <HAL_I2C_MspInit+0x88>)
 80042a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a8:	4a07      	ldr	r2, [pc, #28]	@ (80042c8 <HAL_I2C_MspInit+0x88>)
 80042aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80042ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80042b0:	4b05      	ldr	r3, [pc, #20]	@ (80042c8 <HAL_I2C_MspInit+0x88>)
 80042b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042b8:	60fb      	str	r3, [r7, #12]
 80042ba:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80042bc:	bf00      	nop
 80042be:	3728      	adds	r7, #40	@ 0x28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40005400 	.word	0x40005400
 80042c8:	40023800 	.word	0x40023800
 80042cc:	40020400 	.word	0x40020400

080042d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80042d4:	bf00      	nop
 80042d6:	e7fd      	b.n	80042d4 <NMI_Handler+0x4>

080042d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042d8:	b480      	push	{r7}
 80042da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042dc:	bf00      	nop
 80042de:	e7fd      	b.n	80042dc <HardFault_Handler+0x4>

080042e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042e4:	bf00      	nop
 80042e6:	e7fd      	b.n	80042e4 <MemManage_Handler+0x4>

080042e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042e8:	b480      	push	{r7}
 80042ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042ec:	bf00      	nop
 80042ee:	e7fd      	b.n	80042ec <BusFault_Handler+0x4>

080042f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042f0:	b480      	push	{r7}
 80042f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042f4:	bf00      	nop
 80042f6:	e7fd      	b.n	80042f4 <UsageFault_Handler+0x4>

080042f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042fc:	bf00      	nop
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800430a:	f000 f98d 	bl	8004628 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800430e:	f003 fe01 	bl	8007f14 <xTaskGetSchedulerState>
 8004312:	4603      	mov	r3, r0
 8004314:	2b01      	cmp	r3, #1
 8004316:	d001      	beq.n	800431c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004318:	f004 fbf6 	bl	8008b08 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800431c:	bf00      	nop
 800431e:	bd80      	pop	{r7, pc}

08004320 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004324:	2008      	movs	r0, #8
 8004326:	f000 fc67 	bl	8004bf8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800432a:	bf00      	nop
 800432c:	bd80      	pop	{r7, pc}
	...

08004330 <ITM_SendChar>:


/* Functions */

void	ITM_SendChar(uint8_t ch)  //WRC Addition
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	4603      	mov	r3, r0
 8004338:	71fb      	strb	r3, [r7, #7]
	//Enable TRCENA
	DEMCR |= (1<<24);
 800433a:	4b0f      	ldr	r3, [pc, #60]	@ (8004378 <ITM_SendChar+0x48>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a0e      	ldr	r2, [pc, #56]	@ (8004378 <ITM_SendChar+0x48>)
 8004340:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004344:	6013      	str	r3, [r2, #0]
	//Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 8004346:	4b0d      	ldr	r3, [pc, #52]	@ (800437c <ITM_SendChar+0x4c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a0c      	ldr	r2, [pc, #48]	@ (800437c <ITM_SendChar+0x4c>)
 800434c:	f043 0301 	orr.w	r3, r3, #1
 8004350:	6013      	str	r3, [r2, #0]
	//Read FIFO Status in bit[0]
	while(!(ITM_STIMULUS_PORT0 & 1));
 8004352:	bf00      	nop
 8004354:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d0f8      	beq.n	8004354 <ITM_SendChar+0x24>
	//write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 =ch;
 8004362:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8004366:	79fb      	ldrb	r3, [r7, #7]
 8004368:	6013      	str	r3, [r2, #0]
}
 800436a:	bf00      	nop
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	e000edfc 	.word	0xe000edfc
 800437c:	e0000e00 	.word	0xe0000e00

08004380 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004380:	b480      	push	{r7}
 8004382:	af00      	add	r7, sp, #0
  return 1;
 8004384:	2301      	movs	r3, #1
}
 8004386:	4618      	mov	r0, r3
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <_kill>:

int _kill(int pid, int sig)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800439a:	f007 fbab 	bl	800baf4 <__errno>
 800439e:	4603      	mov	r3, r0
 80043a0:	2216      	movs	r2, #22
 80043a2:	601a      	str	r2, [r3, #0]
  return -1;
 80043a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3708      	adds	r7, #8
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <_exit>:

void _exit (int status)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80043b8:	f04f 31ff 	mov.w	r1, #4294967295
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f7ff ffe7 	bl	8004390 <_kill>
  while (1) {}    /* Make sure we hang here */
 80043c2:	bf00      	nop
 80043c4:	e7fd      	b.n	80043c2 <_exit+0x12>

080043c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b086      	sub	sp, #24
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	60f8      	str	r0, [r7, #12]
 80043ce:	60b9      	str	r1, [r7, #8]
 80043d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043d2:	2300      	movs	r3, #0
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	e00a      	b.n	80043ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80043d8:	f3af 8000 	nop.w
 80043dc:	4601      	mov	r1, r0
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	1c5a      	adds	r2, r3, #1
 80043e2:	60ba      	str	r2, [r7, #8]
 80043e4:	b2ca      	uxtb	r2, r1
 80043e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	3301      	adds	r3, #1
 80043ec:	617b      	str	r3, [r7, #20]
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	dbf0      	blt.n	80043d8 <_read+0x12>
  }

  return len;
 80043f6:	687b      	ldr	r3, [r7, #4]
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]
 8004410:	e009      	b.n	8004426 <_write+0x26>
  {
    //__io_putchar(*ptr++);	//WRC Removed
    ITM_SendChar(*ptr++);		//WRC Addition for Printf
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	1c5a      	adds	r2, r3, #1
 8004416:	60ba      	str	r2, [r7, #8]
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	4618      	mov	r0, r3
 800441c:	f7ff ff88 	bl	8004330 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	3301      	adds	r3, #1
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	429a      	cmp	r2, r3
 800442c:	dbf1      	blt.n	8004412 <_write+0x12>
  }
  return len;
 800442e:	687b      	ldr	r3, [r7, #4]
}
 8004430:	4618      	mov	r0, r3
 8004432:	3718      	adds	r7, #24
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <_close>:

int _close(int file)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004440:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004444:	4618      	mov	r0, r3
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004460:	605a      	str	r2, [r3, #4]
  return 0;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <_isatty>:

int _isatty(int file)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004478:	2301      	movs	r3, #1
}
 800447a:	4618      	mov	r0, r3
 800447c:	370c      	adds	r7, #12
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr

08004486 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004486:	b480      	push	{r7}
 8004488:	b085      	sub	sp, #20
 800448a:	af00      	add	r7, sp, #0
 800448c:	60f8      	str	r0, [r7, #12]
 800448e:	60b9      	str	r1, [r7, #8]
 8004490:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004492:	2300      	movs	r3, #0
}
 8004494:	4618      	mov	r0, r3
 8004496:	3714      	adds	r7, #20
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80044a8:	4a14      	ldr	r2, [pc, #80]	@ (80044fc <_sbrk+0x5c>)
 80044aa:	4b15      	ldr	r3, [pc, #84]	@ (8004500 <_sbrk+0x60>)
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80044b4:	4b13      	ldr	r3, [pc, #76]	@ (8004504 <_sbrk+0x64>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d102      	bne.n	80044c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80044bc:	4b11      	ldr	r3, [pc, #68]	@ (8004504 <_sbrk+0x64>)
 80044be:	4a12      	ldr	r2, [pc, #72]	@ (8004508 <_sbrk+0x68>)
 80044c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80044c2:	4b10      	ldr	r3, [pc, #64]	@ (8004504 <_sbrk+0x64>)
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4413      	add	r3, r2
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d207      	bcs.n	80044e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80044d0:	f007 fb10 	bl	800baf4 <__errno>
 80044d4:	4603      	mov	r3, r0
 80044d6:	220c      	movs	r2, #12
 80044d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80044da:	f04f 33ff 	mov.w	r3, #4294967295
 80044de:	e009      	b.n	80044f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80044e0:	4b08      	ldr	r3, [pc, #32]	@ (8004504 <_sbrk+0x64>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80044e6:	4b07      	ldr	r3, [pc, #28]	@ (8004504 <_sbrk+0x64>)
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4413      	add	r3, r2
 80044ee:	4a05      	ldr	r2, [pc, #20]	@ (8004504 <_sbrk+0x64>)
 80044f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80044f2:	68fb      	ldr	r3, [r7, #12]
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	20018000 	.word	0x20018000
 8004500:	00000400 	.word	0x00000400
 8004504:	20000384 	.word	0x20000384
 8004508:	20004f28 	.word	0x20004f28

0800450c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800450c:	b480      	push	{r7}
 800450e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004510:	4b06      	ldr	r3, [pc, #24]	@ (800452c <SystemInit+0x20>)
 8004512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004516:	4a05      	ldr	r2, [pc, #20]	@ (800452c <SystemInit+0x20>)
 8004518:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800451c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004520:	bf00      	nop
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop
 800452c:	e000ed00 	.word	0xe000ed00

08004530 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004530:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004568 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004534:	f7ff ffea 	bl	800450c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004538:	480c      	ldr	r0, [pc, #48]	@ (800456c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800453a:	490d      	ldr	r1, [pc, #52]	@ (8004570 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800453c:	4a0d      	ldr	r2, [pc, #52]	@ (8004574 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800453e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004540:	e002      	b.n	8004548 <LoopCopyDataInit>

08004542 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004542:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004544:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004546:	3304      	adds	r3, #4

08004548 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004548:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800454a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800454c:	d3f9      	bcc.n	8004542 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800454e:	4a0a      	ldr	r2, [pc, #40]	@ (8004578 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004550:	4c0a      	ldr	r4, [pc, #40]	@ (800457c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004552:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004554:	e001      	b.n	800455a <LoopFillZerobss>

08004556 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004556:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004558:	3204      	adds	r2, #4

0800455a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800455a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800455c:	d3fb      	bcc.n	8004556 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800455e:	f007 facf 	bl	800bb00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004562:	f7ff f907 	bl	8003774 <main>
  bx  lr    
 8004566:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004568:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800456c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004570:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8004574:	0800fd84 	.word	0x0800fd84
  ldr r2, =_sbss
 8004578:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 800457c:	20004f24 	.word	0x20004f24

08004580 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004580:	e7fe      	b.n	8004580 <ADC_IRQHandler>
	...

08004584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004588:	4b0e      	ldr	r3, [pc, #56]	@ (80045c4 <HAL_Init+0x40>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a0d      	ldr	r2, [pc, #52]	@ (80045c4 <HAL_Init+0x40>)
 800458e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004592:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004594:	4b0b      	ldr	r3, [pc, #44]	@ (80045c4 <HAL_Init+0x40>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a0a      	ldr	r2, [pc, #40]	@ (80045c4 <HAL_Init+0x40>)
 800459a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800459e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80045a0:	4b08      	ldr	r3, [pc, #32]	@ (80045c4 <HAL_Init+0x40>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a07      	ldr	r2, [pc, #28]	@ (80045c4 <HAL_Init+0x40>)
 80045a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80045ac:	2003      	movs	r0, #3
 80045ae:	f000 f94f 	bl	8004850 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80045b2:	200f      	movs	r0, #15
 80045b4:	f000 f808 	bl	80045c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80045b8:	f7ff fe16 	bl	80041e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	40023c00 	.word	0x40023c00

080045c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80045d0:	4b12      	ldr	r3, [pc, #72]	@ (800461c <HAL_InitTick+0x54>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	4b12      	ldr	r3, [pc, #72]	@ (8004620 <HAL_InitTick+0x58>)
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	4619      	mov	r1, r3
 80045da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80045de:	fbb3 f3f1 	udiv	r3, r3, r1
 80045e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e6:	4618      	mov	r0, r3
 80045e8:	f000 f975 	bl	80048d6 <HAL_SYSTICK_Config>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e00e      	b.n	8004614 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b0f      	cmp	r3, #15
 80045fa:	d80a      	bhi.n	8004612 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045fc:	2200      	movs	r2, #0
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	f04f 30ff 	mov.w	r0, #4294967295
 8004604:	f000 f92f 	bl	8004866 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004608:	4a06      	ldr	r2, [pc, #24]	@ (8004624 <HAL_InitTick+0x5c>)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800460e:	2300      	movs	r3, #0
 8004610:	e000      	b.n	8004614 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
}
 8004614:	4618      	mov	r0, r3
 8004616:	3708      	adds	r7, #8
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	20000000 	.word	0x20000000
 8004620:	20000008 	.word	0x20000008
 8004624:	20000004 	.word	0x20000004

08004628 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800462c:	4b06      	ldr	r3, [pc, #24]	@ (8004648 <HAL_IncTick+0x20>)
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	461a      	mov	r2, r3
 8004632:	4b06      	ldr	r3, [pc, #24]	@ (800464c <HAL_IncTick+0x24>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4413      	add	r3, r2
 8004638:	4a04      	ldr	r2, [pc, #16]	@ (800464c <HAL_IncTick+0x24>)
 800463a:	6013      	str	r3, [r2, #0]
}
 800463c:	bf00      	nop
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	20000008 	.word	0x20000008
 800464c:	20000388 	.word	0x20000388

08004650 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
  return uwTick;
 8004654:	4b03      	ldr	r3, [pc, #12]	@ (8004664 <HAL_GetTick+0x14>)
 8004656:	681b      	ldr	r3, [r3, #0]
}
 8004658:	4618      	mov	r0, r3
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	20000388 	.word	0x20000388

08004668 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f003 0307 	and.w	r3, r3, #7
 8004676:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004678:	4b0c      	ldr	r3, [pc, #48]	@ (80046ac <__NVIC_SetPriorityGrouping+0x44>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800467e:	68ba      	ldr	r2, [r7, #8]
 8004680:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004684:	4013      	ands	r3, r2
 8004686:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004690:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004694:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004698:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800469a:	4a04      	ldr	r2, [pc, #16]	@ (80046ac <__NVIC_SetPriorityGrouping+0x44>)
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	60d3      	str	r3, [r2, #12]
}
 80046a0:	bf00      	nop
 80046a2:	3714      	adds	r7, #20
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	e000ed00 	.word	0xe000ed00

080046b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046b4:	4b04      	ldr	r3, [pc, #16]	@ (80046c8 <__NVIC_GetPriorityGrouping+0x18>)
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	0a1b      	lsrs	r3, r3, #8
 80046ba:	f003 0307 	and.w	r3, r3, #7
}
 80046be:	4618      	mov	r0, r3
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr
 80046c8:	e000ed00 	.word	0xe000ed00

080046cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	4603      	mov	r3, r0
 80046d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	db0b      	blt.n	80046f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	f003 021f 	and.w	r2, r3, #31
 80046e4:	4907      	ldr	r1, [pc, #28]	@ (8004704 <__NVIC_EnableIRQ+0x38>)
 80046e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ea:	095b      	lsrs	r3, r3, #5
 80046ec:	2001      	movs	r0, #1
 80046ee:	fa00 f202 	lsl.w	r2, r0, r2
 80046f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	e000e100 	.word	0xe000e100

08004708 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	4603      	mov	r3, r0
 8004710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004716:	2b00      	cmp	r3, #0
 8004718:	db12      	blt.n	8004740 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800471a:	79fb      	ldrb	r3, [r7, #7]
 800471c:	f003 021f 	and.w	r2, r3, #31
 8004720:	490a      	ldr	r1, [pc, #40]	@ (800474c <__NVIC_DisableIRQ+0x44>)
 8004722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004726:	095b      	lsrs	r3, r3, #5
 8004728:	2001      	movs	r0, #1
 800472a:	fa00 f202 	lsl.w	r2, r0, r2
 800472e:	3320      	adds	r3, #32
 8004730:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004734:	f3bf 8f4f 	dsb	sy
}
 8004738:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800473a:	f3bf 8f6f 	isb	sy
}
 800473e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr
 800474c:	e000e100 	.word	0xe000e100

08004750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	4603      	mov	r3, r0
 8004758:	6039      	str	r1, [r7, #0]
 800475a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800475c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004760:	2b00      	cmp	r3, #0
 8004762:	db0a      	blt.n	800477a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	b2da      	uxtb	r2, r3
 8004768:	490c      	ldr	r1, [pc, #48]	@ (800479c <__NVIC_SetPriority+0x4c>)
 800476a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476e:	0112      	lsls	r2, r2, #4
 8004770:	b2d2      	uxtb	r2, r2
 8004772:	440b      	add	r3, r1
 8004774:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004778:	e00a      	b.n	8004790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	b2da      	uxtb	r2, r3
 800477e:	4908      	ldr	r1, [pc, #32]	@ (80047a0 <__NVIC_SetPriority+0x50>)
 8004780:	79fb      	ldrb	r3, [r7, #7]
 8004782:	f003 030f 	and.w	r3, r3, #15
 8004786:	3b04      	subs	r3, #4
 8004788:	0112      	lsls	r2, r2, #4
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	440b      	add	r3, r1
 800478e:	761a      	strb	r2, [r3, #24]
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr
 800479c:	e000e100 	.word	0xe000e100
 80047a0:	e000ed00 	.word	0xe000ed00

080047a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b089      	sub	sp, #36	@ 0x24
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f003 0307 	and.w	r3, r3, #7
 80047b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	f1c3 0307 	rsb	r3, r3, #7
 80047be:	2b04      	cmp	r3, #4
 80047c0:	bf28      	it	cs
 80047c2:	2304      	movcs	r3, #4
 80047c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	3304      	adds	r3, #4
 80047ca:	2b06      	cmp	r3, #6
 80047cc:	d902      	bls.n	80047d4 <NVIC_EncodePriority+0x30>
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	3b03      	subs	r3, #3
 80047d2:	e000      	b.n	80047d6 <NVIC_EncodePriority+0x32>
 80047d4:	2300      	movs	r3, #0
 80047d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047d8:	f04f 32ff 	mov.w	r2, #4294967295
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	fa02 f303 	lsl.w	r3, r2, r3
 80047e2:	43da      	mvns	r2, r3
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	401a      	ands	r2, r3
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047ec:	f04f 31ff 	mov.w	r1, #4294967295
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	fa01 f303 	lsl.w	r3, r1, r3
 80047f6:	43d9      	mvns	r1, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047fc:	4313      	orrs	r3, r2
         );
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3724      	adds	r7, #36	@ 0x24
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
	...

0800480c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	3b01      	subs	r3, #1
 8004818:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800481c:	d301      	bcc.n	8004822 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800481e:	2301      	movs	r3, #1
 8004820:	e00f      	b.n	8004842 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004822:	4a0a      	ldr	r2, [pc, #40]	@ (800484c <SysTick_Config+0x40>)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	3b01      	subs	r3, #1
 8004828:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800482a:	210f      	movs	r1, #15
 800482c:	f04f 30ff 	mov.w	r0, #4294967295
 8004830:	f7ff ff8e 	bl	8004750 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004834:	4b05      	ldr	r3, [pc, #20]	@ (800484c <SysTick_Config+0x40>)
 8004836:	2200      	movs	r2, #0
 8004838:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800483a:	4b04      	ldr	r3, [pc, #16]	@ (800484c <SysTick_Config+0x40>)
 800483c:	2207      	movs	r2, #7
 800483e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3708      	adds	r7, #8
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	e000e010 	.word	0xe000e010

08004850 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff ff05 	bl	8004668 <__NVIC_SetPriorityGrouping>
}
 800485e:	bf00      	nop
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004866:	b580      	push	{r7, lr}
 8004868:	b086      	sub	sp, #24
 800486a:	af00      	add	r7, sp, #0
 800486c:	4603      	mov	r3, r0
 800486e:	60b9      	str	r1, [r7, #8]
 8004870:	607a      	str	r2, [r7, #4]
 8004872:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004874:	2300      	movs	r3, #0
 8004876:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004878:	f7ff ff1a 	bl	80046b0 <__NVIC_GetPriorityGrouping>
 800487c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	68b9      	ldr	r1, [r7, #8]
 8004882:	6978      	ldr	r0, [r7, #20]
 8004884:	f7ff ff8e 	bl	80047a4 <NVIC_EncodePriority>
 8004888:	4602      	mov	r2, r0
 800488a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800488e:	4611      	mov	r1, r2
 8004890:	4618      	mov	r0, r3
 8004892:	f7ff ff5d 	bl	8004750 <__NVIC_SetPriority>
}
 8004896:	bf00      	nop
 8004898:	3718      	adds	r7, #24
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b082      	sub	sp, #8
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	4603      	mov	r3, r0
 80048a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff ff0d 	bl	80046cc <__NVIC_EnableIRQ>
}
 80048b2:	bf00      	nop
 80048b4:	3708      	adds	r7, #8
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b082      	sub	sp, #8
 80048be:	af00      	add	r7, sp, #0
 80048c0:	4603      	mov	r3, r0
 80048c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80048c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c8:	4618      	mov	r0, r3
 80048ca:	f7ff ff1d 	bl	8004708 <__NVIC_DisableIRQ>
}
 80048ce:	bf00      	nop
 80048d0:	3708      	adds	r7, #8
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b082      	sub	sp, #8
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7ff ff94 	bl	800480c <SysTick_Config>
 80048e4:	4603      	mov	r3, r0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
	...

080048f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b089      	sub	sp, #36	@ 0x24
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80048fa:	2300      	movs	r3, #0
 80048fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80048fe:	2300      	movs	r3, #0
 8004900:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004902:	2300      	movs	r3, #0
 8004904:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004906:	2300      	movs	r3, #0
 8004908:	61fb      	str	r3, [r7, #28]
 800490a:	e159      	b.n	8004bc0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800490c:	2201      	movs	r2, #1
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	fa02 f303 	lsl.w	r3, r2, r3
 8004914:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	697a      	ldr	r2, [r7, #20]
 800491c:	4013      	ands	r3, r2
 800491e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004920:	693a      	ldr	r2, [r7, #16]
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	429a      	cmp	r2, r3
 8004926:	f040 8148 	bne.w	8004bba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f003 0303 	and.w	r3, r3, #3
 8004932:	2b01      	cmp	r3, #1
 8004934:	d005      	beq.n	8004942 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800493e:	2b02      	cmp	r3, #2
 8004940:	d130      	bne.n	80049a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	005b      	lsls	r3, r3, #1
 800494c:	2203      	movs	r2, #3
 800494e:	fa02 f303 	lsl.w	r3, r2, r3
 8004952:	43db      	mvns	r3, r3
 8004954:	69ba      	ldr	r2, [r7, #24]
 8004956:	4013      	ands	r3, r2
 8004958:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	fa02 f303 	lsl.w	r3, r2, r3
 8004966:	69ba      	ldr	r2, [r7, #24]
 8004968:	4313      	orrs	r3, r2
 800496a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	69ba      	ldr	r2, [r7, #24]
 8004970:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004978:	2201      	movs	r2, #1
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	43db      	mvns	r3, r3
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	4013      	ands	r3, r2
 8004986:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	091b      	lsrs	r3, r3, #4
 800498e:	f003 0201 	and.w	r2, r3, #1
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	fa02 f303 	lsl.w	r3, r2, r3
 8004998:	69ba      	ldr	r2, [r7, #24]
 800499a:	4313      	orrs	r3, r2
 800499c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f003 0303 	and.w	r3, r3, #3
 80049ac:	2b03      	cmp	r3, #3
 80049ae:	d017      	beq.n	80049e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	2203      	movs	r2, #3
 80049bc:	fa02 f303 	lsl.w	r3, r2, r3
 80049c0:	43db      	mvns	r3, r3
 80049c2:	69ba      	ldr	r2, [r7, #24]
 80049c4:	4013      	ands	r3, r2
 80049c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	005b      	lsls	r3, r3, #1
 80049d0:	fa02 f303 	lsl.w	r3, r2, r3
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	69ba      	ldr	r2, [r7, #24]
 80049de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f003 0303 	and.w	r3, r3, #3
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d123      	bne.n	8004a34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	08da      	lsrs	r2, r3, #3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	3208      	adds	r2, #8
 80049f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	f003 0307 	and.w	r3, r3, #7
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	220f      	movs	r2, #15
 8004a04:	fa02 f303 	lsl.w	r3, r2, r3
 8004a08:	43db      	mvns	r3, r3
 8004a0a:	69ba      	ldr	r2, [r7, #24]
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	691a      	ldr	r2, [r3, #16]
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	08da      	lsrs	r2, r3, #3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	3208      	adds	r2, #8
 8004a2e:	69b9      	ldr	r1, [r7, #24]
 8004a30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	2203      	movs	r2, #3
 8004a40:	fa02 f303 	lsl.w	r3, r2, r3
 8004a44:	43db      	mvns	r3, r3
 8004a46:	69ba      	ldr	r2, [r7, #24]
 8004a48:	4013      	ands	r3, r2
 8004a4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f003 0203 	and.w	r2, r3, #3
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5c:	69ba      	ldr	r2, [r7, #24]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	f000 80a2 	beq.w	8004bba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a76:	2300      	movs	r3, #0
 8004a78:	60fb      	str	r3, [r7, #12]
 8004a7a:	4b57      	ldr	r3, [pc, #348]	@ (8004bd8 <HAL_GPIO_Init+0x2e8>)
 8004a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a7e:	4a56      	ldr	r2, [pc, #344]	@ (8004bd8 <HAL_GPIO_Init+0x2e8>)
 8004a80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a84:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a86:	4b54      	ldr	r3, [pc, #336]	@ (8004bd8 <HAL_GPIO_Init+0x2e8>)
 8004a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a8e:	60fb      	str	r3, [r7, #12]
 8004a90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004a92:	4a52      	ldr	r2, [pc, #328]	@ (8004bdc <HAL_GPIO_Init+0x2ec>)
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	089b      	lsrs	r3, r3, #2
 8004a98:	3302      	adds	r3, #2
 8004a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	f003 0303 	and.w	r3, r3, #3
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	220f      	movs	r2, #15
 8004aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004aae:	43db      	mvns	r3, r3
 8004ab0:	69ba      	ldr	r2, [r7, #24]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a49      	ldr	r2, [pc, #292]	@ (8004be0 <HAL_GPIO_Init+0x2f0>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d019      	beq.n	8004af2 <HAL_GPIO_Init+0x202>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a48      	ldr	r2, [pc, #288]	@ (8004be4 <HAL_GPIO_Init+0x2f4>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d013      	beq.n	8004aee <HAL_GPIO_Init+0x1fe>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a47      	ldr	r2, [pc, #284]	@ (8004be8 <HAL_GPIO_Init+0x2f8>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d00d      	beq.n	8004aea <HAL_GPIO_Init+0x1fa>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a46      	ldr	r2, [pc, #280]	@ (8004bec <HAL_GPIO_Init+0x2fc>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d007      	beq.n	8004ae6 <HAL_GPIO_Init+0x1f6>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a45      	ldr	r2, [pc, #276]	@ (8004bf0 <HAL_GPIO_Init+0x300>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d101      	bne.n	8004ae2 <HAL_GPIO_Init+0x1f2>
 8004ade:	2304      	movs	r3, #4
 8004ae0:	e008      	b.n	8004af4 <HAL_GPIO_Init+0x204>
 8004ae2:	2307      	movs	r3, #7
 8004ae4:	e006      	b.n	8004af4 <HAL_GPIO_Init+0x204>
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e004      	b.n	8004af4 <HAL_GPIO_Init+0x204>
 8004aea:	2302      	movs	r3, #2
 8004aec:	e002      	b.n	8004af4 <HAL_GPIO_Init+0x204>
 8004aee:	2301      	movs	r3, #1
 8004af0:	e000      	b.n	8004af4 <HAL_GPIO_Init+0x204>
 8004af2:	2300      	movs	r3, #0
 8004af4:	69fa      	ldr	r2, [r7, #28]
 8004af6:	f002 0203 	and.w	r2, r2, #3
 8004afa:	0092      	lsls	r2, r2, #2
 8004afc:	4093      	lsls	r3, r2
 8004afe:	69ba      	ldr	r2, [r7, #24]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b04:	4935      	ldr	r1, [pc, #212]	@ (8004bdc <HAL_GPIO_Init+0x2ec>)
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	089b      	lsrs	r3, r3, #2
 8004b0a:	3302      	adds	r3, #2
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004b12:	4b38      	ldr	r3, [pc, #224]	@ (8004bf4 <HAL_GPIO_Init+0x304>)
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	43db      	mvns	r3, r3
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	4013      	ands	r3, r2
 8004b20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004b36:	4a2f      	ldr	r2, [pc, #188]	@ (8004bf4 <HAL_GPIO_Init+0x304>)
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8004bf4 <HAL_GPIO_Init+0x304>)
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	43db      	mvns	r3, r3
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d003      	beq.n	8004b60 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004b60:	4a24      	ldr	r2, [pc, #144]	@ (8004bf4 <HAL_GPIO_Init+0x304>)
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004b66:	4b23      	ldr	r3, [pc, #140]	@ (8004bf4 <HAL_GPIO_Init+0x304>)
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	43db      	mvns	r3, r3
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	4013      	ands	r3, r2
 8004b74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d003      	beq.n	8004b8a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004b82:	69ba      	ldr	r2, [r7, #24]
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b8a:	4a1a      	ldr	r2, [pc, #104]	@ (8004bf4 <HAL_GPIO_Init+0x304>)
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b90:	4b18      	ldr	r3, [pc, #96]	@ (8004bf4 <HAL_GPIO_Init+0x304>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	43db      	mvns	r3, r3
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004bac:	69ba      	ldr	r2, [r7, #24]
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004bb4:	4a0f      	ldr	r2, [pc, #60]	@ (8004bf4 <HAL_GPIO_Init+0x304>)
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	61fb      	str	r3, [r7, #28]
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	2b0f      	cmp	r3, #15
 8004bc4:	f67f aea2 	bls.w	800490c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004bc8:	bf00      	nop
 8004bca:	bf00      	nop
 8004bcc:	3724      	adds	r7, #36	@ 0x24
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	40023800 	.word	0x40023800
 8004bdc:	40013800 	.word	0x40013800
 8004be0:	40020000 	.word	0x40020000
 8004be4:	40020400 	.word	0x40020400
 8004be8:	40020800 	.word	0x40020800
 8004bec:	40020c00 	.word	0x40020c00
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	40013c00 	.word	0x40013c00

08004bf8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	4603      	mov	r3, r0
 8004c00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004c02:	4b08      	ldr	r3, [pc, #32]	@ (8004c24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c04:	695a      	ldr	r2, [r3, #20]
 8004c06:	88fb      	ldrh	r3, [r7, #6]
 8004c08:	4013      	ands	r3, r2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d006      	beq.n	8004c1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c0e:	4a05      	ldr	r2, [pc, #20]	@ (8004c24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c10:	88fb      	ldrh	r3, [r7, #6]
 8004c12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c14:	88fb      	ldrh	r3, [r7, #6]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7ff fa8c 	bl	8004134 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c1c:	bf00      	nop
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	40013c00 	.word	0x40013c00

08004c28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d101      	bne.n	8004c3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e12b      	b.n	8004e92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d106      	bne.n	8004c54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f7ff faf6 	bl	8004240 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2224      	movs	r2, #36	@ 0x24
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0201 	bic.w	r2, r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c8c:	f001 fbf6 	bl	800647c <HAL_RCC_GetPCLK1Freq>
 8004c90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	4a81      	ldr	r2, [pc, #516]	@ (8004e9c <HAL_I2C_Init+0x274>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d807      	bhi.n	8004cac <HAL_I2C_Init+0x84>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4a80      	ldr	r2, [pc, #512]	@ (8004ea0 <HAL_I2C_Init+0x278>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	bf94      	ite	ls
 8004ca4:	2301      	movls	r3, #1
 8004ca6:	2300      	movhi	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	e006      	b.n	8004cba <HAL_I2C_Init+0x92>
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	4a7d      	ldr	r2, [pc, #500]	@ (8004ea4 <HAL_I2C_Init+0x27c>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	bf94      	ite	ls
 8004cb4:	2301      	movls	r3, #1
 8004cb6:	2300      	movhi	r3, #0
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e0e7      	b.n	8004e92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	4a78      	ldr	r2, [pc, #480]	@ (8004ea8 <HAL_I2C_Init+0x280>)
 8004cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cca:	0c9b      	lsrs	r3, r3, #18
 8004ccc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	4a6a      	ldr	r2, [pc, #424]	@ (8004e9c <HAL_I2C_Init+0x274>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d802      	bhi.n	8004cfc <HAL_I2C_Init+0xd4>
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	e009      	b.n	8004d10 <HAL_I2C_Init+0xe8>
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004d02:	fb02 f303 	mul.w	r3, r2, r3
 8004d06:	4a69      	ldr	r2, [pc, #420]	@ (8004eac <HAL_I2C_Init+0x284>)
 8004d08:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0c:	099b      	lsrs	r3, r3, #6
 8004d0e:	3301      	adds	r3, #1
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6812      	ldr	r2, [r2, #0]
 8004d14:	430b      	orrs	r3, r1
 8004d16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	69db      	ldr	r3, [r3, #28]
 8004d1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004d22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	495c      	ldr	r1, [pc, #368]	@ (8004e9c <HAL_I2C_Init+0x274>)
 8004d2c:	428b      	cmp	r3, r1
 8004d2e:	d819      	bhi.n	8004d64 <HAL_I2C_Init+0x13c>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	1e59      	subs	r1, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	005b      	lsls	r3, r3, #1
 8004d3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d3e:	1c59      	adds	r1, r3, #1
 8004d40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004d44:	400b      	ands	r3, r1
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d00a      	beq.n	8004d60 <HAL_I2C_Init+0x138>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	1e59      	subs	r1, r3, #1
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	005b      	lsls	r3, r3, #1
 8004d54:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d58:	3301      	adds	r3, #1
 8004d5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d5e:	e051      	b.n	8004e04 <HAL_I2C_Init+0x1dc>
 8004d60:	2304      	movs	r3, #4
 8004d62:	e04f      	b.n	8004e04 <HAL_I2C_Init+0x1dc>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d111      	bne.n	8004d90 <HAL_I2C_Init+0x168>
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	1e58      	subs	r0, r3, #1
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6859      	ldr	r1, [r3, #4]
 8004d74:	460b      	mov	r3, r1
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	440b      	add	r3, r1
 8004d7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d7e:	3301      	adds	r3, #1
 8004d80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	bf0c      	ite	eq
 8004d88:	2301      	moveq	r3, #1
 8004d8a:	2300      	movne	r3, #0
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	e012      	b.n	8004db6 <HAL_I2C_Init+0x18e>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	1e58      	subs	r0, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6859      	ldr	r1, [r3, #4]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	0099      	lsls	r1, r3, #2
 8004da0:	440b      	add	r3, r1
 8004da2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004da6:	3301      	adds	r3, #1
 8004da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	bf0c      	ite	eq
 8004db0:	2301      	moveq	r3, #1
 8004db2:	2300      	movne	r3, #0
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_I2C_Init+0x196>
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e022      	b.n	8004e04 <HAL_I2C_Init+0x1dc>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10e      	bne.n	8004de4 <HAL_I2C_Init+0x1bc>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	1e58      	subs	r0, r3, #1
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6859      	ldr	r1, [r3, #4]
 8004dce:	460b      	mov	r3, r1
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	440b      	add	r3, r1
 8004dd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dd8:	3301      	adds	r3, #1
 8004dda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004de2:	e00f      	b.n	8004e04 <HAL_I2C_Init+0x1dc>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	1e58      	subs	r0, r3, #1
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6859      	ldr	r1, [r3, #4]
 8004dec:	460b      	mov	r3, r1
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	440b      	add	r3, r1
 8004df2:	0099      	lsls	r1, r3, #2
 8004df4:	440b      	add	r3, r1
 8004df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e04:	6879      	ldr	r1, [r7, #4]
 8004e06:	6809      	ldr	r1, [r1, #0]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	69da      	ldr	r2, [r3, #28]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	431a      	orrs	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	430a      	orrs	r2, r1
 8004e26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004e32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	6911      	ldr	r1, [r2, #16]
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	68d2      	ldr	r2, [r2, #12]
 8004e3e:	4311      	orrs	r1, r2
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6812      	ldr	r2, [r2, #0]
 8004e44:	430b      	orrs	r3, r1
 8004e46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	695a      	ldr	r2, [r3, #20]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f042 0201 	orr.w	r2, r2, #1
 8004e72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	000186a0 	.word	0x000186a0
 8004ea0:	001e847f 	.word	0x001e847f
 8004ea4:	003d08ff 	.word	0x003d08ff
 8004ea8:	431bde83 	.word	0x431bde83
 8004eac:	10624dd3 	.word	0x10624dd3

08004eb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b088      	sub	sp, #32
 8004eb4:	af02      	add	r7, sp, #8
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	607a      	str	r2, [r7, #4]
 8004eba:	461a      	mov	r2, r3
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	817b      	strh	r3, [r7, #10]
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ec4:	f7ff fbc4 	bl	8004650 <HAL_GetTick>
 8004ec8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	f040 80e0 	bne.w	8005098 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	2319      	movs	r3, #25
 8004ede:	2201      	movs	r2, #1
 8004ee0:	4970      	ldr	r1, [pc, #448]	@ (80050a4 <HAL_I2C_Master_Transmit+0x1f4>)
 8004ee2:	68f8      	ldr	r0, [r7, #12]
 8004ee4:	f000 fc64 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004eee:	2302      	movs	r3, #2
 8004ef0:	e0d3      	b.n	800509a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d101      	bne.n	8004f00 <HAL_I2C_Master_Transmit+0x50>
 8004efc:	2302      	movs	r3, #2
 8004efe:	e0cc      	b.n	800509a <HAL_I2C_Master_Transmit+0x1ea>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0301 	and.w	r3, r3, #1
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d007      	beq.n	8004f26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f042 0201 	orr.w	r2, r2, #1
 8004f24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2221      	movs	r2, #33	@ 0x21
 8004f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2210      	movs	r2, #16
 8004f42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	893a      	ldrh	r2, [r7, #8]
 8004f56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f5c:	b29a      	uxth	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	4a50      	ldr	r2, [pc, #320]	@ (80050a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8004f66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f68:	8979      	ldrh	r1, [r7, #10]
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	6a3a      	ldr	r2, [r7, #32]
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f000 face 	bl	8005510 <I2C_MasterRequestWrite>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d001      	beq.n	8004f7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e08d      	b.n	800509a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f7e:	2300      	movs	r3, #0
 8004f80:	613b      	str	r3, [r7, #16]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	613b      	str	r3, [r7, #16]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	613b      	str	r3, [r7, #16]
 8004f92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004f94:	e066      	b.n	8005064 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f96:	697a      	ldr	r2, [r7, #20]
 8004f98:	6a39      	ldr	r1, [r7, #32]
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 fd22 	bl	80059e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00d      	beq.n	8004fc2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004faa:	2b04      	cmp	r3, #4
 8004fac:	d107      	bne.n	8004fbe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e06b      	b.n	800509a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc6:	781a      	ldrb	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd2:	1c5a      	adds	r2, r3, #1
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	f003 0304 	and.w	r3, r3, #4
 8004ffc:	2b04      	cmp	r3, #4
 8004ffe:	d11b      	bne.n	8005038 <HAL_I2C_Master_Transmit+0x188>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005004:	2b00      	cmp	r3, #0
 8005006:	d017      	beq.n	8005038 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500c:	781a      	ldrb	r2, [r3, #0]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005022:	b29b      	uxth	r3, r3
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005030:	3b01      	subs	r3, #1
 8005032:	b29a      	uxth	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	6a39      	ldr	r1, [r7, #32]
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f000 fd19 	bl	8005a74 <I2C_WaitOnBTFFlagUntilTimeout>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00d      	beq.n	8005064 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504c:	2b04      	cmp	r3, #4
 800504e:	d107      	bne.n	8005060 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800505e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e01a      	b.n	800509a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005068:	2b00      	cmp	r3, #0
 800506a:	d194      	bne.n	8004f96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800507a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2220      	movs	r2, #32
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005094:	2300      	movs	r3, #0
 8005096:	e000      	b.n	800509a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005098:	2302      	movs	r3, #2
  }
}
 800509a:	4618      	mov	r0, r3
 800509c:	3718      	adds	r7, #24
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	00100002 	.word	0x00100002
 80050a8:	ffff0000 	.word	0xffff0000

080050ac <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b08c      	sub	sp, #48	@ 0x30
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	607a      	str	r2, [r7, #4]
 80050b6:	461a      	mov	r2, r3
 80050b8:	460b      	mov	r3, r1
 80050ba:	817b      	strh	r3, [r7, #10]
 80050bc:	4613      	mov	r3, r2
 80050be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050c0:	f7ff fac6 	bl	8004650 <HAL_GetTick>
 80050c4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	2b20      	cmp	r3, #32
 80050d0:	f040 8217 	bne.w	8005502 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	2319      	movs	r3, #25
 80050da:	2201      	movs	r2, #1
 80050dc:	497c      	ldr	r1, [pc, #496]	@ (80052d0 <HAL_I2C_Master_Receive+0x224>)
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f000 fb66 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d001      	beq.n	80050ee <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80050ea:	2302      	movs	r3, #2
 80050ec:	e20a      	b.n	8005504 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d101      	bne.n	80050fc <HAL_I2C_Master_Receive+0x50>
 80050f8:	2302      	movs	r3, #2
 80050fa:	e203      	b.n	8005504 <HAL_I2C_Master_Receive+0x458>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b01      	cmp	r3, #1
 8005110:	d007      	beq.n	8005122 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0201 	orr.w	r2, r2, #1
 8005120:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005130:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2222      	movs	r2, #34	@ 0x22
 8005136:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2210      	movs	r2, #16
 800513e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	893a      	ldrh	r2, [r7, #8]
 8005152:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005158:	b29a      	uxth	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	4a5c      	ldr	r2, [pc, #368]	@ (80052d4 <HAL_I2C_Master_Receive+0x228>)
 8005162:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005164:	8979      	ldrh	r1, [r7, #10]
 8005166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005168:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f000 fa52 	bl	8005614 <I2C_MasterRequestRead>
 8005170:	4603      	mov	r3, r0
 8005172:	2b00      	cmp	r3, #0
 8005174:	d001      	beq.n	800517a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e1c4      	b.n	8005504 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800517e:	2b00      	cmp	r3, #0
 8005180:	d113      	bne.n	80051aa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005182:	2300      	movs	r3, #0
 8005184:	623b      	str	r3, [r7, #32]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	695b      	ldr	r3, [r3, #20]
 800518c:	623b      	str	r3, [r7, #32]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	623b      	str	r3, [r7, #32]
 8005196:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051a6:	601a      	str	r2, [r3, #0]
 80051a8:	e198      	b.n	80054dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d11b      	bne.n	80051ea <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681a      	ldr	r2, [r3, #0]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051c2:	2300      	movs	r3, #0
 80051c4:	61fb      	str	r3, [r7, #28]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695b      	ldr	r3, [r3, #20]
 80051cc:	61fb      	str	r3, [r7, #28]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	61fb      	str	r3, [r7, #28]
 80051d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	e178      	b.n	80054dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d11b      	bne.n	800522a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005200:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005210:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005212:	2300      	movs	r3, #0
 8005214:	61bb      	str	r3, [r7, #24]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	695b      	ldr	r3, [r3, #20]
 800521c:	61bb      	str	r3, [r7, #24]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	699b      	ldr	r3, [r3, #24]
 8005224:	61bb      	str	r3, [r7, #24]
 8005226:	69bb      	ldr	r3, [r7, #24]
 8005228:	e158      	b.n	80054dc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005238:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800523a:	2300      	movs	r3, #0
 800523c:	617b      	str	r3, [r7, #20]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	617b      	str	r3, [r7, #20]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	617b      	str	r3, [r7, #20]
 800524e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005250:	e144      	b.n	80054dc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005256:	2b03      	cmp	r3, #3
 8005258:	f200 80f1 	bhi.w	800543e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005260:	2b01      	cmp	r3, #1
 8005262:	d123      	bne.n	80052ac <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005266:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f000 fc4b 	bl	8005b04 <I2C_WaitOnRXNEFlagUntilTimeout>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d001      	beq.n	8005278 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e145      	b.n	8005504 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	691a      	ldr	r2, [r3, #16]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005294:	3b01      	subs	r3, #1
 8005296:	b29a      	uxth	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	3b01      	subs	r3, #1
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80052aa:	e117      	b.n	80054dc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d14e      	bne.n	8005352 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b6:	9300      	str	r3, [sp, #0]
 80052b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ba:	2200      	movs	r2, #0
 80052bc:	4906      	ldr	r1, [pc, #24]	@ (80052d8 <HAL_I2C_Master_Receive+0x22c>)
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 fa76 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d008      	beq.n	80052dc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e11a      	b.n	8005504 <HAL_I2C_Master_Receive+0x458>
 80052ce:	bf00      	nop
 80052d0:	00100002 	.word	0x00100002
 80052d4:	ffff0000 	.word	0xffff0000
 80052d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	691a      	ldr	r2, [r3, #16]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f6:	b2d2      	uxtb	r2, r2
 80052f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005308:	3b01      	subs	r3, #1
 800530a:	b29a      	uxth	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005314:	b29b      	uxth	r3, r3
 8005316:	3b01      	subs	r3, #1
 8005318:	b29a      	uxth	r2, r3
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	691a      	ldr	r2, [r3, #16]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005328:	b2d2      	uxtb	r2, r2
 800532a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005330:	1c5a      	adds	r2, r3, #1
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800533a:	3b01      	subs	r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b01      	subs	r3, #1
 800534a:	b29a      	uxth	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005350:	e0c4      	b.n	80054dc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005358:	2200      	movs	r2, #0
 800535a:	496c      	ldr	r1, [pc, #432]	@ (800550c <HAL_I2C_Master_Receive+0x460>)
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f000 fa27 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e0cb      	b.n	8005504 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800537a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	691a      	ldr	r2, [r3, #16]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005386:	b2d2      	uxtb	r2, r2
 8005388:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538e:	1c5a      	adds	r2, r3, #1
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005398:	3b01      	subs	r3, #1
 800539a:	b29a      	uxth	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	3b01      	subs	r3, #1
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b0:	9300      	str	r3, [sp, #0]
 80053b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b4:	2200      	movs	r2, #0
 80053b6:	4955      	ldr	r1, [pc, #340]	@ (800550c <HAL_I2C_Master_Receive+0x460>)
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	f000 f9f9 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e09d      	b.n	8005504 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	691a      	ldr	r2, [r3, #16]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e2:	b2d2      	uxtb	r2, r2
 80053e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053f4:	3b01      	subs	r3, #1
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005400:	b29b      	uxth	r3, r3
 8005402:	3b01      	subs	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	691a      	ldr	r2, [r3, #16]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005414:	b2d2      	uxtb	r2, r2
 8005416:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541c:	1c5a      	adds	r2, r3, #1
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005426:	3b01      	subs	r3, #1
 8005428:	b29a      	uxth	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005432:	b29b      	uxth	r3, r3
 8005434:	3b01      	subs	r3, #1
 8005436:	b29a      	uxth	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800543c:	e04e      	b.n	80054dc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800543e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005440:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005442:	68f8      	ldr	r0, [r7, #12]
 8005444:	f000 fb5e 	bl	8005b04 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e058      	b.n	8005504 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	691a      	ldr	r2, [r3, #16]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545c:	b2d2      	uxtb	r2, r2
 800545e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005464:	1c5a      	adds	r2, r3, #1
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800546e:	3b01      	subs	r3, #1
 8005470:	b29a      	uxth	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800547a:	b29b      	uxth	r3, r3
 800547c:	3b01      	subs	r3, #1
 800547e:	b29a      	uxth	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	f003 0304 	and.w	r3, r3, #4
 800548e:	2b04      	cmp	r3, #4
 8005490:	d124      	bne.n	80054dc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005496:	2b03      	cmp	r3, #3
 8005498:	d107      	bne.n	80054aa <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054a8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	691a      	ldr	r2, [r3, #16]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b4:	b2d2      	uxtb	r2, r2
 80054b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054bc:	1c5a      	adds	r2, r3, #1
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c6:	3b01      	subs	r3, #1
 80054c8:	b29a      	uxth	r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	3b01      	subs	r3, #1
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f47f aeb6 	bne.w	8005252 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2220      	movs	r2, #32
 80054ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80054fe:	2300      	movs	r3, #0
 8005500:	e000      	b.n	8005504 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005502:	2302      	movs	r3, #2
  }
}
 8005504:	4618      	mov	r0, r3
 8005506:	3728      	adds	r7, #40	@ 0x28
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}
 800550c:	00010004 	.word	0x00010004

08005510 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b088      	sub	sp, #32
 8005514:	af02      	add	r7, sp, #8
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	607a      	str	r2, [r7, #4]
 800551a:	603b      	str	r3, [r7, #0]
 800551c:	460b      	mov	r3, r1
 800551e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005524:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2b08      	cmp	r3, #8
 800552a:	d006      	beq.n	800553a <I2C_MasterRequestWrite+0x2a>
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d003      	beq.n	800553a <I2C_MasterRequestWrite+0x2a>
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005538:	d108      	bne.n	800554c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005548:	601a      	str	r2, [r3, #0]
 800554a:	e00b      	b.n	8005564 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005550:	2b12      	cmp	r3, #18
 8005552:	d107      	bne.n	8005564 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005562:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005570:	68f8      	ldr	r0, [r7, #12]
 8005572:	f000 f91d 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00d      	beq.n	8005598 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005586:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800558a:	d103      	bne.n	8005594 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005592:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005594:	2303      	movs	r3, #3
 8005596:	e035      	b.n	8005604 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055a0:	d108      	bne.n	80055b4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80055a2:	897b      	ldrh	r3, [r7, #10]
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	461a      	mov	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80055b0:	611a      	str	r2, [r3, #16]
 80055b2:	e01b      	b.n	80055ec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80055b4:	897b      	ldrh	r3, [r7, #10]
 80055b6:	11db      	asrs	r3, r3, #7
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	f003 0306 	and.w	r3, r3, #6
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	f063 030f 	orn	r3, r3, #15
 80055c4:	b2da      	uxtb	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	490e      	ldr	r1, [pc, #56]	@ (800560c <I2C_MasterRequestWrite+0xfc>)
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f000 f966 	bl	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e010      	b.n	8005604 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80055e2:	897b      	ldrh	r3, [r7, #10]
 80055e4:	b2da      	uxtb	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	4907      	ldr	r1, [pc, #28]	@ (8005610 <I2C_MasterRequestWrite+0x100>)
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 f956 	bl	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d001      	beq.n	8005602 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e000      	b.n	8005604 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005602:	2300      	movs	r3, #0
}
 8005604:	4618      	mov	r0, r3
 8005606:	3718      	adds	r7, #24
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	00010008 	.word	0x00010008
 8005610:	00010002 	.word	0x00010002

08005614 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b088      	sub	sp, #32
 8005618:	af02      	add	r7, sp, #8
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	607a      	str	r2, [r7, #4]
 800561e:	603b      	str	r3, [r7, #0]
 8005620:	460b      	mov	r3, r1
 8005622:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005628:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005638:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	2b08      	cmp	r3, #8
 800563e:	d006      	beq.n	800564e <I2C_MasterRequestRead+0x3a>
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	2b01      	cmp	r3, #1
 8005644:	d003      	beq.n	800564e <I2C_MasterRequestRead+0x3a>
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800564c:	d108      	bne.n	8005660 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	e00b      	b.n	8005678 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005664:	2b11      	cmp	r3, #17
 8005666:	d107      	bne.n	8005678 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005676:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005684:	68f8      	ldr	r0, [r7, #12]
 8005686:	f000 f893 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 800568a:	4603      	mov	r3, r0
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00d      	beq.n	80056ac <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800569a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800569e:	d103      	bne.n	80056a8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e079      	b.n	80057a0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056b4:	d108      	bne.n	80056c8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80056b6:	897b      	ldrh	r3, [r7, #10]
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	f043 0301 	orr.w	r3, r3, #1
 80056be:	b2da      	uxtb	r2, r3
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	611a      	str	r2, [r3, #16]
 80056c6:	e05f      	b.n	8005788 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80056c8:	897b      	ldrh	r3, [r7, #10]
 80056ca:	11db      	asrs	r3, r3, #7
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	f003 0306 	and.w	r3, r3, #6
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	f063 030f 	orn	r3, r3, #15
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	4930      	ldr	r1, [pc, #192]	@ (80057a8 <I2C_MasterRequestRead+0x194>)
 80056e6:	68f8      	ldr	r0, [r7, #12]
 80056e8:	f000 f8dc 	bl	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e054      	b.n	80057a0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80056f6:	897b      	ldrh	r3, [r7, #10]
 80056f8:	b2da      	uxtb	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	4929      	ldr	r1, [pc, #164]	@ (80057ac <I2C_MasterRequestRead+0x198>)
 8005706:	68f8      	ldr	r0, [r7, #12]
 8005708:	f000 f8cc 	bl	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e044      	b.n	80057a0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005716:	2300      	movs	r3, #0
 8005718:	613b      	str	r3, [r7, #16]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	695b      	ldr	r3, [r3, #20]
 8005720:	613b      	str	r3, [r7, #16]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	699b      	ldr	r3, [r3, #24]
 8005728:	613b      	str	r3, [r7, #16]
 800572a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800573a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f000 f831 	bl	80057b0 <I2C_WaitOnFlagUntilTimeout>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00d      	beq.n	8005770 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800575e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005762:	d103      	bne.n	800576c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800576a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 800576c:	2303      	movs	r3, #3
 800576e:	e017      	b.n	80057a0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005770:	897b      	ldrh	r3, [r7, #10]
 8005772:	11db      	asrs	r3, r3, #7
 8005774:	b2db      	uxtb	r3, r3
 8005776:	f003 0306 	and.w	r3, r3, #6
 800577a:	b2db      	uxtb	r3, r3
 800577c:	f063 030e 	orn	r3, r3, #14
 8005780:	b2da      	uxtb	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	4907      	ldr	r1, [pc, #28]	@ (80057ac <I2C_MasterRequestRead+0x198>)
 800578e:	68f8      	ldr	r0, [r7, #12]
 8005790:	f000 f888 	bl	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d001      	beq.n	800579e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e000      	b.n	80057a0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3718      	adds	r7, #24
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	00010008 	.word	0x00010008
 80057ac:	00010002 	.word	0x00010002

080057b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	603b      	str	r3, [r7, #0]
 80057bc:	4613      	mov	r3, r2
 80057be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057c0:	e048      	b.n	8005854 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c8:	d044      	beq.n	8005854 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057ca:	f7fe ff41 	bl	8004650 <HAL_GetTick>
 80057ce:	4602      	mov	r2, r0
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	1ad3      	subs	r3, r2, r3
 80057d4:	683a      	ldr	r2, [r7, #0]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d302      	bcc.n	80057e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d139      	bne.n	8005854 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	0c1b      	lsrs	r3, r3, #16
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d10d      	bne.n	8005806 <I2C_WaitOnFlagUntilTimeout+0x56>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	43da      	mvns	r2, r3
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	4013      	ands	r3, r2
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	bf0c      	ite	eq
 80057fc:	2301      	moveq	r3, #1
 80057fe:	2300      	movne	r3, #0
 8005800:	b2db      	uxtb	r3, r3
 8005802:	461a      	mov	r2, r3
 8005804:	e00c      	b.n	8005820 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	43da      	mvns	r2, r3
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	4013      	ands	r3, r2
 8005812:	b29b      	uxth	r3, r3
 8005814:	2b00      	cmp	r3, #0
 8005816:	bf0c      	ite	eq
 8005818:	2301      	moveq	r3, #1
 800581a:	2300      	movne	r3, #0
 800581c:	b2db      	uxtb	r3, r3
 800581e:	461a      	mov	r2, r3
 8005820:	79fb      	ldrb	r3, [r7, #7]
 8005822:	429a      	cmp	r2, r3
 8005824:	d116      	bne.n	8005854 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2220      	movs	r2, #32
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005840:	f043 0220 	orr.w	r2, r3, #32
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e023      	b.n	800589c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	0c1b      	lsrs	r3, r3, #16
 8005858:	b2db      	uxtb	r3, r3
 800585a:	2b01      	cmp	r3, #1
 800585c:	d10d      	bne.n	800587a <I2C_WaitOnFlagUntilTimeout+0xca>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	695b      	ldr	r3, [r3, #20]
 8005864:	43da      	mvns	r2, r3
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	4013      	ands	r3, r2
 800586a:	b29b      	uxth	r3, r3
 800586c:	2b00      	cmp	r3, #0
 800586e:	bf0c      	ite	eq
 8005870:	2301      	moveq	r3, #1
 8005872:	2300      	movne	r3, #0
 8005874:	b2db      	uxtb	r3, r3
 8005876:	461a      	mov	r2, r3
 8005878:	e00c      	b.n	8005894 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	43da      	mvns	r2, r3
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	4013      	ands	r3, r2
 8005886:	b29b      	uxth	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	bf0c      	ite	eq
 800588c:	2301      	moveq	r3, #1
 800588e:	2300      	movne	r3, #0
 8005890:	b2db      	uxtb	r3, r3
 8005892:	461a      	mov	r2, r3
 8005894:	79fb      	ldrb	r3, [r7, #7]
 8005896:	429a      	cmp	r2, r3
 8005898:	d093      	beq.n	80057c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
 80058b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058b2:	e071      	b.n	8005998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058c2:	d123      	bne.n	800590c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2220      	movs	r2, #32
 80058e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f8:	f043 0204 	orr.w	r2, r3, #4
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e067      	b.n	80059dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005912:	d041      	beq.n	8005998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005914:	f7fe fe9c 	bl	8004650 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	687a      	ldr	r2, [r7, #4]
 8005920:	429a      	cmp	r2, r3
 8005922:	d302      	bcc.n	800592a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d136      	bne.n	8005998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	0c1b      	lsrs	r3, r3, #16
 800592e:	b2db      	uxtb	r3, r3
 8005930:	2b01      	cmp	r3, #1
 8005932:	d10c      	bne.n	800594e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	43da      	mvns	r2, r3
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	4013      	ands	r3, r2
 8005940:	b29b      	uxth	r3, r3
 8005942:	2b00      	cmp	r3, #0
 8005944:	bf14      	ite	ne
 8005946:	2301      	movne	r3, #1
 8005948:	2300      	moveq	r3, #0
 800594a:	b2db      	uxtb	r3, r3
 800594c:	e00b      	b.n	8005966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	43da      	mvns	r2, r3
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	4013      	ands	r3, r2
 800595a:	b29b      	uxth	r3, r3
 800595c:	2b00      	cmp	r3, #0
 800595e:	bf14      	ite	ne
 8005960:	2301      	movne	r3, #1
 8005962:	2300      	moveq	r3, #0
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b00      	cmp	r3, #0
 8005968:	d016      	beq.n	8005998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2220      	movs	r2, #32
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005984:	f043 0220 	orr.w	r2, r3, #32
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	e021      	b.n	80059dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	0c1b      	lsrs	r3, r3, #16
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d10c      	bne.n	80059bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	695b      	ldr	r3, [r3, #20]
 80059a8:	43da      	mvns	r2, r3
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	4013      	ands	r3, r2
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	bf14      	ite	ne
 80059b4:	2301      	movne	r3, #1
 80059b6:	2300      	moveq	r3, #0
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	e00b      	b.n	80059d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	43da      	mvns	r2, r3
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	4013      	ands	r3, r2
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	bf14      	ite	ne
 80059ce:	2301      	movne	r3, #1
 80059d0:	2300      	moveq	r3, #0
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f47f af6d 	bne.w	80058b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059f0:	e034      	b.n	8005a5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f000 f8e3 	bl	8005bbe <I2C_IsAcknowledgeFailed>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d001      	beq.n	8005a02 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e034      	b.n	8005a6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a08:	d028      	beq.n	8005a5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a0a:	f7fe fe21 	bl	8004650 <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	1ad3      	subs	r3, r2, r3
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d302      	bcc.n	8005a20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d11d      	bne.n	8005a5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a2a:	2b80      	cmp	r3, #128	@ 0x80
 8005a2c:	d016      	beq.n	8005a5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2220      	movs	r2, #32
 8005a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a48:	f043 0220 	orr.w	r2, r3, #32
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e007      	b.n	8005a6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a66:	2b80      	cmp	r3, #128	@ 0x80
 8005a68:	d1c3      	bne.n	80059f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a80:	e034      	b.n	8005aec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f000 f89b 	bl	8005bbe <I2C_IsAcknowledgeFailed>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e034      	b.n	8005afc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a98:	d028      	beq.n	8005aec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a9a:	f7fe fdd9 	bl	8004650 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d302      	bcc.n	8005ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d11d      	bne.n	8005aec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	f003 0304 	and.w	r3, r3, #4
 8005aba:	2b04      	cmp	r3, #4
 8005abc:	d016      	beq.n	8005aec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2220      	movs	r2, #32
 8005ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad8:	f043 0220 	orr.w	r2, r3, #32
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e007      	b.n	8005afc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	f003 0304 	and.w	r3, r3, #4
 8005af6:	2b04      	cmp	r3, #4
 8005af8:	d1c3      	bne.n	8005a82 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b10:	e049      	b.n	8005ba6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	695b      	ldr	r3, [r3, #20]
 8005b18:	f003 0310 	and.w	r3, r3, #16
 8005b1c:	2b10      	cmp	r3, #16
 8005b1e:	d119      	bne.n	8005b54 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f06f 0210 	mvn.w	r2, #16
 8005b28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2220      	movs	r2, #32
 8005b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e030      	b.n	8005bb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b54:	f7fe fd7c 	bl	8004650 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d302      	bcc.n	8005b6a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d11d      	bne.n	8005ba6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	695b      	ldr	r3, [r3, #20]
 8005b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b74:	2b40      	cmp	r3, #64	@ 0x40
 8005b76:	d016      	beq.n	8005ba6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2220      	movs	r2, #32
 8005b82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b92:	f043 0220 	orr.w	r2, r3, #32
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e007      	b.n	8005bb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	695b      	ldr	r3, [r3, #20]
 8005bac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb0:	2b40      	cmp	r3, #64	@ 0x40
 8005bb2:	d1ae      	bne.n	8005b12 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3710      	adds	r7, #16
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	b083      	sub	sp, #12
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bd4:	d11b      	bne.n	8005c0e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005bde:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfa:	f043 0204 	orr.w	r2, r3, #4
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e000      	b.n	8005c10 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b086      	sub	sp, #24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d101      	bne.n	8005c2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e267      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d075      	beq.n	8005d26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005c3a:	4b88      	ldr	r3, [pc, #544]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f003 030c 	and.w	r3, r3, #12
 8005c42:	2b04      	cmp	r3, #4
 8005c44:	d00c      	beq.n	8005c60 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c46:	4b85      	ldr	r3, [pc, #532]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005c4e:	2b08      	cmp	r3, #8
 8005c50:	d112      	bne.n	8005c78 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c52:	4b82      	ldr	r3, [pc, #520]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c5e:	d10b      	bne.n	8005c78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c60:	4b7e      	ldr	r3, [pc, #504]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d05b      	beq.n	8005d24 <HAL_RCC_OscConfig+0x108>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d157      	bne.n	8005d24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e242      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c80:	d106      	bne.n	8005c90 <HAL_RCC_OscConfig+0x74>
 8005c82:	4b76      	ldr	r3, [pc, #472]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a75      	ldr	r2, [pc, #468]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005c88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c8c:	6013      	str	r3, [r2, #0]
 8005c8e:	e01d      	b.n	8005ccc <HAL_RCC_OscConfig+0xb0>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c98:	d10c      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x98>
 8005c9a:	4b70      	ldr	r3, [pc, #448]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a6f      	ldr	r2, [pc, #444]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005ca0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ca4:	6013      	str	r3, [r2, #0]
 8005ca6:	4b6d      	ldr	r3, [pc, #436]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a6c      	ldr	r2, [pc, #432]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005cac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cb0:	6013      	str	r3, [r2, #0]
 8005cb2:	e00b      	b.n	8005ccc <HAL_RCC_OscConfig+0xb0>
 8005cb4:	4b69      	ldr	r3, [pc, #420]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a68      	ldr	r2, [pc, #416]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005cba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cbe:	6013      	str	r3, [r2, #0]
 8005cc0:	4b66      	ldr	r3, [pc, #408]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a65      	ldr	r2, [pc, #404]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005cc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d013      	beq.n	8005cfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cd4:	f7fe fcbc 	bl	8004650 <HAL_GetTick>
 8005cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cda:	e008      	b.n	8005cee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cdc:	f7fe fcb8 	bl	8004650 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	2b64      	cmp	r3, #100	@ 0x64
 8005ce8:	d901      	bls.n	8005cee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005cea:	2303      	movs	r3, #3
 8005cec:	e207      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cee:	4b5b      	ldr	r3, [pc, #364]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d0f0      	beq.n	8005cdc <HAL_RCC_OscConfig+0xc0>
 8005cfa:	e014      	b.n	8005d26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cfc:	f7fe fca8 	bl	8004650 <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d02:	e008      	b.n	8005d16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d04:	f7fe fca4 	bl	8004650 <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	2b64      	cmp	r3, #100	@ 0x64
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e1f3      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d16:	4b51      	ldr	r3, [pc, #324]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1f0      	bne.n	8005d04 <HAL_RCC_OscConfig+0xe8>
 8005d22:	e000      	b.n	8005d26 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0302 	and.w	r3, r3, #2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d063      	beq.n	8005dfa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005d32:	4b4a      	ldr	r3, [pc, #296]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	f003 030c 	and.w	r3, r3, #12
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00b      	beq.n	8005d56 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d3e:	4b47      	ldr	r3, [pc, #284]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005d46:	2b08      	cmp	r3, #8
 8005d48:	d11c      	bne.n	8005d84 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d4a:	4b44      	ldr	r3, [pc, #272]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d116      	bne.n	8005d84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d56:	4b41      	ldr	r3, [pc, #260]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 0302 	and.w	r3, r3, #2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d005      	beq.n	8005d6e <HAL_RCC_OscConfig+0x152>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d001      	beq.n	8005d6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e1c7      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d6e:	4b3b      	ldr	r3, [pc, #236]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	00db      	lsls	r3, r3, #3
 8005d7c:	4937      	ldr	r1, [pc, #220]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d82:	e03a      	b.n	8005dfa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d020      	beq.n	8005dce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d8c:	4b34      	ldr	r3, [pc, #208]	@ (8005e60 <HAL_RCC_OscConfig+0x244>)
 8005d8e:	2201      	movs	r2, #1
 8005d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d92:	f7fe fc5d 	bl	8004650 <HAL_GetTick>
 8005d96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d98:	e008      	b.n	8005dac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d9a:	f7fe fc59 	bl	8004650 <HAL_GetTick>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	d901      	bls.n	8005dac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e1a8      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dac:	4b2b      	ldr	r3, [pc, #172]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 0302 	and.w	r3, r3, #2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d0f0      	beq.n	8005d9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005db8:	4b28      	ldr	r3, [pc, #160]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	00db      	lsls	r3, r3, #3
 8005dc6:	4925      	ldr	r1, [pc, #148]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	600b      	str	r3, [r1, #0]
 8005dcc:	e015      	b.n	8005dfa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dce:	4b24      	ldr	r3, [pc, #144]	@ (8005e60 <HAL_RCC_OscConfig+0x244>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dd4:	f7fe fc3c 	bl	8004650 <HAL_GetTick>
 8005dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dda:	e008      	b.n	8005dee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ddc:	f7fe fc38 	bl	8004650 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e187      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dee:	4b1b      	ldr	r3, [pc, #108]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1f0      	bne.n	8005ddc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0308 	and.w	r3, r3, #8
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d036      	beq.n	8005e74 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d016      	beq.n	8005e3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e0e:	4b15      	ldr	r3, [pc, #84]	@ (8005e64 <HAL_RCC_OscConfig+0x248>)
 8005e10:	2201      	movs	r2, #1
 8005e12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e14:	f7fe fc1c 	bl	8004650 <HAL_GetTick>
 8005e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e1a:	e008      	b.n	8005e2e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e1c:	f7fe fc18 	bl	8004650 <HAL_GetTick>
 8005e20:	4602      	mov	r2, r0
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	1ad3      	subs	r3, r2, r3
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d901      	bls.n	8005e2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e167      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e5c <HAL_RCC_OscConfig+0x240>)
 8005e30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d0f0      	beq.n	8005e1c <HAL_RCC_OscConfig+0x200>
 8005e3a:	e01b      	b.n	8005e74 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e3c:	4b09      	ldr	r3, [pc, #36]	@ (8005e64 <HAL_RCC_OscConfig+0x248>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e42:	f7fe fc05 	bl	8004650 <HAL_GetTick>
 8005e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e48:	e00e      	b.n	8005e68 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e4a:	f7fe fc01 	bl	8004650 <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d907      	bls.n	8005e68 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e150      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	42470000 	.word	0x42470000
 8005e64:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e68:	4b88      	ldr	r3, [pc, #544]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005e6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e6c:	f003 0302 	and.w	r3, r3, #2
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d1ea      	bne.n	8005e4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0304 	and.w	r3, r3, #4
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f000 8097 	beq.w	8005fb0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e82:	2300      	movs	r3, #0
 8005e84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e86:	4b81      	ldr	r3, [pc, #516]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d10f      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e92:	2300      	movs	r3, #0
 8005e94:	60bb      	str	r3, [r7, #8]
 8005e96:	4b7d      	ldr	r3, [pc, #500]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9a:	4a7c      	ldr	r2, [pc, #496]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005e9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ea0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ea2:	4b7a      	ldr	r3, [pc, #488]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eaa:	60bb      	str	r3, [r7, #8]
 8005eac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eb2:	4b77      	ldr	r3, [pc, #476]	@ (8006090 <HAL_RCC_OscConfig+0x474>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d118      	bne.n	8005ef0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ebe:	4b74      	ldr	r3, [pc, #464]	@ (8006090 <HAL_RCC_OscConfig+0x474>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a73      	ldr	r2, [pc, #460]	@ (8006090 <HAL_RCC_OscConfig+0x474>)
 8005ec4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ec8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eca:	f7fe fbc1 	bl	8004650 <HAL_GetTick>
 8005ece:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ed0:	e008      	b.n	8005ee4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ed2:	f7fe fbbd 	bl	8004650 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	1ad3      	subs	r3, r2, r3
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d901      	bls.n	8005ee4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e10c      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee4:	4b6a      	ldr	r3, [pc, #424]	@ (8006090 <HAL_RCC_OscConfig+0x474>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d0f0      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d106      	bne.n	8005f06 <HAL_RCC_OscConfig+0x2ea>
 8005ef8:	4b64      	ldr	r3, [pc, #400]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005efc:	4a63      	ldr	r2, [pc, #396]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005efe:	f043 0301 	orr.w	r3, r3, #1
 8005f02:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f04:	e01c      	b.n	8005f40 <HAL_RCC_OscConfig+0x324>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	2b05      	cmp	r3, #5
 8005f0c:	d10c      	bne.n	8005f28 <HAL_RCC_OscConfig+0x30c>
 8005f0e:	4b5f      	ldr	r3, [pc, #380]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f12:	4a5e      	ldr	r2, [pc, #376]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f14:	f043 0304 	orr.w	r3, r3, #4
 8005f18:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f1a:	4b5c      	ldr	r3, [pc, #368]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f1e:	4a5b      	ldr	r2, [pc, #364]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f20:	f043 0301 	orr.w	r3, r3, #1
 8005f24:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f26:	e00b      	b.n	8005f40 <HAL_RCC_OscConfig+0x324>
 8005f28:	4b58      	ldr	r3, [pc, #352]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f2c:	4a57      	ldr	r2, [pc, #348]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f2e:	f023 0301 	bic.w	r3, r3, #1
 8005f32:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f34:	4b55      	ldr	r3, [pc, #340]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f38:	4a54      	ldr	r2, [pc, #336]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f3a:	f023 0304 	bic.w	r3, r3, #4
 8005f3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d015      	beq.n	8005f74 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f48:	f7fe fb82 	bl	8004650 <HAL_GetTick>
 8005f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f4e:	e00a      	b.n	8005f66 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f50:	f7fe fb7e 	bl	8004650 <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d901      	bls.n	8005f66 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f62:	2303      	movs	r3, #3
 8005f64:	e0cb      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f66:	4b49      	ldr	r3, [pc, #292]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f6a:	f003 0302 	and.w	r3, r3, #2
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d0ee      	beq.n	8005f50 <HAL_RCC_OscConfig+0x334>
 8005f72:	e014      	b.n	8005f9e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f74:	f7fe fb6c 	bl	8004650 <HAL_GetTick>
 8005f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f7a:	e00a      	b.n	8005f92 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f7c:	f7fe fb68 	bl	8004650 <HAL_GetTick>
 8005f80:	4602      	mov	r2, r0
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d901      	bls.n	8005f92 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005f8e:	2303      	movs	r3, #3
 8005f90:	e0b5      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f92:	4b3e      	ldr	r3, [pc, #248]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f96:	f003 0302 	and.w	r3, r3, #2
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d1ee      	bne.n	8005f7c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005f9e:	7dfb      	ldrb	r3, [r7, #23]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d105      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fa4:	4b39      	ldr	r3, [pc, #228]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa8:	4a38      	ldr	r2, [pc, #224]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005faa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	699b      	ldr	r3, [r3, #24]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f000 80a1 	beq.w	80060fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fba:	4b34      	ldr	r3, [pc, #208]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f003 030c 	and.w	r3, r3, #12
 8005fc2:	2b08      	cmp	r3, #8
 8005fc4:	d05c      	beq.n	8006080 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	2b02      	cmp	r3, #2
 8005fcc:	d141      	bne.n	8006052 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fce:	4b31      	ldr	r3, [pc, #196]	@ (8006094 <HAL_RCC_OscConfig+0x478>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fd4:	f7fe fb3c 	bl	8004650 <HAL_GetTick>
 8005fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fda:	e008      	b.n	8005fee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fdc:	f7fe fb38 	bl	8004650 <HAL_GetTick>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	1ad3      	subs	r3, r2, r3
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	d901      	bls.n	8005fee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e087      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fee:	4b27      	ldr	r3, [pc, #156]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1f0      	bne.n	8005fdc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	69da      	ldr	r2, [r3, #28]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	431a      	orrs	r2, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006008:	019b      	lsls	r3, r3, #6
 800600a:	431a      	orrs	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006010:	085b      	lsrs	r3, r3, #1
 8006012:	3b01      	subs	r3, #1
 8006014:	041b      	lsls	r3, r3, #16
 8006016:	431a      	orrs	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800601c:	061b      	lsls	r3, r3, #24
 800601e:	491b      	ldr	r1, [pc, #108]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8006020:	4313      	orrs	r3, r2
 8006022:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006024:	4b1b      	ldr	r3, [pc, #108]	@ (8006094 <HAL_RCC_OscConfig+0x478>)
 8006026:	2201      	movs	r2, #1
 8006028:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800602a:	f7fe fb11 	bl	8004650 <HAL_GetTick>
 800602e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006030:	e008      	b.n	8006044 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006032:	f7fe fb0d 	bl	8004650 <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	2b02      	cmp	r3, #2
 800603e:	d901      	bls.n	8006044 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006040:	2303      	movs	r3, #3
 8006042:	e05c      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006044:	4b11      	ldr	r3, [pc, #68]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800604c:	2b00      	cmp	r3, #0
 800604e:	d0f0      	beq.n	8006032 <HAL_RCC_OscConfig+0x416>
 8006050:	e054      	b.n	80060fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006052:	4b10      	ldr	r3, [pc, #64]	@ (8006094 <HAL_RCC_OscConfig+0x478>)
 8006054:	2200      	movs	r2, #0
 8006056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006058:	f7fe fafa 	bl	8004650 <HAL_GetTick>
 800605c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800605e:	e008      	b.n	8006072 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006060:	f7fe faf6 	bl	8004650 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d901      	bls.n	8006072 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e045      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006072:	4b06      	ldr	r3, [pc, #24]	@ (800608c <HAL_RCC_OscConfig+0x470>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1f0      	bne.n	8006060 <HAL_RCC_OscConfig+0x444>
 800607e:	e03d      	b.n	80060fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	2b01      	cmp	r3, #1
 8006086:	d107      	bne.n	8006098 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e038      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
 800608c:	40023800 	.word	0x40023800
 8006090:	40007000 	.word	0x40007000
 8006094:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006098:	4b1b      	ldr	r3, [pc, #108]	@ (8006108 <HAL_RCC_OscConfig+0x4ec>)
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d028      	beq.n	80060f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d121      	bne.n	80060f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060be:	429a      	cmp	r2, r3
 80060c0:	d11a      	bne.n	80060f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060c2:	68fa      	ldr	r2, [r7, #12]
 80060c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80060c8:	4013      	ands	r3, r2
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d111      	bne.n	80060f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060de:	085b      	lsrs	r3, r3, #1
 80060e0:	3b01      	subs	r3, #1
 80060e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d107      	bne.n	80060f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d001      	beq.n	80060fc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	e000      	b.n	80060fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3718      	adds	r7, #24
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	40023800 	.word	0x40023800

0800610c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d101      	bne.n	8006120 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e0cc      	b.n	80062ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006120:	4b68      	ldr	r3, [pc, #416]	@ (80062c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f003 0307 	and.w	r3, r3, #7
 8006128:	683a      	ldr	r2, [r7, #0]
 800612a:	429a      	cmp	r2, r3
 800612c:	d90c      	bls.n	8006148 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800612e:	4b65      	ldr	r3, [pc, #404]	@ (80062c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006130:	683a      	ldr	r2, [r7, #0]
 8006132:	b2d2      	uxtb	r2, r2
 8006134:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006136:	4b63      	ldr	r3, [pc, #396]	@ (80062c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0307 	and.w	r3, r3, #7
 800613e:	683a      	ldr	r2, [r7, #0]
 8006140:	429a      	cmp	r2, r3
 8006142:	d001      	beq.n	8006148 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e0b8      	b.n	80062ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0302 	and.w	r3, r3, #2
 8006150:	2b00      	cmp	r3, #0
 8006152:	d020      	beq.n	8006196 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0304 	and.w	r3, r3, #4
 800615c:	2b00      	cmp	r3, #0
 800615e:	d005      	beq.n	800616c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006160:	4b59      	ldr	r3, [pc, #356]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	4a58      	ldr	r2, [pc, #352]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006166:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800616a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0308 	and.w	r3, r3, #8
 8006174:	2b00      	cmp	r3, #0
 8006176:	d005      	beq.n	8006184 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006178:	4b53      	ldr	r3, [pc, #332]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	4a52      	ldr	r2, [pc, #328]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 800617e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006182:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006184:	4b50      	ldr	r3, [pc, #320]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	494d      	ldr	r1, [pc, #308]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006192:	4313      	orrs	r3, r2
 8006194:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d044      	beq.n	800622c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d107      	bne.n	80061ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061aa:	4b47      	ldr	r3, [pc, #284]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d119      	bne.n	80061ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061b6:	2301      	movs	r3, #1
 80061b8:	e07f      	b.n	80062ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d003      	beq.n	80061ca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061c6:	2b03      	cmp	r3, #3
 80061c8:	d107      	bne.n	80061da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061ca:	4b3f      	ldr	r3, [pc, #252]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d109      	bne.n	80061ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e06f      	b.n	80062ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061da:	4b3b      	ldr	r3, [pc, #236]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 0302 	and.w	r3, r3, #2
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d101      	bne.n	80061ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	e067      	b.n	80062ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061ea:	4b37      	ldr	r3, [pc, #220]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f023 0203 	bic.w	r2, r3, #3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	4934      	ldr	r1, [pc, #208]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 80061f8:	4313      	orrs	r3, r2
 80061fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061fc:	f7fe fa28 	bl	8004650 <HAL_GetTick>
 8006200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006202:	e00a      	b.n	800621a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006204:	f7fe fa24 	bl	8004650 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006212:	4293      	cmp	r3, r2
 8006214:	d901      	bls.n	800621a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006216:	2303      	movs	r3, #3
 8006218:	e04f      	b.n	80062ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800621a:	4b2b      	ldr	r3, [pc, #172]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f003 020c 	and.w	r2, r3, #12
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	429a      	cmp	r2, r3
 800622a:	d1eb      	bne.n	8006204 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800622c:	4b25      	ldr	r3, [pc, #148]	@ (80062c4 <HAL_RCC_ClockConfig+0x1b8>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 0307 	and.w	r3, r3, #7
 8006234:	683a      	ldr	r2, [r7, #0]
 8006236:	429a      	cmp	r2, r3
 8006238:	d20c      	bcs.n	8006254 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800623a:	4b22      	ldr	r3, [pc, #136]	@ (80062c4 <HAL_RCC_ClockConfig+0x1b8>)
 800623c:	683a      	ldr	r2, [r7, #0]
 800623e:	b2d2      	uxtb	r2, r2
 8006240:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006242:	4b20      	ldr	r3, [pc, #128]	@ (80062c4 <HAL_RCC_ClockConfig+0x1b8>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0307 	and.w	r3, r3, #7
 800624a:	683a      	ldr	r2, [r7, #0]
 800624c:	429a      	cmp	r2, r3
 800624e:	d001      	beq.n	8006254 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006250:	2301      	movs	r3, #1
 8006252:	e032      	b.n	80062ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0304 	and.w	r3, r3, #4
 800625c:	2b00      	cmp	r3, #0
 800625e:	d008      	beq.n	8006272 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006260:	4b19      	ldr	r3, [pc, #100]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	4916      	ldr	r1, [pc, #88]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 800626e:	4313      	orrs	r3, r2
 8006270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 0308 	and.w	r3, r3, #8
 800627a:	2b00      	cmp	r3, #0
 800627c:	d009      	beq.n	8006292 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800627e:	4b12      	ldr	r3, [pc, #72]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	00db      	lsls	r3, r3, #3
 800628c:	490e      	ldr	r1, [pc, #56]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 800628e:	4313      	orrs	r3, r2
 8006290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006292:	f000 f821 	bl	80062d8 <HAL_RCC_GetSysClockFreq>
 8006296:	4602      	mov	r2, r0
 8006298:	4b0b      	ldr	r3, [pc, #44]	@ (80062c8 <HAL_RCC_ClockConfig+0x1bc>)
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	091b      	lsrs	r3, r3, #4
 800629e:	f003 030f 	and.w	r3, r3, #15
 80062a2:	490a      	ldr	r1, [pc, #40]	@ (80062cc <HAL_RCC_ClockConfig+0x1c0>)
 80062a4:	5ccb      	ldrb	r3, [r1, r3]
 80062a6:	fa22 f303 	lsr.w	r3, r2, r3
 80062aa:	4a09      	ldr	r2, [pc, #36]	@ (80062d0 <HAL_RCC_ClockConfig+0x1c4>)
 80062ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80062ae:	4b09      	ldr	r3, [pc, #36]	@ (80062d4 <HAL_RCC_ClockConfig+0x1c8>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4618      	mov	r0, r3
 80062b4:	f7fe f988 	bl	80045c8 <HAL_InitTick>

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3710      	adds	r7, #16
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40023c00 	.word	0x40023c00
 80062c8:	40023800 	.word	0x40023800
 80062cc:	0800f8ac 	.word	0x0800f8ac
 80062d0:	20000000 	.word	0x20000000
 80062d4:	20000004 	.word	0x20000004

080062d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062dc:	b090      	sub	sp, #64	@ 0x40
 80062de:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80062e0:	2300      	movs	r3, #0
 80062e2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80062e8:	2300      	movs	r3, #0
 80062ea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80062ec:	2300      	movs	r3, #0
 80062ee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062f0:	4b59      	ldr	r3, [pc, #356]	@ (8006458 <HAL_RCC_GetSysClockFreq+0x180>)
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f003 030c 	and.w	r3, r3, #12
 80062f8:	2b08      	cmp	r3, #8
 80062fa:	d00d      	beq.n	8006318 <HAL_RCC_GetSysClockFreq+0x40>
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	f200 80a1 	bhi.w	8006444 <HAL_RCC_GetSysClockFreq+0x16c>
 8006302:	2b00      	cmp	r3, #0
 8006304:	d002      	beq.n	800630c <HAL_RCC_GetSysClockFreq+0x34>
 8006306:	2b04      	cmp	r3, #4
 8006308:	d003      	beq.n	8006312 <HAL_RCC_GetSysClockFreq+0x3a>
 800630a:	e09b      	b.n	8006444 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800630c:	4b53      	ldr	r3, [pc, #332]	@ (800645c <HAL_RCC_GetSysClockFreq+0x184>)
 800630e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006310:	e09b      	b.n	800644a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006312:	4b53      	ldr	r3, [pc, #332]	@ (8006460 <HAL_RCC_GetSysClockFreq+0x188>)
 8006314:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006316:	e098      	b.n	800644a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006318:	4b4f      	ldr	r3, [pc, #316]	@ (8006458 <HAL_RCC_GetSysClockFreq+0x180>)
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006320:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006322:	4b4d      	ldr	r3, [pc, #308]	@ (8006458 <HAL_RCC_GetSysClockFreq+0x180>)
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800632a:	2b00      	cmp	r3, #0
 800632c:	d028      	beq.n	8006380 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800632e:	4b4a      	ldr	r3, [pc, #296]	@ (8006458 <HAL_RCC_GetSysClockFreq+0x180>)
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	099b      	lsrs	r3, r3, #6
 8006334:	2200      	movs	r2, #0
 8006336:	623b      	str	r3, [r7, #32]
 8006338:	627a      	str	r2, [r7, #36]	@ 0x24
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006340:	2100      	movs	r1, #0
 8006342:	4b47      	ldr	r3, [pc, #284]	@ (8006460 <HAL_RCC_GetSysClockFreq+0x188>)
 8006344:	fb03 f201 	mul.w	r2, r3, r1
 8006348:	2300      	movs	r3, #0
 800634a:	fb00 f303 	mul.w	r3, r0, r3
 800634e:	4413      	add	r3, r2
 8006350:	4a43      	ldr	r2, [pc, #268]	@ (8006460 <HAL_RCC_GetSysClockFreq+0x188>)
 8006352:	fba0 1202 	umull	r1, r2, r0, r2
 8006356:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006358:	460a      	mov	r2, r1
 800635a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800635c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800635e:	4413      	add	r3, r2
 8006360:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006364:	2200      	movs	r2, #0
 8006366:	61bb      	str	r3, [r7, #24]
 8006368:	61fa      	str	r2, [r7, #28]
 800636a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800636e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006372:	f7fc fdd9 	bl	8002f28 <__aeabi_uldivmod>
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	4613      	mov	r3, r2
 800637c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800637e:	e053      	b.n	8006428 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006380:	4b35      	ldr	r3, [pc, #212]	@ (8006458 <HAL_RCC_GetSysClockFreq+0x180>)
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	099b      	lsrs	r3, r3, #6
 8006386:	2200      	movs	r2, #0
 8006388:	613b      	str	r3, [r7, #16]
 800638a:	617a      	str	r2, [r7, #20]
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006392:	f04f 0b00 	mov.w	fp, #0
 8006396:	4652      	mov	r2, sl
 8006398:	465b      	mov	r3, fp
 800639a:	f04f 0000 	mov.w	r0, #0
 800639e:	f04f 0100 	mov.w	r1, #0
 80063a2:	0159      	lsls	r1, r3, #5
 80063a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80063a8:	0150      	lsls	r0, r2, #5
 80063aa:	4602      	mov	r2, r0
 80063ac:	460b      	mov	r3, r1
 80063ae:	ebb2 080a 	subs.w	r8, r2, sl
 80063b2:	eb63 090b 	sbc.w	r9, r3, fp
 80063b6:	f04f 0200 	mov.w	r2, #0
 80063ba:	f04f 0300 	mov.w	r3, #0
 80063be:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80063c2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80063c6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80063ca:	ebb2 0408 	subs.w	r4, r2, r8
 80063ce:	eb63 0509 	sbc.w	r5, r3, r9
 80063d2:	f04f 0200 	mov.w	r2, #0
 80063d6:	f04f 0300 	mov.w	r3, #0
 80063da:	00eb      	lsls	r3, r5, #3
 80063dc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063e0:	00e2      	lsls	r2, r4, #3
 80063e2:	4614      	mov	r4, r2
 80063e4:	461d      	mov	r5, r3
 80063e6:	eb14 030a 	adds.w	r3, r4, sl
 80063ea:	603b      	str	r3, [r7, #0]
 80063ec:	eb45 030b 	adc.w	r3, r5, fp
 80063f0:	607b      	str	r3, [r7, #4]
 80063f2:	f04f 0200 	mov.w	r2, #0
 80063f6:	f04f 0300 	mov.w	r3, #0
 80063fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80063fe:	4629      	mov	r1, r5
 8006400:	028b      	lsls	r3, r1, #10
 8006402:	4621      	mov	r1, r4
 8006404:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006408:	4621      	mov	r1, r4
 800640a:	028a      	lsls	r2, r1, #10
 800640c:	4610      	mov	r0, r2
 800640e:	4619      	mov	r1, r3
 8006410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006412:	2200      	movs	r2, #0
 8006414:	60bb      	str	r3, [r7, #8]
 8006416:	60fa      	str	r2, [r7, #12]
 8006418:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800641c:	f7fc fd84 	bl	8002f28 <__aeabi_uldivmod>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4613      	mov	r3, r2
 8006426:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006428:	4b0b      	ldr	r3, [pc, #44]	@ (8006458 <HAL_RCC_GetSysClockFreq+0x180>)
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	0c1b      	lsrs	r3, r3, #16
 800642e:	f003 0303 	and.w	r3, r3, #3
 8006432:	3301      	adds	r3, #1
 8006434:	005b      	lsls	r3, r3, #1
 8006436:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006438:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800643a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800643c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006440:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006442:	e002      	b.n	800644a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006444:	4b05      	ldr	r3, [pc, #20]	@ (800645c <HAL_RCC_GetSysClockFreq+0x184>)
 8006446:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006448:	bf00      	nop
    }
  }
  return sysclockfreq;
 800644a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800644c:	4618      	mov	r0, r3
 800644e:	3740      	adds	r7, #64	@ 0x40
 8006450:	46bd      	mov	sp, r7
 8006452:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006456:	bf00      	nop
 8006458:	40023800 	.word	0x40023800
 800645c:	00f42400 	.word	0x00f42400
 8006460:	017d7840 	.word	0x017d7840

08006464 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006464:	b480      	push	{r7}
 8006466:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006468:	4b03      	ldr	r3, [pc, #12]	@ (8006478 <HAL_RCC_GetHCLKFreq+0x14>)
 800646a:	681b      	ldr	r3, [r3, #0]
}
 800646c:	4618      	mov	r0, r3
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	20000000 	.word	0x20000000

0800647c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006480:	f7ff fff0 	bl	8006464 <HAL_RCC_GetHCLKFreq>
 8006484:	4602      	mov	r2, r0
 8006486:	4b05      	ldr	r3, [pc, #20]	@ (800649c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	0a9b      	lsrs	r3, r3, #10
 800648c:	f003 0307 	and.w	r3, r3, #7
 8006490:	4903      	ldr	r1, [pc, #12]	@ (80064a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006492:	5ccb      	ldrb	r3, [r1, r3]
 8006494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006498:	4618      	mov	r0, r3
 800649a:	bd80      	pop	{r7, pc}
 800649c:	40023800 	.word	0x40023800
 80064a0:	0800f8bc 	.word	0x0800f8bc

080064a4 <__NVIC_SetPriority>:
{
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	4603      	mov	r3, r0
 80064ac:	6039      	str	r1, [r7, #0]
 80064ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	db0a      	blt.n	80064ce <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	b2da      	uxtb	r2, r3
 80064bc:	490c      	ldr	r1, [pc, #48]	@ (80064f0 <__NVIC_SetPriority+0x4c>)
 80064be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064c2:	0112      	lsls	r2, r2, #4
 80064c4:	b2d2      	uxtb	r2, r2
 80064c6:	440b      	add	r3, r1
 80064c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80064cc:	e00a      	b.n	80064e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	b2da      	uxtb	r2, r3
 80064d2:	4908      	ldr	r1, [pc, #32]	@ (80064f4 <__NVIC_SetPriority+0x50>)
 80064d4:	79fb      	ldrb	r3, [r7, #7]
 80064d6:	f003 030f 	and.w	r3, r3, #15
 80064da:	3b04      	subs	r3, #4
 80064dc:	0112      	lsls	r2, r2, #4
 80064de:	b2d2      	uxtb	r2, r2
 80064e0:	440b      	add	r3, r1
 80064e2:	761a      	strb	r2, [r3, #24]
}
 80064e4:	bf00      	nop
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr
 80064f0:	e000e100 	.word	0xe000e100
 80064f4:	e000ed00 	.word	0xe000ed00

080064f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80064f8:	b580      	push	{r7, lr}
 80064fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80064fc:	2100      	movs	r1, #0
 80064fe:	f06f 0004 	mvn.w	r0, #4
 8006502:	f7ff ffcf 	bl	80064a4 <__NVIC_SetPriority>
#endif
}
 8006506:	bf00      	nop
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006512:	f3ef 8305 	mrs	r3, IPSR
 8006516:	603b      	str	r3, [r7, #0]
  return(result);
 8006518:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800651e:	f06f 0305 	mvn.w	r3, #5
 8006522:	607b      	str	r3, [r7, #4]
 8006524:	e00c      	b.n	8006540 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006526:	4b0a      	ldr	r3, [pc, #40]	@ (8006550 <osKernelInitialize+0x44>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d105      	bne.n	800653a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800652e:	4b08      	ldr	r3, [pc, #32]	@ (8006550 <osKernelInitialize+0x44>)
 8006530:	2201      	movs	r2, #1
 8006532:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006534:	2300      	movs	r3, #0
 8006536:	607b      	str	r3, [r7, #4]
 8006538:	e002      	b.n	8006540 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800653a:	f04f 33ff 	mov.w	r3, #4294967295
 800653e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006540:	687b      	ldr	r3, [r7, #4]
}
 8006542:	4618      	mov	r0, r3
 8006544:	370c      	adds	r7, #12
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	2000038c 	.word	0x2000038c

08006554 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800655a:	f3ef 8305 	mrs	r3, IPSR
 800655e:	603b      	str	r3, [r7, #0]
  return(result);
 8006560:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006562:	2b00      	cmp	r3, #0
 8006564:	d003      	beq.n	800656e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006566:	f06f 0305 	mvn.w	r3, #5
 800656a:	607b      	str	r3, [r7, #4]
 800656c:	e010      	b.n	8006590 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800656e:	4b0b      	ldr	r3, [pc, #44]	@ (800659c <osKernelStart+0x48>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b01      	cmp	r3, #1
 8006574:	d109      	bne.n	800658a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006576:	f7ff ffbf 	bl	80064f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800657a:	4b08      	ldr	r3, [pc, #32]	@ (800659c <osKernelStart+0x48>)
 800657c:	2202      	movs	r2, #2
 800657e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006580:	f001 f87a 	bl	8007678 <vTaskStartScheduler>
      stat = osOK;
 8006584:	2300      	movs	r3, #0
 8006586:	607b      	str	r3, [r7, #4]
 8006588:	e002      	b.n	8006590 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800658a:	f04f 33ff 	mov.w	r3, #4294967295
 800658e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006590:	687b      	ldr	r3, [r7, #4]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3708      	adds	r7, #8
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	2000038c 	.word	0x2000038c

080065a0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b08e      	sub	sp, #56	@ 0x38
 80065a4:	af04      	add	r7, sp, #16
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80065ac:	2300      	movs	r3, #0
 80065ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065b0:	f3ef 8305 	mrs	r3, IPSR
 80065b4:	617b      	str	r3, [r7, #20]
  return(result);
 80065b6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d17e      	bne.n	80066ba <osThreadNew+0x11a>
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d07b      	beq.n	80066ba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80065c2:	2380      	movs	r3, #128	@ 0x80
 80065c4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80065c6:	2318      	movs	r3, #24
 80065c8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80065ca:	2300      	movs	r3, #0
 80065cc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80065ce:	f04f 33ff 	mov.w	r3, #4294967295
 80065d2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d045      	beq.n	8006666 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d002      	beq.n	80065e8 <osThreadNew+0x48>
        name = attr->name;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	699b      	ldr	r3, [r3, #24]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d002      	beq.n	80065f6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d008      	beq.n	800660e <osThreadNew+0x6e>
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	2b38      	cmp	r3, #56	@ 0x38
 8006600:	d805      	bhi.n	800660e <osThreadNew+0x6e>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <osThreadNew+0x72>
        return (NULL);
 800660e:	2300      	movs	r3, #0
 8006610:	e054      	b.n	80066bc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	695b      	ldr	r3, [r3, #20]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d003      	beq.n	8006622 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	089b      	lsrs	r3, r3, #2
 8006620:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00e      	beq.n	8006648 <osThreadNew+0xa8>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	2b5b      	cmp	r3, #91	@ 0x5b
 8006630:	d90a      	bls.n	8006648 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006636:	2b00      	cmp	r3, #0
 8006638:	d006      	beq.n	8006648 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d002      	beq.n	8006648 <osThreadNew+0xa8>
        mem = 1;
 8006642:	2301      	movs	r3, #1
 8006644:	61bb      	str	r3, [r7, #24]
 8006646:	e010      	b.n	800666a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10c      	bne.n	800666a <osThreadNew+0xca>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d108      	bne.n	800666a <osThreadNew+0xca>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d104      	bne.n	800666a <osThreadNew+0xca>
          mem = 0;
 8006660:	2300      	movs	r3, #0
 8006662:	61bb      	str	r3, [r7, #24]
 8006664:	e001      	b.n	800666a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006666:	2300      	movs	r3, #0
 8006668:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	2b01      	cmp	r3, #1
 800666e:	d110      	bne.n	8006692 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006678:	9202      	str	r2, [sp, #8]
 800667a:	9301      	str	r3, [sp, #4]
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	9300      	str	r3, [sp, #0]
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	6a3a      	ldr	r2, [r7, #32]
 8006684:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f000 fe1a 	bl	80072c0 <xTaskCreateStatic>
 800668c:	4603      	mov	r3, r0
 800668e:	613b      	str	r3, [r7, #16]
 8006690:	e013      	b.n	80066ba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d110      	bne.n	80066ba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	b29a      	uxth	r2, r3
 800669c:	f107 0310 	add.w	r3, r7, #16
 80066a0:	9301      	str	r3, [sp, #4]
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80066aa:	68f8      	ldr	r0, [r7, #12]
 80066ac:	f000 fe68 	bl	8007380 <xTaskCreate>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d001      	beq.n	80066ba <osThreadNew+0x11a>
            hTask = NULL;
 80066b6:	2300      	movs	r3, #0
 80066b8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80066ba:	693b      	ldr	r3, [r7, #16]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3728      	adds	r7, #40	@ 0x28
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066cc:	f3ef 8305 	mrs	r3, IPSR
 80066d0:	60bb      	str	r3, [r7, #8]
  return(result);
 80066d2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d003      	beq.n	80066e0 <osDelay+0x1c>
    stat = osErrorISR;
 80066d8:	f06f 0305 	mvn.w	r3, #5
 80066dc:	60fb      	str	r3, [r7, #12]
 80066de:	e007      	b.n	80066f0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80066e0:	2300      	movs	r3, #0
 80066e2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d002      	beq.n	80066f0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 ff8e 	bl	800760c <vTaskDelay>
    }
  }

  return (stat);
 80066f0:	68fb      	ldr	r3, [r7, #12]
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3710      	adds	r7, #16
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
	...

080066fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	4a07      	ldr	r2, [pc, #28]	@ (8006728 <vApplicationGetIdleTaskMemory+0x2c>)
 800670c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	4a06      	ldr	r2, [pc, #24]	@ (800672c <vApplicationGetIdleTaskMemory+0x30>)
 8006712:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2280      	movs	r2, #128	@ 0x80
 8006718:	601a      	str	r2, [r3, #0]
}
 800671a:	bf00      	nop
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	20000390 	.word	0x20000390
 800672c:	200003ec 	.word	0x200003ec

08006730 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	4a07      	ldr	r2, [pc, #28]	@ (800675c <vApplicationGetTimerTaskMemory+0x2c>)
 8006740:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	4a06      	ldr	r2, [pc, #24]	@ (8006760 <vApplicationGetTimerTaskMemory+0x30>)
 8006746:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800674e:	601a      	str	r2, [r3, #0]
}
 8006750:	bf00      	nop
 8006752:	3714      	adds	r7, #20
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	200005ec 	.word	0x200005ec
 8006760:	20000648 	.word	0x20000648

08006764 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f103 0208 	add.w	r2, r3, #8
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f04f 32ff 	mov.w	r2, #4294967295
 800677c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f103 0208 	add.w	r2, r3, #8
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f103 0208 	add.w	r2, r3, #8
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006798:	bf00      	nop
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80067b2:	bf00      	nop
 80067b4:	370c      	adds	r7, #12
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr

080067be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067be:	b480      	push	{r7}
 80067c0:	b085      	sub	sp, #20
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	6078      	str	r0, [r7, #4]
 80067c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	689a      	ldr	r2, [r3, #8]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	683a      	ldr	r2, [r7, #0]
 80067e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	683a      	ldr	r2, [r7, #0]
 80067e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	1c5a      	adds	r2, r3, #1
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	601a      	str	r2, [r3, #0]
}
 80067fa:	bf00      	nop
 80067fc:	3714      	adds	r7, #20
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006806:	b480      	push	{r7}
 8006808:	b085      	sub	sp, #20
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
 800680e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681c:	d103      	bne.n	8006826 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	60fb      	str	r3, [r7, #12]
 8006824:	e00c      	b.n	8006840 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	3308      	adds	r3, #8
 800682a:	60fb      	str	r3, [r7, #12]
 800682c:	e002      	b.n	8006834 <vListInsert+0x2e>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	60fb      	str	r3, [r7, #12]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	429a      	cmp	r2, r3
 800683e:	d2f6      	bcs.n	800682e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	683a      	ldr	r2, [r7, #0]
 800684e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	683a      	ldr	r2, [r7, #0]
 800685a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	1c5a      	adds	r2, r3, #1
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	601a      	str	r2, [r3, #0]
}
 800686c:	bf00      	nop
 800686e:	3714      	adds	r7, #20
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	691b      	ldr	r3, [r3, #16]
 8006884:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	6892      	ldr	r2, [r2, #8]
 800688e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	6852      	ldr	r2, [r2, #4]
 8006898:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d103      	bne.n	80068ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	689a      	ldr	r2, [r3, #8]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	1e5a      	subs	r2, r3, #1
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3714      	adds	r7, #20
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10b      	bne.n	80068f8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80068f2:	bf00      	nop
 80068f4:	bf00      	nop
 80068f6:	e7fd      	b.n	80068f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80068f8:	f002 f876 	bl	80089e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006904:	68f9      	ldr	r1, [r7, #12]
 8006906:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006908:	fb01 f303 	mul.w	r3, r1, r3
 800690c:	441a      	add	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006928:	3b01      	subs	r3, #1
 800692a:	68f9      	ldr	r1, [r7, #12]
 800692c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800692e:	fb01 f303 	mul.w	r3, r1, r3
 8006932:	441a      	add	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	22ff      	movs	r2, #255	@ 0xff
 800693c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	22ff      	movs	r2, #255	@ 0xff
 8006944:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d114      	bne.n	8006978 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	691b      	ldr	r3, [r3, #16]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d01a      	beq.n	800698c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	3310      	adds	r3, #16
 800695a:	4618      	mov	r0, r3
 800695c:	f001 f91a 	bl	8007b94 <xTaskRemoveFromEventList>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	d012      	beq.n	800698c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006966:	4b0d      	ldr	r3, [pc, #52]	@ (800699c <xQueueGenericReset+0xd0>)
 8006968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800696c:	601a      	str	r2, [r3, #0]
 800696e:	f3bf 8f4f 	dsb	sy
 8006972:	f3bf 8f6f 	isb	sy
 8006976:	e009      	b.n	800698c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	3310      	adds	r3, #16
 800697c:	4618      	mov	r0, r3
 800697e:	f7ff fef1 	bl	8006764 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	3324      	adds	r3, #36	@ 0x24
 8006986:	4618      	mov	r0, r3
 8006988:	f7ff feec 	bl	8006764 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800698c:	f002 f85e 	bl	8008a4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006990:	2301      	movs	r3, #1
}
 8006992:	4618      	mov	r0, r3
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	e000ed04 	.word	0xe000ed04

080069a0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b08e      	sub	sp, #56	@ 0x38
 80069a4:	af02      	add	r7, sp, #8
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
 80069ac:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d10b      	bne.n	80069cc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80069b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b8:	f383 8811 	msr	BASEPRI, r3
 80069bc:	f3bf 8f6f 	isb	sy
 80069c0:	f3bf 8f4f 	dsb	sy
 80069c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80069c6:	bf00      	nop
 80069c8:	bf00      	nop
 80069ca:	e7fd      	b.n	80069c8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10b      	bne.n	80069ea <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80069d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d6:	f383 8811 	msr	BASEPRI, r3
 80069da:	f3bf 8f6f 	isb	sy
 80069de:	f3bf 8f4f 	dsb	sy
 80069e2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80069e4:	bf00      	nop
 80069e6:	bf00      	nop
 80069e8:	e7fd      	b.n	80069e6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d002      	beq.n	80069f6 <xQueueGenericCreateStatic+0x56>
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <xQueueGenericCreateStatic+0x5a>
 80069f6:	2301      	movs	r3, #1
 80069f8:	e000      	b.n	80069fc <xQueueGenericCreateStatic+0x5c>
 80069fa:	2300      	movs	r3, #0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d10b      	bne.n	8006a18 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a04:	f383 8811 	msr	BASEPRI, r3
 8006a08:	f3bf 8f6f 	isb	sy
 8006a0c:	f3bf 8f4f 	dsb	sy
 8006a10:	623b      	str	r3, [r7, #32]
}
 8006a12:	bf00      	nop
 8006a14:	bf00      	nop
 8006a16:	e7fd      	b.n	8006a14 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d102      	bne.n	8006a24 <xQueueGenericCreateStatic+0x84>
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d101      	bne.n	8006a28 <xQueueGenericCreateStatic+0x88>
 8006a24:	2301      	movs	r3, #1
 8006a26:	e000      	b.n	8006a2a <xQueueGenericCreateStatic+0x8a>
 8006a28:	2300      	movs	r3, #0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10b      	bne.n	8006a46 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	61fb      	str	r3, [r7, #28]
}
 8006a40:	bf00      	nop
 8006a42:	bf00      	nop
 8006a44:	e7fd      	b.n	8006a42 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006a46:	2350      	movs	r3, #80	@ 0x50
 8006a48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	2b50      	cmp	r3, #80	@ 0x50
 8006a4e:	d00b      	beq.n	8006a68 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a54:	f383 8811 	msr	BASEPRI, r3
 8006a58:	f3bf 8f6f 	isb	sy
 8006a5c:	f3bf 8f4f 	dsb	sy
 8006a60:	61bb      	str	r3, [r7, #24]
}
 8006a62:	bf00      	nop
 8006a64:	bf00      	nop
 8006a66:	e7fd      	b.n	8006a64 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006a68:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d00d      	beq.n	8006a90 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a7c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a82:	9300      	str	r3, [sp, #0]
 8006a84:	4613      	mov	r3, r2
 8006a86:	687a      	ldr	r2, [r7, #4]
 8006a88:	68b9      	ldr	r1, [r7, #8]
 8006a8a:	68f8      	ldr	r0, [r7, #12]
 8006a8c:	f000 f805 	bl	8006a9a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3730      	adds	r7, #48	@ 0x30
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}

08006a9a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006a9a:	b580      	push	{r7, lr}
 8006a9c:	b084      	sub	sp, #16
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	60f8      	str	r0, [r7, #12]
 8006aa2:	60b9      	str	r1, [r7, #8]
 8006aa4:	607a      	str	r2, [r7, #4]
 8006aa6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d103      	bne.n	8006ab6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	69ba      	ldr	r2, [r7, #24]
 8006ab2:	601a      	str	r2, [r3, #0]
 8006ab4:	e002      	b.n	8006abc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006ac2:	69bb      	ldr	r3, [r7, #24]
 8006ac4:	68ba      	ldr	r2, [r7, #8]
 8006ac6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006ac8:	2101      	movs	r1, #1
 8006aca:	69b8      	ldr	r0, [r7, #24]
 8006acc:	f7ff fefe 	bl	80068cc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006ad0:	69bb      	ldr	r3, [r7, #24]
 8006ad2:	78fa      	ldrb	r2, [r7, #3]
 8006ad4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006ad8:	bf00      	nop
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b08e      	sub	sp, #56	@ 0x38
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
 8006aec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006aee:	2300      	movs	r3, #0
 8006af0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10b      	bne.n	8006b14 <xQueueGenericSend+0x34>
	__asm volatile
 8006afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b00:	f383 8811 	msr	BASEPRI, r3
 8006b04:	f3bf 8f6f 	isb	sy
 8006b08:	f3bf 8f4f 	dsb	sy
 8006b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006b0e:	bf00      	nop
 8006b10:	bf00      	nop
 8006b12:	e7fd      	b.n	8006b10 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d103      	bne.n	8006b22 <xQueueGenericSend+0x42>
 8006b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d101      	bne.n	8006b26 <xQueueGenericSend+0x46>
 8006b22:	2301      	movs	r3, #1
 8006b24:	e000      	b.n	8006b28 <xQueueGenericSend+0x48>
 8006b26:	2300      	movs	r3, #0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d10b      	bne.n	8006b44 <xQueueGenericSend+0x64>
	__asm volatile
 8006b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b30:	f383 8811 	msr	BASEPRI, r3
 8006b34:	f3bf 8f6f 	isb	sy
 8006b38:	f3bf 8f4f 	dsb	sy
 8006b3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006b3e:	bf00      	nop
 8006b40:	bf00      	nop
 8006b42:	e7fd      	b.n	8006b40 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	2b02      	cmp	r3, #2
 8006b48:	d103      	bne.n	8006b52 <xQueueGenericSend+0x72>
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d101      	bne.n	8006b56 <xQueueGenericSend+0x76>
 8006b52:	2301      	movs	r3, #1
 8006b54:	e000      	b.n	8006b58 <xQueueGenericSend+0x78>
 8006b56:	2300      	movs	r3, #0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d10b      	bne.n	8006b74 <xQueueGenericSend+0x94>
	__asm volatile
 8006b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b60:	f383 8811 	msr	BASEPRI, r3
 8006b64:	f3bf 8f6f 	isb	sy
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	623b      	str	r3, [r7, #32]
}
 8006b6e:	bf00      	nop
 8006b70:	bf00      	nop
 8006b72:	e7fd      	b.n	8006b70 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b74:	f001 f9ce 	bl	8007f14 <xTaskGetSchedulerState>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d102      	bne.n	8006b84 <xQueueGenericSend+0xa4>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d101      	bne.n	8006b88 <xQueueGenericSend+0xa8>
 8006b84:	2301      	movs	r3, #1
 8006b86:	e000      	b.n	8006b8a <xQueueGenericSend+0xaa>
 8006b88:	2300      	movs	r3, #0
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10b      	bne.n	8006ba6 <xQueueGenericSend+0xc6>
	__asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	61fb      	str	r3, [r7, #28]
}
 8006ba0:	bf00      	nop
 8006ba2:	bf00      	nop
 8006ba4:	e7fd      	b.n	8006ba2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ba6:	f001 ff1f 	bl	80089e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d302      	bcc.n	8006bbc <xQueueGenericSend+0xdc>
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	2b02      	cmp	r3, #2
 8006bba:	d129      	bne.n	8006c10 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006bbc:	683a      	ldr	r2, [r7, #0]
 8006bbe:	68b9      	ldr	r1, [r7, #8]
 8006bc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006bc2:	f000 fa0f 	bl	8006fe4 <prvCopyDataToQueue>
 8006bc6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d010      	beq.n	8006bf2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd2:	3324      	adds	r3, #36	@ 0x24
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f000 ffdd 	bl	8007b94 <xTaskRemoveFromEventList>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d013      	beq.n	8006c08 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006be0:	4b3f      	ldr	r3, [pc, #252]	@ (8006ce0 <xQueueGenericSend+0x200>)
 8006be2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006be6:	601a      	str	r2, [r3, #0]
 8006be8:	f3bf 8f4f 	dsb	sy
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	e00a      	b.n	8006c08 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d007      	beq.n	8006c08 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006bf8:	4b39      	ldr	r3, [pc, #228]	@ (8006ce0 <xQueueGenericSend+0x200>)
 8006bfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bfe:	601a      	str	r2, [r3, #0]
 8006c00:	f3bf 8f4f 	dsb	sy
 8006c04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006c08:	f001 ff20 	bl	8008a4c <vPortExitCritical>
				return pdPASS;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e063      	b.n	8006cd8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d103      	bne.n	8006c1e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006c16:	f001 ff19 	bl	8008a4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	e05c      	b.n	8006cd8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d106      	bne.n	8006c32 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c24:	f107 0314 	add.w	r3, r7, #20
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f001 f817 	bl	8007c5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c32:	f001 ff0b 	bl	8008a4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c36:	f000 fd87 	bl	8007748 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c3a:	f001 fed5 	bl	80089e8 <vPortEnterCritical>
 8006c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c44:	b25b      	sxtb	r3, r3
 8006c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4a:	d103      	bne.n	8006c54 <xQueueGenericSend+0x174>
 8006c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c5a:	b25b      	sxtb	r3, r3
 8006c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c60:	d103      	bne.n	8006c6a <xQueueGenericSend+0x18a>
 8006c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c6a:	f001 feef 	bl	8008a4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c6e:	1d3a      	adds	r2, r7, #4
 8006c70:	f107 0314 	add.w	r3, r7, #20
 8006c74:	4611      	mov	r1, r2
 8006c76:	4618      	mov	r0, r3
 8006c78:	f001 f806 	bl	8007c88 <xTaskCheckForTimeOut>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d124      	bne.n	8006ccc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006c82:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c84:	f000 faa6 	bl	80071d4 <prvIsQueueFull>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d018      	beq.n	8006cc0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c90:	3310      	adds	r3, #16
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	4611      	mov	r1, r2
 8006c96:	4618      	mov	r0, r3
 8006c98:	f000 ff2a 	bl	8007af0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006c9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c9e:	f000 fa31 	bl	8007104 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006ca2:	f000 fd5f 	bl	8007764 <xTaskResumeAll>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	f47f af7c 	bne.w	8006ba6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006cae:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce0 <xQueueGenericSend+0x200>)
 8006cb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cb4:	601a      	str	r2, [r3, #0]
 8006cb6:	f3bf 8f4f 	dsb	sy
 8006cba:	f3bf 8f6f 	isb	sy
 8006cbe:	e772      	b.n	8006ba6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006cc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006cc2:	f000 fa1f 	bl	8007104 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006cc6:	f000 fd4d 	bl	8007764 <xTaskResumeAll>
 8006cca:	e76c      	b.n	8006ba6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006ccc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006cce:	f000 fa19 	bl	8007104 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006cd2:	f000 fd47 	bl	8007764 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006cd6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3738      	adds	r7, #56	@ 0x38
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	e000ed04 	.word	0xe000ed04

08006ce4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b090      	sub	sp, #64	@ 0x40
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	607a      	str	r2, [r7, #4]
 8006cf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d10b      	bne.n	8006d14 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d00:	f383 8811 	msr	BASEPRI, r3
 8006d04:	f3bf 8f6f 	isb	sy
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006d0e:	bf00      	nop
 8006d10:	bf00      	nop
 8006d12:	e7fd      	b.n	8006d10 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d103      	bne.n	8006d22 <xQueueGenericSendFromISR+0x3e>
 8006d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <xQueueGenericSendFromISR+0x42>
 8006d22:	2301      	movs	r3, #1
 8006d24:	e000      	b.n	8006d28 <xQueueGenericSendFromISR+0x44>
 8006d26:	2300      	movs	r3, #0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d10b      	bne.n	8006d44 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d30:	f383 8811 	msr	BASEPRI, r3
 8006d34:	f3bf 8f6f 	isb	sy
 8006d38:	f3bf 8f4f 	dsb	sy
 8006d3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006d3e:	bf00      	nop
 8006d40:	bf00      	nop
 8006d42:	e7fd      	b.n	8006d40 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	d103      	bne.n	8006d52 <xQueueGenericSendFromISR+0x6e>
 8006d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d101      	bne.n	8006d56 <xQueueGenericSendFromISR+0x72>
 8006d52:	2301      	movs	r3, #1
 8006d54:	e000      	b.n	8006d58 <xQueueGenericSendFromISR+0x74>
 8006d56:	2300      	movs	r3, #0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d10b      	bne.n	8006d74 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d60:	f383 8811 	msr	BASEPRI, r3
 8006d64:	f3bf 8f6f 	isb	sy
 8006d68:	f3bf 8f4f 	dsb	sy
 8006d6c:	623b      	str	r3, [r7, #32]
}
 8006d6e:	bf00      	nop
 8006d70:	bf00      	nop
 8006d72:	e7fd      	b.n	8006d70 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d74:	f001 ff18 	bl	8008ba8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006d78:	f3ef 8211 	mrs	r2, BASEPRI
 8006d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d80:	f383 8811 	msr	BASEPRI, r3
 8006d84:	f3bf 8f6f 	isb	sy
 8006d88:	f3bf 8f4f 	dsb	sy
 8006d8c:	61fa      	str	r2, [r7, #28]
 8006d8e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006d90:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d92:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d302      	bcc.n	8006da6 <xQueueGenericSendFromISR+0xc2>
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	d12f      	bne.n	8006e06 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006da8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006dac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006db6:	683a      	ldr	r2, [r7, #0]
 8006db8:	68b9      	ldr	r1, [r7, #8]
 8006dba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006dbc:	f000 f912 	bl	8006fe4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006dc0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc8:	d112      	bne.n	8006df0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d016      	beq.n	8006e00 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dd4:	3324      	adds	r3, #36	@ 0x24
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f000 fedc 	bl	8007b94 <xTaskRemoveFromEventList>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00e      	beq.n	8006e00 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00b      	beq.n	8006e00 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	601a      	str	r2, [r3, #0]
 8006dee:	e007      	b.n	8006e00 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006df0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006df4:	3301      	adds	r3, #1
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	b25a      	sxtb	r2, r3
 8006dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006e00:	2301      	movs	r3, #1
 8006e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006e04:	e001      	b.n	8006e0a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006e06:	2300      	movs	r3, #0
 8006e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e0c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006e14:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3740      	adds	r7, #64	@ 0x40
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08c      	sub	sp, #48	@ 0x30
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d10b      	bne.n	8006e52 <xQueueReceive+0x32>
	__asm volatile
 8006e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3e:	f383 8811 	msr	BASEPRI, r3
 8006e42:	f3bf 8f6f 	isb	sy
 8006e46:	f3bf 8f4f 	dsb	sy
 8006e4a:	623b      	str	r3, [r7, #32]
}
 8006e4c:	bf00      	nop
 8006e4e:	bf00      	nop
 8006e50:	e7fd      	b.n	8006e4e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d103      	bne.n	8006e60 <xQueueReceive+0x40>
 8006e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d101      	bne.n	8006e64 <xQueueReceive+0x44>
 8006e60:	2301      	movs	r3, #1
 8006e62:	e000      	b.n	8006e66 <xQueueReceive+0x46>
 8006e64:	2300      	movs	r3, #0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10b      	bne.n	8006e82 <xQueueReceive+0x62>
	__asm volatile
 8006e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e6e:	f383 8811 	msr	BASEPRI, r3
 8006e72:	f3bf 8f6f 	isb	sy
 8006e76:	f3bf 8f4f 	dsb	sy
 8006e7a:	61fb      	str	r3, [r7, #28]
}
 8006e7c:	bf00      	nop
 8006e7e:	bf00      	nop
 8006e80:	e7fd      	b.n	8006e7e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e82:	f001 f847 	bl	8007f14 <xTaskGetSchedulerState>
 8006e86:	4603      	mov	r3, r0
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d102      	bne.n	8006e92 <xQueueReceive+0x72>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <xQueueReceive+0x76>
 8006e92:	2301      	movs	r3, #1
 8006e94:	e000      	b.n	8006e98 <xQueueReceive+0x78>
 8006e96:	2300      	movs	r3, #0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10b      	bne.n	8006eb4 <xQueueReceive+0x94>
	__asm volatile
 8006e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea0:	f383 8811 	msr	BASEPRI, r3
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	61bb      	str	r3, [r7, #24]
}
 8006eae:	bf00      	nop
 8006eb0:	bf00      	nop
 8006eb2:	e7fd      	b.n	8006eb0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006eb4:	f001 fd98 	bl	80089e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d01f      	beq.n	8006f04 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006ec4:	68b9      	ldr	r1, [r7, #8]
 8006ec6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ec8:	f000 f8f6 	bl	80070b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ece:	1e5a      	subs	r2, r3, #1
 8006ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00f      	beq.n	8006efc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ede:	3310      	adds	r3, #16
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f000 fe57 	bl	8007b94 <xTaskRemoveFromEventList>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d007      	beq.n	8006efc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006eec:	4b3c      	ldr	r3, [pc, #240]	@ (8006fe0 <xQueueReceive+0x1c0>)
 8006eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ef2:	601a      	str	r2, [r3, #0]
 8006ef4:	f3bf 8f4f 	dsb	sy
 8006ef8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006efc:	f001 fda6 	bl	8008a4c <vPortExitCritical>
				return pdPASS;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e069      	b.n	8006fd8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d103      	bne.n	8006f12 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f0a:	f001 fd9f 	bl	8008a4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	e062      	b.n	8006fd8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d106      	bne.n	8006f26 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f18:	f107 0310 	add.w	r3, r7, #16
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f000 fe9d 	bl	8007c5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f22:	2301      	movs	r3, #1
 8006f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f26:	f001 fd91 	bl	8008a4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f2a:	f000 fc0d 	bl	8007748 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f2e:	f001 fd5b 	bl	80089e8 <vPortEnterCritical>
 8006f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f38:	b25b      	sxtb	r3, r3
 8006f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f3e:	d103      	bne.n	8006f48 <xQueueReceive+0x128>
 8006f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f4e:	b25b      	sxtb	r3, r3
 8006f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f54:	d103      	bne.n	8006f5e <xQueueReceive+0x13e>
 8006f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f5e:	f001 fd75 	bl	8008a4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f62:	1d3a      	adds	r2, r7, #4
 8006f64:	f107 0310 	add.w	r3, r7, #16
 8006f68:	4611      	mov	r1, r2
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f000 fe8c 	bl	8007c88 <xTaskCheckForTimeOut>
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d123      	bne.n	8006fbe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f78:	f000 f916 	bl	80071a8 <prvIsQueueEmpty>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d017      	beq.n	8006fb2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f84:	3324      	adds	r3, #36	@ 0x24
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	4611      	mov	r1, r2
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f000 fdb0 	bl	8007af0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f92:	f000 f8b7 	bl	8007104 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f96:	f000 fbe5 	bl	8007764 <xTaskResumeAll>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d189      	bne.n	8006eb4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8006fe0 <xQueueReceive+0x1c0>)
 8006fa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fa6:	601a      	str	r2, [r3, #0]
 8006fa8:	f3bf 8f4f 	dsb	sy
 8006fac:	f3bf 8f6f 	isb	sy
 8006fb0:	e780      	b.n	8006eb4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006fb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fb4:	f000 f8a6 	bl	8007104 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006fb8:	f000 fbd4 	bl	8007764 <xTaskResumeAll>
 8006fbc:	e77a      	b.n	8006eb4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006fbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fc0:	f000 f8a0 	bl	8007104 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006fc4:	f000 fbce 	bl	8007764 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006fc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fca:	f000 f8ed 	bl	80071a8 <prvIsQueueEmpty>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f43f af6f 	beq.w	8006eb4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006fd6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3730      	adds	r7, #48	@ 0x30
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	e000ed04 	.word	0xe000ed04

08006fe4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b086      	sub	sp, #24
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d10d      	bne.n	800701e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d14d      	bne.n	80070a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	4618      	mov	r0, r3
 8007010:	f000 ff9e 	bl	8007f50 <xTaskPriorityDisinherit>
 8007014:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2200      	movs	r2, #0
 800701a:	609a      	str	r2, [r3, #8]
 800701c:	e043      	b.n	80070a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d119      	bne.n	8007058 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6858      	ldr	r0, [r3, #4]
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702c:	461a      	mov	r2, r3
 800702e:	68b9      	ldr	r1, [r7, #8]
 8007030:	f004 fd8d 	bl	800bb4e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	685a      	ldr	r2, [r3, #4]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800703c:	441a      	add	r2, r3
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	685a      	ldr	r2, [r3, #4]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	429a      	cmp	r2, r3
 800704c:	d32b      	bcc.n	80070a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	605a      	str	r2, [r3, #4]
 8007056:	e026      	b.n	80070a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	68d8      	ldr	r0, [r3, #12]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007060:	461a      	mov	r2, r3
 8007062:	68b9      	ldr	r1, [r7, #8]
 8007064:	f004 fd73 	bl	800bb4e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	68da      	ldr	r2, [r3, #12]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007070:	425b      	negs	r3, r3
 8007072:	441a      	add	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	68da      	ldr	r2, [r3, #12]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	429a      	cmp	r2, r3
 8007082:	d207      	bcs.n	8007094 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	689a      	ldr	r2, [r3, #8]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708c:	425b      	negs	r3, r3
 800708e:	441a      	add	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2b02      	cmp	r3, #2
 8007098:	d105      	bne.n	80070a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	3b01      	subs	r3, #1
 80070a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	1c5a      	adds	r2, r3, #1
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80070ae:	697b      	ldr	r3, [r7, #20]
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3718      	adds	r7, #24
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d018      	beq.n	80070fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	68da      	ldr	r2, [r3, #12]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070d2:	441a      	add	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	68da      	ldr	r2, [r3, #12]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d303      	bcc.n	80070ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	68d9      	ldr	r1, [r3, #12]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070f4:	461a      	mov	r2, r3
 80070f6:	6838      	ldr	r0, [r7, #0]
 80070f8:	f004 fd29 	bl	800bb4e <memcpy>
	}
}
 80070fc:	bf00      	nop
 80070fe:	3708      	adds	r7, #8
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800710c:	f001 fc6c 	bl	80089e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007116:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007118:	e011      	b.n	800713e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800711e:	2b00      	cmp	r3, #0
 8007120:	d012      	beq.n	8007148 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	3324      	adds	r3, #36	@ 0x24
 8007126:	4618      	mov	r0, r3
 8007128:	f000 fd34 	bl	8007b94 <xTaskRemoveFromEventList>
 800712c:	4603      	mov	r3, r0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d001      	beq.n	8007136 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007132:	f000 fe0d 	bl	8007d50 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007136:	7bfb      	ldrb	r3, [r7, #15]
 8007138:	3b01      	subs	r3, #1
 800713a:	b2db      	uxtb	r3, r3
 800713c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800713e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007142:	2b00      	cmp	r3, #0
 8007144:	dce9      	bgt.n	800711a <prvUnlockQueue+0x16>
 8007146:	e000      	b.n	800714a <prvUnlockQueue+0x46>
					break;
 8007148:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	22ff      	movs	r2, #255	@ 0xff
 800714e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007152:	f001 fc7b 	bl	8008a4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007156:	f001 fc47 	bl	80089e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007160:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007162:	e011      	b.n	8007188 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	691b      	ldr	r3, [r3, #16]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d012      	beq.n	8007192 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3310      	adds	r3, #16
 8007170:	4618      	mov	r0, r3
 8007172:	f000 fd0f 	bl	8007b94 <xTaskRemoveFromEventList>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d001      	beq.n	8007180 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800717c:	f000 fde8 	bl	8007d50 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007180:	7bbb      	ldrb	r3, [r7, #14]
 8007182:	3b01      	subs	r3, #1
 8007184:	b2db      	uxtb	r3, r3
 8007186:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007188:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800718c:	2b00      	cmp	r3, #0
 800718e:	dce9      	bgt.n	8007164 <prvUnlockQueue+0x60>
 8007190:	e000      	b.n	8007194 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007192:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	22ff      	movs	r2, #255	@ 0xff
 8007198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800719c:	f001 fc56 	bl	8008a4c <vPortExitCritical>
}
 80071a0:	bf00      	nop
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}

080071a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80071b0:	f001 fc1a 	bl	80089e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d102      	bne.n	80071c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80071bc:	2301      	movs	r3, #1
 80071be:	60fb      	str	r3, [r7, #12]
 80071c0:	e001      	b.n	80071c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80071c2:	2300      	movs	r3, #0
 80071c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80071c6:	f001 fc41 	bl	8008a4c <vPortExitCritical>

	return xReturn;
 80071ca:	68fb      	ldr	r3, [r7, #12]
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80071dc:	f001 fc04 	bl	80089e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d102      	bne.n	80071f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80071ec:	2301      	movs	r3, #1
 80071ee:	60fb      	str	r3, [r7, #12]
 80071f0:	e001      	b.n	80071f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80071f2:	2300      	movs	r3, #0
 80071f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80071f6:	f001 fc29 	bl	8008a4c <vPortExitCritical>

	return xReturn;
 80071fa:	68fb      	ldr	r3, [r7, #12]
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3710      	adds	r7, #16
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}

08007204 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800720e:	2300      	movs	r3, #0
 8007210:	60fb      	str	r3, [r7, #12]
 8007212:	e014      	b.n	800723e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007214:	4a0f      	ldr	r2, [pc, #60]	@ (8007254 <vQueueAddToRegistry+0x50>)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d10b      	bne.n	8007238 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007220:	490c      	ldr	r1, [pc, #48]	@ (8007254 <vQueueAddToRegistry+0x50>)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	683a      	ldr	r2, [r7, #0]
 8007226:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800722a:	4a0a      	ldr	r2, [pc, #40]	@ (8007254 <vQueueAddToRegistry+0x50>)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	00db      	lsls	r3, r3, #3
 8007230:	4413      	add	r3, r2
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007236:	e006      	b.n	8007246 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	3301      	adds	r3, #1
 800723c:	60fb      	str	r3, [r7, #12]
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2b07      	cmp	r3, #7
 8007242:	d9e7      	bls.n	8007214 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007244:	bf00      	nop
 8007246:	bf00      	nop
 8007248:	3714      	adds	r7, #20
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr
 8007252:	bf00      	nop
 8007254:	20000a48 	.word	0x20000a48

08007258 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007268:	f001 fbbe 	bl	80089e8 <vPortEnterCritical>
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007272:	b25b      	sxtb	r3, r3
 8007274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007278:	d103      	bne.n	8007282 <vQueueWaitForMessageRestricted+0x2a>
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	2200      	movs	r2, #0
 800727e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007288:	b25b      	sxtb	r3, r3
 800728a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800728e:	d103      	bne.n	8007298 <vQueueWaitForMessageRestricted+0x40>
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	2200      	movs	r2, #0
 8007294:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007298:	f001 fbd8 	bl	8008a4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d106      	bne.n	80072b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	3324      	adds	r3, #36	@ 0x24
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	68b9      	ldr	r1, [r7, #8]
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 fc45 	bl	8007b3c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80072b2:	6978      	ldr	r0, [r7, #20]
 80072b4:	f7ff ff26 	bl	8007104 <prvUnlockQueue>
	}
 80072b8:	bf00      	nop
 80072ba:	3718      	adds	r7, #24
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b08e      	sub	sp, #56	@ 0x38
 80072c4:	af04      	add	r7, sp, #16
 80072c6:	60f8      	str	r0, [r7, #12]
 80072c8:	60b9      	str	r1, [r7, #8]
 80072ca:	607a      	str	r2, [r7, #4]
 80072cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80072ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d10b      	bne.n	80072ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80072d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d8:	f383 8811 	msr	BASEPRI, r3
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f3bf 8f4f 	dsb	sy
 80072e4:	623b      	str	r3, [r7, #32]
}
 80072e6:	bf00      	nop
 80072e8:	bf00      	nop
 80072ea:	e7fd      	b.n	80072e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80072ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10b      	bne.n	800730a <xTaskCreateStatic+0x4a>
	__asm volatile
 80072f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f6:	f383 8811 	msr	BASEPRI, r3
 80072fa:	f3bf 8f6f 	isb	sy
 80072fe:	f3bf 8f4f 	dsb	sy
 8007302:	61fb      	str	r3, [r7, #28]
}
 8007304:	bf00      	nop
 8007306:	bf00      	nop
 8007308:	e7fd      	b.n	8007306 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800730a:	235c      	movs	r3, #92	@ 0x5c
 800730c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	2b5c      	cmp	r3, #92	@ 0x5c
 8007312:	d00b      	beq.n	800732c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007318:	f383 8811 	msr	BASEPRI, r3
 800731c:	f3bf 8f6f 	isb	sy
 8007320:	f3bf 8f4f 	dsb	sy
 8007324:	61bb      	str	r3, [r7, #24]
}
 8007326:	bf00      	nop
 8007328:	bf00      	nop
 800732a:	e7fd      	b.n	8007328 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800732c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800732e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007330:	2b00      	cmp	r3, #0
 8007332:	d01e      	beq.n	8007372 <xTaskCreateStatic+0xb2>
 8007334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007336:	2b00      	cmp	r3, #0
 8007338:	d01b      	beq.n	8007372 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800733a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800733c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800733e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007340:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007342:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007346:	2202      	movs	r2, #2
 8007348:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800734c:	2300      	movs	r3, #0
 800734e:	9303      	str	r3, [sp, #12]
 8007350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007352:	9302      	str	r3, [sp, #8]
 8007354:	f107 0314 	add.w	r3, r7, #20
 8007358:	9301      	str	r3, [sp, #4]
 800735a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735c:	9300      	str	r3, [sp, #0]
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	68b9      	ldr	r1, [r7, #8]
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f000 f850 	bl	800740a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800736a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800736c:	f000 f8de 	bl	800752c <prvAddNewTaskToReadyList>
 8007370:	e001      	b.n	8007376 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007372:	2300      	movs	r3, #0
 8007374:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007376:	697b      	ldr	r3, [r7, #20]
	}
 8007378:	4618      	mov	r0, r3
 800737a:	3728      	adds	r7, #40	@ 0x28
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007380:	b580      	push	{r7, lr}
 8007382:	b08c      	sub	sp, #48	@ 0x30
 8007384:	af04      	add	r7, sp, #16
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	603b      	str	r3, [r7, #0]
 800738c:	4613      	mov	r3, r2
 800738e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007390:	88fb      	ldrh	r3, [r7, #6]
 8007392:	009b      	lsls	r3, r3, #2
 8007394:	4618      	mov	r0, r3
 8007396:	f001 fc49 	bl	8008c2c <pvPortMalloc>
 800739a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00e      	beq.n	80073c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80073a2:	205c      	movs	r0, #92	@ 0x5c
 80073a4:	f001 fc42 	bl	8008c2c <pvPortMalloc>
 80073a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80073aa:	69fb      	ldr	r3, [r7, #28]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d003      	beq.n	80073b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	697a      	ldr	r2, [r7, #20]
 80073b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80073b6:	e005      	b.n	80073c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80073b8:	6978      	ldr	r0, [r7, #20]
 80073ba:	f001 fd05 	bl	8008dc8 <vPortFree>
 80073be:	e001      	b.n	80073c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80073c0:	2300      	movs	r3, #0
 80073c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d017      	beq.n	80073fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80073ca:	69fb      	ldr	r3, [r7, #28]
 80073cc:	2200      	movs	r2, #0
 80073ce:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80073d2:	88fa      	ldrh	r2, [r7, #6]
 80073d4:	2300      	movs	r3, #0
 80073d6:	9303      	str	r3, [sp, #12]
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	9302      	str	r3, [sp, #8]
 80073dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073de:	9301      	str	r3, [sp, #4]
 80073e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	68b9      	ldr	r1, [r7, #8]
 80073e8:	68f8      	ldr	r0, [r7, #12]
 80073ea:	f000 f80e 	bl	800740a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80073ee:	69f8      	ldr	r0, [r7, #28]
 80073f0:	f000 f89c 	bl	800752c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80073f4:	2301      	movs	r3, #1
 80073f6:	61bb      	str	r3, [r7, #24]
 80073f8:	e002      	b.n	8007400 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80073fa:	f04f 33ff 	mov.w	r3, #4294967295
 80073fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007400:	69bb      	ldr	r3, [r7, #24]
	}
 8007402:	4618      	mov	r0, r3
 8007404:	3720      	adds	r7, #32
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800740a:	b580      	push	{r7, lr}
 800740c:	b088      	sub	sp, #32
 800740e:	af00      	add	r7, sp, #0
 8007410:	60f8      	str	r0, [r7, #12]
 8007412:	60b9      	str	r1, [r7, #8]
 8007414:	607a      	str	r2, [r7, #4]
 8007416:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	009b      	lsls	r3, r3, #2
 8007420:	461a      	mov	r2, r3
 8007422:	21a5      	movs	r1, #165	@ 0xa5
 8007424:	f004 fb14 	bl	800ba50 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007432:	3b01      	subs	r3, #1
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	4413      	add	r3, r2
 8007438:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	f023 0307 	bic.w	r3, r3, #7
 8007440:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	f003 0307 	and.w	r3, r3, #7
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00b      	beq.n	8007464 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800744c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007450:	f383 8811 	msr	BASEPRI, r3
 8007454:	f3bf 8f6f 	isb	sy
 8007458:	f3bf 8f4f 	dsb	sy
 800745c:	617b      	str	r3, [r7, #20]
}
 800745e:	bf00      	nop
 8007460:	bf00      	nop
 8007462:	e7fd      	b.n	8007460 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d01f      	beq.n	80074aa <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800746a:	2300      	movs	r3, #0
 800746c:	61fb      	str	r3, [r7, #28]
 800746e:	e012      	b.n	8007496 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007470:	68ba      	ldr	r2, [r7, #8]
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	4413      	add	r3, r2
 8007476:	7819      	ldrb	r1, [r3, #0]
 8007478:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800747a:	69fb      	ldr	r3, [r7, #28]
 800747c:	4413      	add	r3, r2
 800747e:	3334      	adds	r3, #52	@ 0x34
 8007480:	460a      	mov	r2, r1
 8007482:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007484:	68ba      	ldr	r2, [r7, #8]
 8007486:	69fb      	ldr	r3, [r7, #28]
 8007488:	4413      	add	r3, r2
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d006      	beq.n	800749e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	3301      	adds	r3, #1
 8007494:	61fb      	str	r3, [r7, #28]
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	2b0f      	cmp	r3, #15
 800749a:	d9e9      	bls.n	8007470 <prvInitialiseNewTask+0x66>
 800749c:	e000      	b.n	80074a0 <prvInitialiseNewTask+0x96>
			{
				break;
 800749e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80074a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074a8:	e003      	b.n	80074b2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80074aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80074b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b4:	2b37      	cmp	r3, #55	@ 0x37
 80074b6:	d901      	bls.n	80074bc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80074b8:	2337      	movs	r3, #55	@ 0x37
 80074ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80074bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80074c0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80074c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80074c6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80074c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ca:	2200      	movs	r2, #0
 80074cc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80074ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d0:	3304      	adds	r3, #4
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7ff f966 	bl	80067a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80074d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074da:	3318      	adds	r3, #24
 80074dc:	4618      	mov	r0, r3
 80074de:	f7ff f961 	bl	80067a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80074e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80074ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80074f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074f6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80074f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fa:	2200      	movs	r2, #0
 80074fc:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80074fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007500:	2200      	movs	r2, #0
 8007502:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	68f9      	ldr	r1, [r7, #12]
 800750a:	69b8      	ldr	r0, [r7, #24]
 800750c:	f001 f93e 	bl	800878c <pxPortInitialiseStack>
 8007510:	4602      	mov	r2, r0
 8007512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007514:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007518:	2b00      	cmp	r3, #0
 800751a:	d002      	beq.n	8007522 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800751c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800751e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007520:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007522:	bf00      	nop
 8007524:	3720      	adds	r7, #32
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
	...

0800752c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007534:	f001 fa58 	bl	80089e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007538:	4b2d      	ldr	r3, [pc, #180]	@ (80075f0 <prvAddNewTaskToReadyList+0xc4>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	3301      	adds	r3, #1
 800753e:	4a2c      	ldr	r2, [pc, #176]	@ (80075f0 <prvAddNewTaskToReadyList+0xc4>)
 8007540:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007542:	4b2c      	ldr	r3, [pc, #176]	@ (80075f4 <prvAddNewTaskToReadyList+0xc8>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d109      	bne.n	800755e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800754a:	4a2a      	ldr	r2, [pc, #168]	@ (80075f4 <prvAddNewTaskToReadyList+0xc8>)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007550:	4b27      	ldr	r3, [pc, #156]	@ (80075f0 <prvAddNewTaskToReadyList+0xc4>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	2b01      	cmp	r3, #1
 8007556:	d110      	bne.n	800757a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007558:	f000 fc1e 	bl	8007d98 <prvInitialiseTaskLists>
 800755c:	e00d      	b.n	800757a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800755e:	4b26      	ldr	r3, [pc, #152]	@ (80075f8 <prvAddNewTaskToReadyList+0xcc>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d109      	bne.n	800757a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007566:	4b23      	ldr	r3, [pc, #140]	@ (80075f4 <prvAddNewTaskToReadyList+0xc8>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007570:	429a      	cmp	r2, r3
 8007572:	d802      	bhi.n	800757a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007574:	4a1f      	ldr	r2, [pc, #124]	@ (80075f4 <prvAddNewTaskToReadyList+0xc8>)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800757a:	4b20      	ldr	r3, [pc, #128]	@ (80075fc <prvAddNewTaskToReadyList+0xd0>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	3301      	adds	r3, #1
 8007580:	4a1e      	ldr	r2, [pc, #120]	@ (80075fc <prvAddNewTaskToReadyList+0xd0>)
 8007582:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007584:	4b1d      	ldr	r3, [pc, #116]	@ (80075fc <prvAddNewTaskToReadyList+0xd0>)
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007590:	4b1b      	ldr	r3, [pc, #108]	@ (8007600 <prvAddNewTaskToReadyList+0xd4>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	429a      	cmp	r2, r3
 8007596:	d903      	bls.n	80075a0 <prvAddNewTaskToReadyList+0x74>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800759c:	4a18      	ldr	r2, [pc, #96]	@ (8007600 <prvAddNewTaskToReadyList+0xd4>)
 800759e:	6013      	str	r3, [r2, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075a4:	4613      	mov	r3, r2
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	4413      	add	r3, r2
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	4a15      	ldr	r2, [pc, #84]	@ (8007604 <prvAddNewTaskToReadyList+0xd8>)
 80075ae:	441a      	add	r2, r3
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	3304      	adds	r3, #4
 80075b4:	4619      	mov	r1, r3
 80075b6:	4610      	mov	r0, r2
 80075b8:	f7ff f901 	bl	80067be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80075bc:	f001 fa46 	bl	8008a4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80075c0:	4b0d      	ldr	r3, [pc, #52]	@ (80075f8 <prvAddNewTaskToReadyList+0xcc>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d00e      	beq.n	80075e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80075c8:	4b0a      	ldr	r3, [pc, #40]	@ (80075f4 <prvAddNewTaskToReadyList+0xc8>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d207      	bcs.n	80075e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80075d6:	4b0c      	ldr	r3, [pc, #48]	@ (8007608 <prvAddNewTaskToReadyList+0xdc>)
 80075d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075dc:	601a      	str	r2, [r3, #0]
 80075de:	f3bf 8f4f 	dsb	sy
 80075e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075e6:	bf00      	nop
 80075e8:	3708      	adds	r7, #8
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	20000f5c 	.word	0x20000f5c
 80075f4:	20000a88 	.word	0x20000a88
 80075f8:	20000f68 	.word	0x20000f68
 80075fc:	20000f78 	.word	0x20000f78
 8007600:	20000f64 	.word	0x20000f64
 8007604:	20000a8c 	.word	0x20000a8c
 8007608:	e000ed04 	.word	0xe000ed04

0800760c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007614:	2300      	movs	r3, #0
 8007616:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d018      	beq.n	8007650 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800761e:	4b14      	ldr	r3, [pc, #80]	@ (8007670 <vTaskDelay+0x64>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <vTaskDelay+0x32>
	__asm volatile
 8007626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762a:	f383 8811 	msr	BASEPRI, r3
 800762e:	f3bf 8f6f 	isb	sy
 8007632:	f3bf 8f4f 	dsb	sy
 8007636:	60bb      	str	r3, [r7, #8]
}
 8007638:	bf00      	nop
 800763a:	bf00      	nop
 800763c:	e7fd      	b.n	800763a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800763e:	f000 f883 	bl	8007748 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007642:	2100      	movs	r1, #0
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 fcf3 	bl	8008030 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800764a:	f000 f88b 	bl	8007764 <xTaskResumeAll>
 800764e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d107      	bne.n	8007666 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007656:	4b07      	ldr	r3, [pc, #28]	@ (8007674 <vTaskDelay+0x68>)
 8007658:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800765c:	601a      	str	r2, [r3, #0]
 800765e:	f3bf 8f4f 	dsb	sy
 8007662:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007666:	bf00      	nop
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	20000f84 	.word	0x20000f84
 8007674:	e000ed04 	.word	0xe000ed04

08007678 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b08a      	sub	sp, #40	@ 0x28
 800767c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800767e:	2300      	movs	r3, #0
 8007680:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007682:	2300      	movs	r3, #0
 8007684:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007686:	463a      	mov	r2, r7
 8007688:	1d39      	adds	r1, r7, #4
 800768a:	f107 0308 	add.w	r3, r7, #8
 800768e:	4618      	mov	r0, r3
 8007690:	f7ff f834 	bl	80066fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007694:	6839      	ldr	r1, [r7, #0]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	9202      	str	r2, [sp, #8]
 800769c:	9301      	str	r3, [sp, #4]
 800769e:	2300      	movs	r3, #0
 80076a0:	9300      	str	r3, [sp, #0]
 80076a2:	2300      	movs	r3, #0
 80076a4:	460a      	mov	r2, r1
 80076a6:	4922      	ldr	r1, [pc, #136]	@ (8007730 <vTaskStartScheduler+0xb8>)
 80076a8:	4822      	ldr	r0, [pc, #136]	@ (8007734 <vTaskStartScheduler+0xbc>)
 80076aa:	f7ff fe09 	bl	80072c0 <xTaskCreateStatic>
 80076ae:	4603      	mov	r3, r0
 80076b0:	4a21      	ldr	r2, [pc, #132]	@ (8007738 <vTaskStartScheduler+0xc0>)
 80076b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80076b4:	4b20      	ldr	r3, [pc, #128]	@ (8007738 <vTaskStartScheduler+0xc0>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d002      	beq.n	80076c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80076bc:	2301      	movs	r3, #1
 80076be:	617b      	str	r3, [r7, #20]
 80076c0:	e001      	b.n	80076c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80076c2:	2300      	movs	r3, #0
 80076c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d102      	bne.n	80076d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80076cc:	f000 fd04 	bl	80080d8 <xTimerCreateTimerTask>
 80076d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d116      	bne.n	8007706 <vTaskStartScheduler+0x8e>
	__asm volatile
 80076d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076dc:	f383 8811 	msr	BASEPRI, r3
 80076e0:	f3bf 8f6f 	isb	sy
 80076e4:	f3bf 8f4f 	dsb	sy
 80076e8:	613b      	str	r3, [r7, #16]
}
 80076ea:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80076ec:	4b13      	ldr	r3, [pc, #76]	@ (800773c <vTaskStartScheduler+0xc4>)
 80076ee:	f04f 32ff 	mov.w	r2, #4294967295
 80076f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80076f4:	4b12      	ldr	r3, [pc, #72]	@ (8007740 <vTaskStartScheduler+0xc8>)
 80076f6:	2201      	movs	r2, #1
 80076f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80076fa:	4b12      	ldr	r3, [pc, #72]	@ (8007744 <vTaskStartScheduler+0xcc>)
 80076fc:	2200      	movs	r2, #0
 80076fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007700:	f001 f8ce 	bl	80088a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007704:	e00f      	b.n	8007726 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800770c:	d10b      	bne.n	8007726 <vTaskStartScheduler+0xae>
	__asm volatile
 800770e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007712:	f383 8811 	msr	BASEPRI, r3
 8007716:	f3bf 8f6f 	isb	sy
 800771a:	f3bf 8f4f 	dsb	sy
 800771e:	60fb      	str	r3, [r7, #12]
}
 8007720:	bf00      	nop
 8007722:	bf00      	nop
 8007724:	e7fd      	b.n	8007722 <vTaskStartScheduler+0xaa>
}
 8007726:	bf00      	nop
 8007728:	3718      	adds	r7, #24
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
 800772e:	bf00      	nop
 8007730:	0800e244 	.word	0x0800e244
 8007734:	08007d69 	.word	0x08007d69
 8007738:	20000f80 	.word	0x20000f80
 800773c:	20000f7c 	.word	0x20000f7c
 8007740:	20000f68 	.word	0x20000f68
 8007744:	20000f60 	.word	0x20000f60

08007748 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007748:	b480      	push	{r7}
 800774a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800774c:	4b04      	ldr	r3, [pc, #16]	@ (8007760 <vTaskSuspendAll+0x18>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	3301      	adds	r3, #1
 8007752:	4a03      	ldr	r2, [pc, #12]	@ (8007760 <vTaskSuspendAll+0x18>)
 8007754:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007756:	bf00      	nop
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	20000f84 	.word	0x20000f84

08007764 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800776a:	2300      	movs	r3, #0
 800776c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800776e:	2300      	movs	r3, #0
 8007770:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007772:	4b42      	ldr	r3, [pc, #264]	@ (800787c <xTaskResumeAll+0x118>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10b      	bne.n	8007792 <xTaskResumeAll+0x2e>
	__asm volatile
 800777a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800777e:	f383 8811 	msr	BASEPRI, r3
 8007782:	f3bf 8f6f 	isb	sy
 8007786:	f3bf 8f4f 	dsb	sy
 800778a:	603b      	str	r3, [r7, #0]
}
 800778c:	bf00      	nop
 800778e:	bf00      	nop
 8007790:	e7fd      	b.n	800778e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007792:	f001 f929 	bl	80089e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007796:	4b39      	ldr	r3, [pc, #228]	@ (800787c <xTaskResumeAll+0x118>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3b01      	subs	r3, #1
 800779c:	4a37      	ldr	r2, [pc, #220]	@ (800787c <xTaskResumeAll+0x118>)
 800779e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077a0:	4b36      	ldr	r3, [pc, #216]	@ (800787c <xTaskResumeAll+0x118>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d162      	bne.n	800786e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80077a8:	4b35      	ldr	r3, [pc, #212]	@ (8007880 <xTaskResumeAll+0x11c>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d05e      	beq.n	800786e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80077b0:	e02f      	b.n	8007812 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077b2:	4b34      	ldr	r3, [pc, #208]	@ (8007884 <xTaskResumeAll+0x120>)
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	3318      	adds	r3, #24
 80077be:	4618      	mov	r0, r3
 80077c0:	f7ff f85a 	bl	8006878 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	3304      	adds	r3, #4
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7ff f855 	bl	8006878 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077d2:	4b2d      	ldr	r3, [pc, #180]	@ (8007888 <xTaskResumeAll+0x124>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d903      	bls.n	80077e2 <xTaskResumeAll+0x7e>
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077de:	4a2a      	ldr	r2, [pc, #168]	@ (8007888 <xTaskResumeAll+0x124>)
 80077e0:	6013      	str	r3, [r2, #0]
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077e6:	4613      	mov	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	4413      	add	r3, r2
 80077ec:	009b      	lsls	r3, r3, #2
 80077ee:	4a27      	ldr	r2, [pc, #156]	@ (800788c <xTaskResumeAll+0x128>)
 80077f0:	441a      	add	r2, r3
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	3304      	adds	r3, #4
 80077f6:	4619      	mov	r1, r3
 80077f8:	4610      	mov	r0, r2
 80077fa:	f7fe ffe0 	bl	80067be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007802:	4b23      	ldr	r3, [pc, #140]	@ (8007890 <xTaskResumeAll+0x12c>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007808:	429a      	cmp	r2, r3
 800780a:	d302      	bcc.n	8007812 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800780c:	4b21      	ldr	r3, [pc, #132]	@ (8007894 <xTaskResumeAll+0x130>)
 800780e:	2201      	movs	r2, #1
 8007810:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007812:	4b1c      	ldr	r3, [pc, #112]	@ (8007884 <xTaskResumeAll+0x120>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1cb      	bne.n	80077b2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d001      	beq.n	8007824 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007820:	f000 fb58 	bl	8007ed4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007824:	4b1c      	ldr	r3, [pc, #112]	@ (8007898 <xTaskResumeAll+0x134>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d010      	beq.n	8007852 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007830:	f000 f846 	bl	80078c0 <xTaskIncrementTick>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d002      	beq.n	8007840 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800783a:	4b16      	ldr	r3, [pc, #88]	@ (8007894 <xTaskResumeAll+0x130>)
 800783c:	2201      	movs	r2, #1
 800783e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	3b01      	subs	r3, #1
 8007844:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d1f1      	bne.n	8007830 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800784c:	4b12      	ldr	r3, [pc, #72]	@ (8007898 <xTaskResumeAll+0x134>)
 800784e:	2200      	movs	r2, #0
 8007850:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007852:	4b10      	ldr	r3, [pc, #64]	@ (8007894 <xTaskResumeAll+0x130>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d009      	beq.n	800786e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800785a:	2301      	movs	r3, #1
 800785c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800785e:	4b0f      	ldr	r3, [pc, #60]	@ (800789c <xTaskResumeAll+0x138>)
 8007860:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007864:	601a      	str	r2, [r3, #0]
 8007866:	f3bf 8f4f 	dsb	sy
 800786a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800786e:	f001 f8ed 	bl	8008a4c <vPortExitCritical>

	return xAlreadyYielded;
 8007872:	68bb      	ldr	r3, [r7, #8]
}
 8007874:	4618      	mov	r0, r3
 8007876:	3710      	adds	r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	20000f84 	.word	0x20000f84
 8007880:	20000f5c 	.word	0x20000f5c
 8007884:	20000f1c 	.word	0x20000f1c
 8007888:	20000f64 	.word	0x20000f64
 800788c:	20000a8c 	.word	0x20000a8c
 8007890:	20000a88 	.word	0x20000a88
 8007894:	20000f70 	.word	0x20000f70
 8007898:	20000f6c 	.word	0x20000f6c
 800789c:	e000ed04 	.word	0xe000ed04

080078a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80078a6:	4b05      	ldr	r3, [pc, #20]	@ (80078bc <xTaskGetTickCount+0x1c>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80078ac:	687b      	ldr	r3, [r7, #4]
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	370c      	adds	r7, #12
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	20000f60 	.word	0x20000f60

080078c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b086      	sub	sp, #24
 80078c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80078c6:	2300      	movs	r3, #0
 80078c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078ca:	4b4f      	ldr	r3, [pc, #316]	@ (8007a08 <xTaskIncrementTick+0x148>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	f040 8090 	bne.w	80079f4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80078d4:	4b4d      	ldr	r3, [pc, #308]	@ (8007a0c <xTaskIncrementTick+0x14c>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	3301      	adds	r3, #1
 80078da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80078dc:	4a4b      	ldr	r2, [pc, #300]	@ (8007a0c <xTaskIncrementTick+0x14c>)
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d121      	bne.n	800792c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80078e8:	4b49      	ldr	r3, [pc, #292]	@ (8007a10 <xTaskIncrementTick+0x150>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d00b      	beq.n	800790a <xTaskIncrementTick+0x4a>
	__asm volatile
 80078f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f6:	f383 8811 	msr	BASEPRI, r3
 80078fa:	f3bf 8f6f 	isb	sy
 80078fe:	f3bf 8f4f 	dsb	sy
 8007902:	603b      	str	r3, [r7, #0]
}
 8007904:	bf00      	nop
 8007906:	bf00      	nop
 8007908:	e7fd      	b.n	8007906 <xTaskIncrementTick+0x46>
 800790a:	4b41      	ldr	r3, [pc, #260]	@ (8007a10 <xTaskIncrementTick+0x150>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	60fb      	str	r3, [r7, #12]
 8007910:	4b40      	ldr	r3, [pc, #256]	@ (8007a14 <xTaskIncrementTick+0x154>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a3e      	ldr	r2, [pc, #248]	@ (8007a10 <xTaskIncrementTick+0x150>)
 8007916:	6013      	str	r3, [r2, #0]
 8007918:	4a3e      	ldr	r2, [pc, #248]	@ (8007a14 <xTaskIncrementTick+0x154>)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	6013      	str	r3, [r2, #0]
 800791e:	4b3e      	ldr	r3, [pc, #248]	@ (8007a18 <xTaskIncrementTick+0x158>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	3301      	adds	r3, #1
 8007924:	4a3c      	ldr	r2, [pc, #240]	@ (8007a18 <xTaskIncrementTick+0x158>)
 8007926:	6013      	str	r3, [r2, #0]
 8007928:	f000 fad4 	bl	8007ed4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800792c:	4b3b      	ldr	r3, [pc, #236]	@ (8007a1c <xTaskIncrementTick+0x15c>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	693a      	ldr	r2, [r7, #16]
 8007932:	429a      	cmp	r2, r3
 8007934:	d349      	bcc.n	80079ca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007936:	4b36      	ldr	r3, [pc, #216]	@ (8007a10 <xTaskIncrementTick+0x150>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d104      	bne.n	800794a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007940:	4b36      	ldr	r3, [pc, #216]	@ (8007a1c <xTaskIncrementTick+0x15c>)
 8007942:	f04f 32ff 	mov.w	r2, #4294967295
 8007946:	601a      	str	r2, [r3, #0]
					break;
 8007948:	e03f      	b.n	80079ca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800794a:	4b31      	ldr	r3, [pc, #196]	@ (8007a10 <xTaskIncrementTick+0x150>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	68db      	ldr	r3, [r3, #12]
 8007952:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800795a:	693a      	ldr	r2, [r7, #16]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	429a      	cmp	r2, r3
 8007960:	d203      	bcs.n	800796a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007962:	4a2e      	ldr	r2, [pc, #184]	@ (8007a1c <xTaskIncrementTick+0x15c>)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007968:	e02f      	b.n	80079ca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	3304      	adds	r3, #4
 800796e:	4618      	mov	r0, r3
 8007970:	f7fe ff82 	bl	8006878 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007978:	2b00      	cmp	r3, #0
 800797a:	d004      	beq.n	8007986 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	3318      	adds	r3, #24
 8007980:	4618      	mov	r0, r3
 8007982:	f7fe ff79 	bl	8006878 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800798a:	4b25      	ldr	r3, [pc, #148]	@ (8007a20 <xTaskIncrementTick+0x160>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	429a      	cmp	r2, r3
 8007990:	d903      	bls.n	800799a <xTaskIncrementTick+0xda>
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007996:	4a22      	ldr	r2, [pc, #136]	@ (8007a20 <xTaskIncrementTick+0x160>)
 8007998:	6013      	str	r3, [r2, #0]
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800799e:	4613      	mov	r3, r2
 80079a0:	009b      	lsls	r3, r3, #2
 80079a2:	4413      	add	r3, r2
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	4a1f      	ldr	r2, [pc, #124]	@ (8007a24 <xTaskIncrementTick+0x164>)
 80079a8:	441a      	add	r2, r3
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	3304      	adds	r3, #4
 80079ae:	4619      	mov	r1, r3
 80079b0:	4610      	mov	r0, r2
 80079b2:	f7fe ff04 	bl	80067be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007a28 <xTaskIncrementTick+0x168>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d3b8      	bcc.n	8007936 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80079c4:	2301      	movs	r3, #1
 80079c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079c8:	e7b5      	b.n	8007936 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80079ca:	4b17      	ldr	r3, [pc, #92]	@ (8007a28 <xTaskIncrementTick+0x168>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079d0:	4914      	ldr	r1, [pc, #80]	@ (8007a24 <xTaskIncrementTick+0x164>)
 80079d2:	4613      	mov	r3, r2
 80079d4:	009b      	lsls	r3, r3, #2
 80079d6:	4413      	add	r3, r2
 80079d8:	009b      	lsls	r3, r3, #2
 80079da:	440b      	add	r3, r1
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d901      	bls.n	80079e6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80079e2:	2301      	movs	r3, #1
 80079e4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80079e6:	4b11      	ldr	r3, [pc, #68]	@ (8007a2c <xTaskIncrementTick+0x16c>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d007      	beq.n	80079fe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80079ee:	2301      	movs	r3, #1
 80079f0:	617b      	str	r3, [r7, #20]
 80079f2:	e004      	b.n	80079fe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80079f4:	4b0e      	ldr	r3, [pc, #56]	@ (8007a30 <xTaskIncrementTick+0x170>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	3301      	adds	r3, #1
 80079fa:	4a0d      	ldr	r2, [pc, #52]	@ (8007a30 <xTaskIncrementTick+0x170>)
 80079fc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80079fe:	697b      	ldr	r3, [r7, #20]
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3718      	adds	r7, #24
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	20000f84 	.word	0x20000f84
 8007a0c:	20000f60 	.word	0x20000f60
 8007a10:	20000f14 	.word	0x20000f14
 8007a14:	20000f18 	.word	0x20000f18
 8007a18:	20000f74 	.word	0x20000f74
 8007a1c:	20000f7c 	.word	0x20000f7c
 8007a20:	20000f64 	.word	0x20000f64
 8007a24:	20000a8c 	.word	0x20000a8c
 8007a28:	20000a88 	.word	0x20000a88
 8007a2c:	20000f70 	.word	0x20000f70
 8007a30:	20000f6c 	.word	0x20000f6c

08007a34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007a34:	b480      	push	{r7}
 8007a36:	b085      	sub	sp, #20
 8007a38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007a3a:	4b28      	ldr	r3, [pc, #160]	@ (8007adc <vTaskSwitchContext+0xa8>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d003      	beq.n	8007a4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007a42:	4b27      	ldr	r3, [pc, #156]	@ (8007ae0 <vTaskSwitchContext+0xac>)
 8007a44:	2201      	movs	r2, #1
 8007a46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007a48:	e042      	b.n	8007ad0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007a4a:	4b25      	ldr	r3, [pc, #148]	@ (8007ae0 <vTaskSwitchContext+0xac>)
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a50:	4b24      	ldr	r3, [pc, #144]	@ (8007ae4 <vTaskSwitchContext+0xb0>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	60fb      	str	r3, [r7, #12]
 8007a56:	e011      	b.n	8007a7c <vTaskSwitchContext+0x48>
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d10b      	bne.n	8007a76 <vTaskSwitchContext+0x42>
	__asm volatile
 8007a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a62:	f383 8811 	msr	BASEPRI, r3
 8007a66:	f3bf 8f6f 	isb	sy
 8007a6a:	f3bf 8f4f 	dsb	sy
 8007a6e:	607b      	str	r3, [r7, #4]
}
 8007a70:	bf00      	nop
 8007a72:	bf00      	nop
 8007a74:	e7fd      	b.n	8007a72 <vTaskSwitchContext+0x3e>
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	3b01      	subs	r3, #1
 8007a7a:	60fb      	str	r3, [r7, #12]
 8007a7c:	491a      	ldr	r1, [pc, #104]	@ (8007ae8 <vTaskSwitchContext+0xb4>)
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	4613      	mov	r3, r2
 8007a82:	009b      	lsls	r3, r3, #2
 8007a84:	4413      	add	r3, r2
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	440b      	add	r3, r1
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d0e3      	beq.n	8007a58 <vTaskSwitchContext+0x24>
 8007a90:	68fa      	ldr	r2, [r7, #12]
 8007a92:	4613      	mov	r3, r2
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	4413      	add	r3, r2
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	4a13      	ldr	r2, [pc, #76]	@ (8007ae8 <vTaskSwitchContext+0xb4>)
 8007a9c:	4413      	add	r3, r2
 8007a9e:	60bb      	str	r3, [r7, #8]
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	685a      	ldr	r2, [r3, #4]
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	605a      	str	r2, [r3, #4]
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	685a      	ldr	r2, [r3, #4]
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	3308      	adds	r3, #8
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d104      	bne.n	8007ac0 <vTaskSwitchContext+0x8c>
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	685a      	ldr	r2, [r3, #4]
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	605a      	str	r2, [r3, #4]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	4a09      	ldr	r2, [pc, #36]	@ (8007aec <vTaskSwitchContext+0xb8>)
 8007ac8:	6013      	str	r3, [r2, #0]
 8007aca:	4a06      	ldr	r2, [pc, #24]	@ (8007ae4 <vTaskSwitchContext+0xb0>)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	6013      	str	r3, [r2, #0]
}
 8007ad0:	bf00      	nop
 8007ad2:	3714      	adds	r7, #20
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr
 8007adc:	20000f84 	.word	0x20000f84
 8007ae0:	20000f70 	.word	0x20000f70
 8007ae4:	20000f64 	.word	0x20000f64
 8007ae8:	20000a8c 	.word	0x20000a8c
 8007aec:	20000a88 	.word	0x20000a88

08007af0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d10b      	bne.n	8007b18 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	60fb      	str	r3, [r7, #12]
}
 8007b12:	bf00      	nop
 8007b14:	bf00      	nop
 8007b16:	e7fd      	b.n	8007b14 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b18:	4b07      	ldr	r3, [pc, #28]	@ (8007b38 <vTaskPlaceOnEventList+0x48>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	3318      	adds	r3, #24
 8007b1e:	4619      	mov	r1, r3
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f7fe fe70 	bl	8006806 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b26:	2101      	movs	r1, #1
 8007b28:	6838      	ldr	r0, [r7, #0]
 8007b2a:	f000 fa81 	bl	8008030 <prvAddCurrentTaskToDelayedList>
}
 8007b2e:	bf00      	nop
 8007b30:	3710      	adds	r7, #16
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	20000a88 	.word	0x20000a88

08007b3c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b086      	sub	sp, #24
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10b      	bne.n	8007b66 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b52:	f383 8811 	msr	BASEPRI, r3
 8007b56:	f3bf 8f6f 	isb	sy
 8007b5a:	f3bf 8f4f 	dsb	sy
 8007b5e:	617b      	str	r3, [r7, #20]
}
 8007b60:	bf00      	nop
 8007b62:	bf00      	nop
 8007b64:	e7fd      	b.n	8007b62 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b66:	4b0a      	ldr	r3, [pc, #40]	@ (8007b90 <vTaskPlaceOnEventListRestricted+0x54>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	3318      	adds	r3, #24
 8007b6c:	4619      	mov	r1, r3
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f7fe fe25 	bl	80067be <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d002      	beq.n	8007b80 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8007b7e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007b80:	6879      	ldr	r1, [r7, #4]
 8007b82:	68b8      	ldr	r0, [r7, #8]
 8007b84:	f000 fa54 	bl	8008030 <prvAddCurrentTaskToDelayedList>
	}
 8007b88:	bf00      	nop
 8007b8a:	3718      	adds	r7, #24
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	20000a88 	.word	0x20000a88

08007b94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b086      	sub	sp, #24
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	68db      	ldr	r3, [r3, #12]
 8007ba2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d10b      	bne.n	8007bc2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bae:	f383 8811 	msr	BASEPRI, r3
 8007bb2:	f3bf 8f6f 	isb	sy
 8007bb6:	f3bf 8f4f 	dsb	sy
 8007bba:	60fb      	str	r3, [r7, #12]
}
 8007bbc:	bf00      	nop
 8007bbe:	bf00      	nop
 8007bc0:	e7fd      	b.n	8007bbe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	3318      	adds	r3, #24
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f7fe fe56 	bl	8006878 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8007c44 <xTaskRemoveFromEventList+0xb0>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d11d      	bne.n	8007c10 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	3304      	adds	r3, #4
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f7fe fe4d 	bl	8006878 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be2:	4b19      	ldr	r3, [pc, #100]	@ (8007c48 <xTaskRemoveFromEventList+0xb4>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d903      	bls.n	8007bf2 <xTaskRemoveFromEventList+0x5e>
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bee:	4a16      	ldr	r2, [pc, #88]	@ (8007c48 <xTaskRemoveFromEventList+0xb4>)
 8007bf0:	6013      	str	r3, [r2, #0]
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bf6:	4613      	mov	r3, r2
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	4413      	add	r3, r2
 8007bfc:	009b      	lsls	r3, r3, #2
 8007bfe:	4a13      	ldr	r2, [pc, #76]	@ (8007c4c <xTaskRemoveFromEventList+0xb8>)
 8007c00:	441a      	add	r2, r3
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	3304      	adds	r3, #4
 8007c06:	4619      	mov	r1, r3
 8007c08:	4610      	mov	r0, r2
 8007c0a:	f7fe fdd8 	bl	80067be <vListInsertEnd>
 8007c0e:	e005      	b.n	8007c1c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	3318      	adds	r3, #24
 8007c14:	4619      	mov	r1, r3
 8007c16:	480e      	ldr	r0, [pc, #56]	@ (8007c50 <xTaskRemoveFromEventList+0xbc>)
 8007c18:	f7fe fdd1 	bl	80067be <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c20:	4b0c      	ldr	r3, [pc, #48]	@ (8007c54 <xTaskRemoveFromEventList+0xc0>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d905      	bls.n	8007c36 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8007c58 <xTaskRemoveFromEventList+0xc4>)
 8007c30:	2201      	movs	r2, #1
 8007c32:	601a      	str	r2, [r3, #0]
 8007c34:	e001      	b.n	8007c3a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007c36:	2300      	movs	r3, #0
 8007c38:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007c3a:	697b      	ldr	r3, [r7, #20]
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3718      	adds	r7, #24
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	20000f84 	.word	0x20000f84
 8007c48:	20000f64 	.word	0x20000f64
 8007c4c:	20000a8c 	.word	0x20000a8c
 8007c50:	20000f1c 	.word	0x20000f1c
 8007c54:	20000a88 	.word	0x20000a88
 8007c58:	20000f70 	.word	0x20000f70

08007c5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007c64:	4b06      	ldr	r3, [pc, #24]	@ (8007c80 <vTaskInternalSetTimeOutState+0x24>)
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007c6c:	4b05      	ldr	r3, [pc, #20]	@ (8007c84 <vTaskInternalSetTimeOutState+0x28>)
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	605a      	str	r2, [r3, #4]
}
 8007c74:	bf00      	nop
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	20000f74 	.word	0x20000f74
 8007c84:	20000f60 	.word	0x20000f60

08007c88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b088      	sub	sp, #32
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d10b      	bne.n	8007cb0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9c:	f383 8811 	msr	BASEPRI, r3
 8007ca0:	f3bf 8f6f 	isb	sy
 8007ca4:	f3bf 8f4f 	dsb	sy
 8007ca8:	613b      	str	r3, [r7, #16]
}
 8007caa:	bf00      	nop
 8007cac:	bf00      	nop
 8007cae:	e7fd      	b.n	8007cac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d10b      	bne.n	8007cce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cba:	f383 8811 	msr	BASEPRI, r3
 8007cbe:	f3bf 8f6f 	isb	sy
 8007cc2:	f3bf 8f4f 	dsb	sy
 8007cc6:	60fb      	str	r3, [r7, #12]
}
 8007cc8:	bf00      	nop
 8007cca:	bf00      	nop
 8007ccc:	e7fd      	b.n	8007cca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007cce:	f000 fe8b 	bl	80089e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8007d48 <xTaskCheckForTimeOut+0xc0>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	69ba      	ldr	r2, [r7, #24]
 8007cde:	1ad3      	subs	r3, r2, r3
 8007ce0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cea:	d102      	bne.n	8007cf2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007cec:	2300      	movs	r3, #0
 8007cee:	61fb      	str	r3, [r7, #28]
 8007cf0:	e023      	b.n	8007d3a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	4b15      	ldr	r3, [pc, #84]	@ (8007d4c <xTaskCheckForTimeOut+0xc4>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d007      	beq.n	8007d0e <xTaskCheckForTimeOut+0x86>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	69ba      	ldr	r2, [r7, #24]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d302      	bcc.n	8007d0e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	61fb      	str	r3, [r7, #28]
 8007d0c:	e015      	b.n	8007d3a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d20b      	bcs.n	8007d30 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	1ad2      	subs	r2, r2, r3
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f7ff ff99 	bl	8007c5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	61fb      	str	r3, [r7, #28]
 8007d2e:	e004      	b.n	8007d3a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	2200      	movs	r2, #0
 8007d34:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007d36:	2301      	movs	r3, #1
 8007d38:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007d3a:	f000 fe87 	bl	8008a4c <vPortExitCritical>

	return xReturn;
 8007d3e:	69fb      	ldr	r3, [r7, #28]
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3720      	adds	r7, #32
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}
 8007d48:	20000f60 	.word	0x20000f60
 8007d4c:	20000f74 	.word	0x20000f74

08007d50 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007d50:	b480      	push	{r7}
 8007d52:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007d54:	4b03      	ldr	r3, [pc, #12]	@ (8007d64 <vTaskMissedYield+0x14>)
 8007d56:	2201      	movs	r2, #1
 8007d58:	601a      	str	r2, [r3, #0]
}
 8007d5a:	bf00      	nop
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr
 8007d64:	20000f70 	.word	0x20000f70

08007d68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007d70:	f000 f852 	bl	8007e18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007d74:	4b06      	ldr	r3, [pc, #24]	@ (8007d90 <prvIdleTask+0x28>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d9f9      	bls.n	8007d70 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007d7c:	4b05      	ldr	r3, [pc, #20]	@ (8007d94 <prvIdleTask+0x2c>)
 8007d7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d82:	601a      	str	r2, [r3, #0]
 8007d84:	f3bf 8f4f 	dsb	sy
 8007d88:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007d8c:	e7f0      	b.n	8007d70 <prvIdleTask+0x8>
 8007d8e:	bf00      	nop
 8007d90:	20000a8c 	.word	0x20000a8c
 8007d94:	e000ed04 	.word	0xe000ed04

08007d98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d9e:	2300      	movs	r3, #0
 8007da0:	607b      	str	r3, [r7, #4]
 8007da2:	e00c      	b.n	8007dbe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	4613      	mov	r3, r2
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	4413      	add	r3, r2
 8007dac:	009b      	lsls	r3, r3, #2
 8007dae:	4a12      	ldr	r2, [pc, #72]	@ (8007df8 <prvInitialiseTaskLists+0x60>)
 8007db0:	4413      	add	r3, r2
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7fe fcd6 	bl	8006764 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	3301      	adds	r3, #1
 8007dbc:	607b      	str	r3, [r7, #4]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2b37      	cmp	r3, #55	@ 0x37
 8007dc2:	d9ef      	bls.n	8007da4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007dc4:	480d      	ldr	r0, [pc, #52]	@ (8007dfc <prvInitialiseTaskLists+0x64>)
 8007dc6:	f7fe fccd 	bl	8006764 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007dca:	480d      	ldr	r0, [pc, #52]	@ (8007e00 <prvInitialiseTaskLists+0x68>)
 8007dcc:	f7fe fcca 	bl	8006764 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007dd0:	480c      	ldr	r0, [pc, #48]	@ (8007e04 <prvInitialiseTaskLists+0x6c>)
 8007dd2:	f7fe fcc7 	bl	8006764 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007dd6:	480c      	ldr	r0, [pc, #48]	@ (8007e08 <prvInitialiseTaskLists+0x70>)
 8007dd8:	f7fe fcc4 	bl	8006764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007ddc:	480b      	ldr	r0, [pc, #44]	@ (8007e0c <prvInitialiseTaskLists+0x74>)
 8007dde:	f7fe fcc1 	bl	8006764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007de2:	4b0b      	ldr	r3, [pc, #44]	@ (8007e10 <prvInitialiseTaskLists+0x78>)
 8007de4:	4a05      	ldr	r2, [pc, #20]	@ (8007dfc <prvInitialiseTaskLists+0x64>)
 8007de6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007de8:	4b0a      	ldr	r3, [pc, #40]	@ (8007e14 <prvInitialiseTaskLists+0x7c>)
 8007dea:	4a05      	ldr	r2, [pc, #20]	@ (8007e00 <prvInitialiseTaskLists+0x68>)
 8007dec:	601a      	str	r2, [r3, #0]
}
 8007dee:	bf00      	nop
 8007df0:	3708      	adds	r7, #8
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	20000a8c 	.word	0x20000a8c
 8007dfc:	20000eec 	.word	0x20000eec
 8007e00:	20000f00 	.word	0x20000f00
 8007e04:	20000f1c 	.word	0x20000f1c
 8007e08:	20000f30 	.word	0x20000f30
 8007e0c:	20000f48 	.word	0x20000f48
 8007e10:	20000f14 	.word	0x20000f14
 8007e14:	20000f18 	.word	0x20000f18

08007e18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e1e:	e019      	b.n	8007e54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e20:	f000 fde2 	bl	80089e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e24:	4b10      	ldr	r3, [pc, #64]	@ (8007e68 <prvCheckTasksWaitingTermination+0x50>)
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	68db      	ldr	r3, [r3, #12]
 8007e2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	3304      	adds	r3, #4
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7fe fd21 	bl	8006878 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007e36:	4b0d      	ldr	r3, [pc, #52]	@ (8007e6c <prvCheckTasksWaitingTermination+0x54>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	4a0b      	ldr	r2, [pc, #44]	@ (8007e6c <prvCheckTasksWaitingTermination+0x54>)
 8007e3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007e40:	4b0b      	ldr	r3, [pc, #44]	@ (8007e70 <prvCheckTasksWaitingTermination+0x58>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3b01      	subs	r3, #1
 8007e46:	4a0a      	ldr	r2, [pc, #40]	@ (8007e70 <prvCheckTasksWaitingTermination+0x58>)
 8007e48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007e4a:	f000 fdff 	bl	8008a4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 f810 	bl	8007e74 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e54:	4b06      	ldr	r3, [pc, #24]	@ (8007e70 <prvCheckTasksWaitingTermination+0x58>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1e1      	bne.n	8007e20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007e5c:	bf00      	nop
 8007e5e:	bf00      	nop
 8007e60:	3708      	adds	r7, #8
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	20000f30 	.word	0x20000f30
 8007e6c:	20000f5c 	.word	0x20000f5c
 8007e70:	20000f44 	.word	0x20000f44

08007e74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d108      	bne.n	8007e98 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f000 ff9c 	bl	8008dc8 <vPortFree>
				vPortFree( pxTCB );
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f000 ff99 	bl	8008dc8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007e96:	e019      	b.n	8007ecc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d103      	bne.n	8007eaa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 ff90 	bl	8008dc8 <vPortFree>
	}
 8007ea8:	e010      	b.n	8007ecc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007eb0:	2b02      	cmp	r3, #2
 8007eb2:	d00b      	beq.n	8007ecc <prvDeleteTCB+0x58>
	__asm volatile
 8007eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb8:	f383 8811 	msr	BASEPRI, r3
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	f3bf 8f4f 	dsb	sy
 8007ec4:	60fb      	str	r3, [r7, #12]
}
 8007ec6:	bf00      	nop
 8007ec8:	bf00      	nop
 8007eca:	e7fd      	b.n	8007ec8 <prvDeleteTCB+0x54>
	}
 8007ecc:	bf00      	nop
 8007ece:	3710      	adds	r7, #16
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}

08007ed4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007eda:	4b0c      	ldr	r3, [pc, #48]	@ (8007f0c <prvResetNextTaskUnblockTime+0x38>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d104      	bne.n	8007eee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ee4:	4b0a      	ldr	r3, [pc, #40]	@ (8007f10 <prvResetNextTaskUnblockTime+0x3c>)
 8007ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007eec:	e008      	b.n	8007f00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eee:	4b07      	ldr	r3, [pc, #28]	@ (8007f0c <prvResetNextTaskUnblockTime+0x38>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	68db      	ldr	r3, [r3, #12]
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	4a04      	ldr	r2, [pc, #16]	@ (8007f10 <prvResetNextTaskUnblockTime+0x3c>)
 8007efe:	6013      	str	r3, [r2, #0]
}
 8007f00:	bf00      	nop
 8007f02:	370c      	adds	r7, #12
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr
 8007f0c:	20000f14 	.word	0x20000f14
 8007f10:	20000f7c 	.word	0x20000f7c

08007f14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f14:	b480      	push	{r7}
 8007f16:	b083      	sub	sp, #12
 8007f18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f48 <xTaskGetSchedulerState+0x34>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d102      	bne.n	8007f28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f22:	2301      	movs	r3, #1
 8007f24:	607b      	str	r3, [r7, #4]
 8007f26:	e008      	b.n	8007f3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f28:	4b08      	ldr	r3, [pc, #32]	@ (8007f4c <xTaskGetSchedulerState+0x38>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d102      	bne.n	8007f36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f30:	2302      	movs	r3, #2
 8007f32:	607b      	str	r3, [r7, #4]
 8007f34:	e001      	b.n	8007f3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007f36:	2300      	movs	r3, #0
 8007f38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007f3a:	687b      	ldr	r3, [r7, #4]
	}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	370c      	adds	r7, #12
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr
 8007f48:	20000f68 	.word	0x20000f68
 8007f4c:	20000f84 	.word	0x20000f84

08007f50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b086      	sub	sp, #24
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d058      	beq.n	8008018 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007f66:	4b2f      	ldr	r3, [pc, #188]	@ (8008024 <xTaskPriorityDisinherit+0xd4>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	693a      	ldr	r2, [r7, #16]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d00b      	beq.n	8007f88 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f74:	f383 8811 	msr	BASEPRI, r3
 8007f78:	f3bf 8f6f 	isb	sy
 8007f7c:	f3bf 8f4f 	dsb	sy
 8007f80:	60fb      	str	r3, [r7, #12]
}
 8007f82:	bf00      	nop
 8007f84:	bf00      	nop
 8007f86:	e7fd      	b.n	8007f84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d10b      	bne.n	8007fa8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f94:	f383 8811 	msr	BASEPRI, r3
 8007f98:	f3bf 8f6f 	isb	sy
 8007f9c:	f3bf 8f4f 	dsb	sy
 8007fa0:	60bb      	str	r3, [r7, #8]
}
 8007fa2:	bf00      	nop
 8007fa4:	bf00      	nop
 8007fa6:	e7fd      	b.n	8007fa4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fac:	1e5a      	subs	r2, r3, #1
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d02c      	beq.n	8008018 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d128      	bne.n	8008018 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	3304      	adds	r3, #4
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f7fe fc54 	bl	8006878 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fdc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8008028 <xTaskPriorityDisinherit+0xd8>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d903      	bls.n	8007ff8 <xTaskPriorityDisinherit+0xa8>
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff4:	4a0c      	ldr	r2, [pc, #48]	@ (8008028 <xTaskPriorityDisinherit+0xd8>)
 8007ff6:	6013      	str	r3, [r2, #0]
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4413      	add	r3, r2
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4a09      	ldr	r2, [pc, #36]	@ (800802c <xTaskPriorityDisinherit+0xdc>)
 8008006:	441a      	add	r2, r3
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	3304      	adds	r3, #4
 800800c:	4619      	mov	r1, r3
 800800e:	4610      	mov	r0, r2
 8008010:	f7fe fbd5 	bl	80067be <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008014:	2301      	movs	r3, #1
 8008016:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008018:	697b      	ldr	r3, [r7, #20]
	}
 800801a:	4618      	mov	r0, r3
 800801c:	3718      	adds	r7, #24
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
 8008022:	bf00      	nop
 8008024:	20000a88 	.word	0x20000a88
 8008028:	20000f64 	.word	0x20000f64
 800802c:	20000a8c 	.word	0x20000a8c

08008030 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b084      	sub	sp, #16
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800803a:	4b21      	ldr	r3, [pc, #132]	@ (80080c0 <prvAddCurrentTaskToDelayedList+0x90>)
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008040:	4b20      	ldr	r3, [pc, #128]	@ (80080c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	3304      	adds	r3, #4
 8008046:	4618      	mov	r0, r3
 8008048:	f7fe fc16 	bl	8006878 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008052:	d10a      	bne.n	800806a <prvAddCurrentTaskToDelayedList+0x3a>
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d007      	beq.n	800806a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800805a:	4b1a      	ldr	r3, [pc, #104]	@ (80080c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	3304      	adds	r3, #4
 8008060:	4619      	mov	r1, r3
 8008062:	4819      	ldr	r0, [pc, #100]	@ (80080c8 <prvAddCurrentTaskToDelayedList+0x98>)
 8008064:	f7fe fbab 	bl	80067be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008068:	e026      	b.n	80080b8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800806a:	68fa      	ldr	r2, [r7, #12]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4413      	add	r3, r2
 8008070:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008072:	4b14      	ldr	r3, [pc, #80]	@ (80080c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800807a:	68ba      	ldr	r2, [r7, #8]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	429a      	cmp	r2, r3
 8008080:	d209      	bcs.n	8008096 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008082:	4b12      	ldr	r3, [pc, #72]	@ (80080cc <prvAddCurrentTaskToDelayedList+0x9c>)
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	4b0f      	ldr	r3, [pc, #60]	@ (80080c4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	3304      	adds	r3, #4
 800808c:	4619      	mov	r1, r3
 800808e:	4610      	mov	r0, r2
 8008090:	f7fe fbb9 	bl	8006806 <vListInsert>
}
 8008094:	e010      	b.n	80080b8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008096:	4b0e      	ldr	r3, [pc, #56]	@ (80080d0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008098:	681a      	ldr	r2, [r3, #0]
 800809a:	4b0a      	ldr	r3, [pc, #40]	@ (80080c4 <prvAddCurrentTaskToDelayedList+0x94>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3304      	adds	r3, #4
 80080a0:	4619      	mov	r1, r3
 80080a2:	4610      	mov	r0, r2
 80080a4:	f7fe fbaf 	bl	8006806 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80080a8:	4b0a      	ldr	r3, [pc, #40]	@ (80080d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	68ba      	ldr	r2, [r7, #8]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d202      	bcs.n	80080b8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80080b2:	4a08      	ldr	r2, [pc, #32]	@ (80080d4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	6013      	str	r3, [r2, #0]
}
 80080b8:	bf00      	nop
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	20000f60 	.word	0x20000f60
 80080c4:	20000a88 	.word	0x20000a88
 80080c8:	20000f48 	.word	0x20000f48
 80080cc:	20000f18 	.word	0x20000f18
 80080d0:	20000f14 	.word	0x20000f14
 80080d4:	20000f7c 	.word	0x20000f7c

080080d8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b08a      	sub	sp, #40	@ 0x28
 80080dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80080de:	2300      	movs	r3, #0
 80080e0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80080e2:	f000 fb13 	bl	800870c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80080e6:	4b1d      	ldr	r3, [pc, #116]	@ (800815c <xTimerCreateTimerTask+0x84>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d021      	beq.n	8008132 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80080ee:	2300      	movs	r3, #0
 80080f0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80080f2:	2300      	movs	r3, #0
 80080f4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80080f6:	1d3a      	adds	r2, r7, #4
 80080f8:	f107 0108 	add.w	r1, r7, #8
 80080fc:	f107 030c 	add.w	r3, r7, #12
 8008100:	4618      	mov	r0, r3
 8008102:	f7fe fb15 	bl	8006730 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008106:	6879      	ldr	r1, [r7, #4]
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	68fa      	ldr	r2, [r7, #12]
 800810c:	9202      	str	r2, [sp, #8]
 800810e:	9301      	str	r3, [sp, #4]
 8008110:	2302      	movs	r3, #2
 8008112:	9300      	str	r3, [sp, #0]
 8008114:	2300      	movs	r3, #0
 8008116:	460a      	mov	r2, r1
 8008118:	4911      	ldr	r1, [pc, #68]	@ (8008160 <xTimerCreateTimerTask+0x88>)
 800811a:	4812      	ldr	r0, [pc, #72]	@ (8008164 <xTimerCreateTimerTask+0x8c>)
 800811c:	f7ff f8d0 	bl	80072c0 <xTaskCreateStatic>
 8008120:	4603      	mov	r3, r0
 8008122:	4a11      	ldr	r2, [pc, #68]	@ (8008168 <xTimerCreateTimerTask+0x90>)
 8008124:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008126:	4b10      	ldr	r3, [pc, #64]	@ (8008168 <xTimerCreateTimerTask+0x90>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800812e:	2301      	movs	r3, #1
 8008130:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d10b      	bne.n	8008150 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813c:	f383 8811 	msr	BASEPRI, r3
 8008140:	f3bf 8f6f 	isb	sy
 8008144:	f3bf 8f4f 	dsb	sy
 8008148:	613b      	str	r3, [r7, #16]
}
 800814a:	bf00      	nop
 800814c:	bf00      	nop
 800814e:	e7fd      	b.n	800814c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008150:	697b      	ldr	r3, [r7, #20]
}
 8008152:	4618      	mov	r0, r3
 8008154:	3718      	adds	r7, #24
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	20000fb8 	.word	0x20000fb8
 8008160:	0800e24c 	.word	0x0800e24c
 8008164:	080082a5 	.word	0x080082a5
 8008168:	20000fbc 	.word	0x20000fbc

0800816c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b08a      	sub	sp, #40	@ 0x28
 8008170:	af00      	add	r7, sp, #0
 8008172:	60f8      	str	r0, [r7, #12]
 8008174:	60b9      	str	r1, [r7, #8]
 8008176:	607a      	str	r2, [r7, #4]
 8008178:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800817a:	2300      	movs	r3, #0
 800817c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d10b      	bne.n	800819c <xTimerGenericCommand+0x30>
	__asm volatile
 8008184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008188:	f383 8811 	msr	BASEPRI, r3
 800818c:	f3bf 8f6f 	isb	sy
 8008190:	f3bf 8f4f 	dsb	sy
 8008194:	623b      	str	r3, [r7, #32]
}
 8008196:	bf00      	nop
 8008198:	bf00      	nop
 800819a:	e7fd      	b.n	8008198 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800819c:	4b19      	ldr	r3, [pc, #100]	@ (8008204 <xTimerGenericCommand+0x98>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d02a      	beq.n	80081fa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	2b05      	cmp	r3, #5
 80081b4:	dc18      	bgt.n	80081e8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80081b6:	f7ff fead 	bl	8007f14 <xTaskGetSchedulerState>
 80081ba:	4603      	mov	r3, r0
 80081bc:	2b02      	cmp	r3, #2
 80081be:	d109      	bne.n	80081d4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80081c0:	4b10      	ldr	r3, [pc, #64]	@ (8008204 <xTimerGenericCommand+0x98>)
 80081c2:	6818      	ldr	r0, [r3, #0]
 80081c4:	f107 0110 	add.w	r1, r7, #16
 80081c8:	2300      	movs	r3, #0
 80081ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081cc:	f7fe fc88 	bl	8006ae0 <xQueueGenericSend>
 80081d0:	6278      	str	r0, [r7, #36]	@ 0x24
 80081d2:	e012      	b.n	80081fa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80081d4:	4b0b      	ldr	r3, [pc, #44]	@ (8008204 <xTimerGenericCommand+0x98>)
 80081d6:	6818      	ldr	r0, [r3, #0]
 80081d8:	f107 0110 	add.w	r1, r7, #16
 80081dc:	2300      	movs	r3, #0
 80081de:	2200      	movs	r2, #0
 80081e0:	f7fe fc7e 	bl	8006ae0 <xQueueGenericSend>
 80081e4:	6278      	str	r0, [r7, #36]	@ 0x24
 80081e6:	e008      	b.n	80081fa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80081e8:	4b06      	ldr	r3, [pc, #24]	@ (8008204 <xTimerGenericCommand+0x98>)
 80081ea:	6818      	ldr	r0, [r3, #0]
 80081ec:	f107 0110 	add.w	r1, r7, #16
 80081f0:	2300      	movs	r3, #0
 80081f2:	683a      	ldr	r2, [r7, #0]
 80081f4:	f7fe fd76 	bl	8006ce4 <xQueueGenericSendFromISR>
 80081f8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80081fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3728      	adds	r7, #40	@ 0x28
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}
 8008204:	20000fb8 	.word	0x20000fb8

08008208 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b088      	sub	sp, #32
 800820c:	af02      	add	r7, sp, #8
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008212:	4b23      	ldr	r3, [pc, #140]	@ (80082a0 <prvProcessExpiredTimer+0x98>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	3304      	adds	r3, #4
 8008220:	4618      	mov	r0, r3
 8008222:	f7fe fb29 	bl	8006878 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800822c:	f003 0304 	and.w	r3, r3, #4
 8008230:	2b00      	cmp	r3, #0
 8008232:	d023      	beq.n	800827c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	699a      	ldr	r2, [r3, #24]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	18d1      	adds	r1, r2, r3
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	683a      	ldr	r2, [r7, #0]
 8008240:	6978      	ldr	r0, [r7, #20]
 8008242:	f000 f8d5 	bl	80083f0 <prvInsertTimerInActiveList>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	d020      	beq.n	800828e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800824c:	2300      	movs	r3, #0
 800824e:	9300      	str	r3, [sp, #0]
 8008250:	2300      	movs	r3, #0
 8008252:	687a      	ldr	r2, [r7, #4]
 8008254:	2100      	movs	r1, #0
 8008256:	6978      	ldr	r0, [r7, #20]
 8008258:	f7ff ff88 	bl	800816c <xTimerGenericCommand>
 800825c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d114      	bne.n	800828e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008268:	f383 8811 	msr	BASEPRI, r3
 800826c:	f3bf 8f6f 	isb	sy
 8008270:	f3bf 8f4f 	dsb	sy
 8008274:	60fb      	str	r3, [r7, #12]
}
 8008276:	bf00      	nop
 8008278:	bf00      	nop
 800827a:	e7fd      	b.n	8008278 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008282:	f023 0301 	bic.w	r3, r3, #1
 8008286:	b2da      	uxtb	r2, r3
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	6a1b      	ldr	r3, [r3, #32]
 8008292:	6978      	ldr	r0, [r7, #20]
 8008294:	4798      	blx	r3
}
 8008296:	bf00      	nop
 8008298:	3718      	adds	r7, #24
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
 800829e:	bf00      	nop
 80082a0:	20000fb0 	.word	0x20000fb0

080082a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80082ac:	f107 0308 	add.w	r3, r7, #8
 80082b0:	4618      	mov	r0, r3
 80082b2:	f000 f859 	bl	8008368 <prvGetNextExpireTime>
 80082b6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	4619      	mov	r1, r3
 80082bc:	68f8      	ldr	r0, [r7, #12]
 80082be:	f000 f805 	bl	80082cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80082c2:	f000 f8d7 	bl	8008474 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80082c6:	bf00      	nop
 80082c8:	e7f0      	b.n	80082ac <prvTimerTask+0x8>
	...

080082cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b084      	sub	sp, #16
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80082d6:	f7ff fa37 	bl	8007748 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80082da:	f107 0308 	add.w	r3, r7, #8
 80082de:	4618      	mov	r0, r3
 80082e0:	f000 f866 	bl	80083b0 <prvSampleTimeNow>
 80082e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d130      	bne.n	800834e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d10a      	bne.n	8008308 <prvProcessTimerOrBlockTask+0x3c>
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	429a      	cmp	r2, r3
 80082f8:	d806      	bhi.n	8008308 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80082fa:	f7ff fa33 	bl	8007764 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80082fe:	68f9      	ldr	r1, [r7, #12]
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f7ff ff81 	bl	8008208 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008306:	e024      	b.n	8008352 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d008      	beq.n	8008320 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800830e:	4b13      	ldr	r3, [pc, #76]	@ (800835c <prvProcessTimerOrBlockTask+0x90>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d101      	bne.n	800831c <prvProcessTimerOrBlockTask+0x50>
 8008318:	2301      	movs	r3, #1
 800831a:	e000      	b.n	800831e <prvProcessTimerOrBlockTask+0x52>
 800831c:	2300      	movs	r3, #0
 800831e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008320:	4b0f      	ldr	r3, [pc, #60]	@ (8008360 <prvProcessTimerOrBlockTask+0x94>)
 8008322:	6818      	ldr	r0, [r3, #0]
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	1ad3      	subs	r3, r2, r3
 800832a:	683a      	ldr	r2, [r7, #0]
 800832c:	4619      	mov	r1, r3
 800832e:	f7fe ff93 	bl	8007258 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008332:	f7ff fa17 	bl	8007764 <xTaskResumeAll>
 8008336:	4603      	mov	r3, r0
 8008338:	2b00      	cmp	r3, #0
 800833a:	d10a      	bne.n	8008352 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800833c:	4b09      	ldr	r3, [pc, #36]	@ (8008364 <prvProcessTimerOrBlockTask+0x98>)
 800833e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008342:	601a      	str	r2, [r3, #0]
 8008344:	f3bf 8f4f 	dsb	sy
 8008348:	f3bf 8f6f 	isb	sy
}
 800834c:	e001      	b.n	8008352 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800834e:	f7ff fa09 	bl	8007764 <xTaskResumeAll>
}
 8008352:	bf00      	nop
 8008354:	3710      	adds	r7, #16
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
 800835a:	bf00      	nop
 800835c:	20000fb4 	.word	0x20000fb4
 8008360:	20000fb8 	.word	0x20000fb8
 8008364:	e000ed04 	.word	0xe000ed04

08008368 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008370:	4b0e      	ldr	r3, [pc, #56]	@ (80083ac <prvGetNextExpireTime+0x44>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d101      	bne.n	800837e <prvGetNextExpireTime+0x16>
 800837a:	2201      	movs	r2, #1
 800837c:	e000      	b.n	8008380 <prvGetNextExpireTime+0x18>
 800837e:	2200      	movs	r2, #0
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d105      	bne.n	8008398 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800838c:	4b07      	ldr	r3, [pc, #28]	@ (80083ac <prvGetNextExpireTime+0x44>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	60fb      	str	r3, [r7, #12]
 8008396:	e001      	b.n	800839c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008398:	2300      	movs	r3, #0
 800839a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800839c:	68fb      	ldr	r3, [r7, #12]
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3714      	adds	r7, #20
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop
 80083ac:	20000fb0 	.word	0x20000fb0

080083b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80083b8:	f7ff fa72 	bl	80078a0 <xTaskGetTickCount>
 80083bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80083be:	4b0b      	ldr	r3, [pc, #44]	@ (80083ec <prvSampleTimeNow+0x3c>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	68fa      	ldr	r2, [r7, #12]
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d205      	bcs.n	80083d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80083c8:	f000 f93a 	bl	8008640 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2201      	movs	r2, #1
 80083d0:	601a      	str	r2, [r3, #0]
 80083d2:	e002      	b.n	80083da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80083da:	4a04      	ldr	r2, [pc, #16]	@ (80083ec <prvSampleTimeNow+0x3c>)
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80083e0:	68fb      	ldr	r3, [r7, #12]
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3710      	adds	r7, #16
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	20000fc0 	.word	0x20000fc0

080083f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b086      	sub	sp, #24
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	60b9      	str	r1, [r7, #8]
 80083fa:	607a      	str	r2, [r7, #4]
 80083fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80083fe:	2300      	movs	r3, #0
 8008400:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	68ba      	ldr	r2, [r7, #8]
 8008406:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	68fa      	ldr	r2, [r7, #12]
 800840c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800840e:	68ba      	ldr	r2, [r7, #8]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	429a      	cmp	r2, r3
 8008414:	d812      	bhi.n	800843c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	1ad2      	subs	r2, r2, r3
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	699b      	ldr	r3, [r3, #24]
 8008420:	429a      	cmp	r2, r3
 8008422:	d302      	bcc.n	800842a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008424:	2301      	movs	r3, #1
 8008426:	617b      	str	r3, [r7, #20]
 8008428:	e01b      	b.n	8008462 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800842a:	4b10      	ldr	r3, [pc, #64]	@ (800846c <prvInsertTimerInActiveList+0x7c>)
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	3304      	adds	r3, #4
 8008432:	4619      	mov	r1, r3
 8008434:	4610      	mov	r0, r2
 8008436:	f7fe f9e6 	bl	8006806 <vListInsert>
 800843a:	e012      	b.n	8008462 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	429a      	cmp	r2, r3
 8008442:	d206      	bcs.n	8008452 <prvInsertTimerInActiveList+0x62>
 8008444:	68ba      	ldr	r2, [r7, #8]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	429a      	cmp	r2, r3
 800844a:	d302      	bcc.n	8008452 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800844c:	2301      	movs	r3, #1
 800844e:	617b      	str	r3, [r7, #20]
 8008450:	e007      	b.n	8008462 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008452:	4b07      	ldr	r3, [pc, #28]	@ (8008470 <prvInsertTimerInActiveList+0x80>)
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	3304      	adds	r3, #4
 800845a:	4619      	mov	r1, r3
 800845c:	4610      	mov	r0, r2
 800845e:	f7fe f9d2 	bl	8006806 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008462:	697b      	ldr	r3, [r7, #20]
}
 8008464:	4618      	mov	r0, r3
 8008466:	3718      	adds	r7, #24
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}
 800846c:	20000fb4 	.word	0x20000fb4
 8008470:	20000fb0 	.word	0x20000fb0

08008474 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b08e      	sub	sp, #56	@ 0x38
 8008478:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800847a:	e0ce      	b.n	800861a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	da19      	bge.n	80084b6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008482:	1d3b      	adds	r3, r7, #4
 8008484:	3304      	adds	r3, #4
 8008486:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800848a:	2b00      	cmp	r3, #0
 800848c:	d10b      	bne.n	80084a6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800848e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008492:	f383 8811 	msr	BASEPRI, r3
 8008496:	f3bf 8f6f 	isb	sy
 800849a:	f3bf 8f4f 	dsb	sy
 800849e:	61fb      	str	r3, [r7, #28]
}
 80084a0:	bf00      	nop
 80084a2:	bf00      	nop
 80084a4:	e7fd      	b.n	80084a2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80084a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084ac:	6850      	ldr	r0, [r2, #4]
 80084ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084b0:	6892      	ldr	r2, [r2, #8]
 80084b2:	4611      	mov	r1, r2
 80084b4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	f2c0 80ae 	blt.w	800861a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80084c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c4:	695b      	ldr	r3, [r3, #20]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d004      	beq.n	80084d4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80084ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084cc:	3304      	adds	r3, #4
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7fe f9d2 	bl	8006878 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80084d4:	463b      	mov	r3, r7
 80084d6:	4618      	mov	r0, r3
 80084d8:	f7ff ff6a 	bl	80083b0 <prvSampleTimeNow>
 80084dc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2b09      	cmp	r3, #9
 80084e2:	f200 8097 	bhi.w	8008614 <prvProcessReceivedCommands+0x1a0>
 80084e6:	a201      	add	r2, pc, #4	@ (adr r2, 80084ec <prvProcessReceivedCommands+0x78>)
 80084e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ec:	08008515 	.word	0x08008515
 80084f0:	08008515 	.word	0x08008515
 80084f4:	08008515 	.word	0x08008515
 80084f8:	0800858b 	.word	0x0800858b
 80084fc:	0800859f 	.word	0x0800859f
 8008500:	080085eb 	.word	0x080085eb
 8008504:	08008515 	.word	0x08008515
 8008508:	08008515 	.word	0x08008515
 800850c:	0800858b 	.word	0x0800858b
 8008510:	0800859f 	.word	0x0800859f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008516:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800851a:	f043 0301 	orr.w	r3, r3, #1
 800851e:	b2da      	uxtb	r2, r3
 8008520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008522:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800852a:	699b      	ldr	r3, [r3, #24]
 800852c:	18d1      	adds	r1, r2, r3
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008532:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008534:	f7ff ff5c 	bl	80083f0 <prvInsertTimerInActiveList>
 8008538:	4603      	mov	r3, r0
 800853a:	2b00      	cmp	r3, #0
 800853c:	d06c      	beq.n	8008618 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800853e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008540:	6a1b      	ldr	r3, [r3, #32]
 8008542:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008544:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008548:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800854c:	f003 0304 	and.w	r3, r3, #4
 8008550:	2b00      	cmp	r3, #0
 8008552:	d061      	beq.n	8008618 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008554:	68ba      	ldr	r2, [r7, #8]
 8008556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008558:	699b      	ldr	r3, [r3, #24]
 800855a:	441a      	add	r2, r3
 800855c:	2300      	movs	r3, #0
 800855e:	9300      	str	r3, [sp, #0]
 8008560:	2300      	movs	r3, #0
 8008562:	2100      	movs	r1, #0
 8008564:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008566:	f7ff fe01 	bl	800816c <xTimerGenericCommand>
 800856a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800856c:	6a3b      	ldr	r3, [r7, #32]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d152      	bne.n	8008618 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008576:	f383 8811 	msr	BASEPRI, r3
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	61bb      	str	r3, [r7, #24]
}
 8008584:	bf00      	nop
 8008586:	bf00      	nop
 8008588:	e7fd      	b.n	8008586 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800858a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800858c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008590:	f023 0301 	bic.w	r3, r3, #1
 8008594:	b2da      	uxtb	r2, r3
 8008596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008598:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800859c:	e03d      	b.n	800861a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800859e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085a4:	f043 0301 	orr.w	r3, r3, #1
 80085a8:	b2da      	uxtb	r2, r3
 80085aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80085b0:	68ba      	ldr	r2, [r7, #8]
 80085b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80085b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b8:	699b      	ldr	r3, [r3, #24]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d10b      	bne.n	80085d6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80085be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c2:	f383 8811 	msr	BASEPRI, r3
 80085c6:	f3bf 8f6f 	isb	sy
 80085ca:	f3bf 8f4f 	dsb	sy
 80085ce:	617b      	str	r3, [r7, #20]
}
 80085d0:	bf00      	nop
 80085d2:	bf00      	nop
 80085d4:	e7fd      	b.n	80085d2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80085d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d8:	699a      	ldr	r2, [r3, #24]
 80085da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085dc:	18d1      	adds	r1, r2, r3
 80085de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085e4:	f7ff ff04 	bl	80083f0 <prvInsertTimerInActiveList>
					break;
 80085e8:	e017      	b.n	800861a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80085ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80085f0:	f003 0302 	and.w	r3, r3, #2
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d103      	bne.n	8008600 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80085f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80085fa:	f000 fbe5 	bl	8008dc8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80085fe:	e00c      	b.n	800861a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008602:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008606:	f023 0301 	bic.w	r3, r3, #1
 800860a:	b2da      	uxtb	r2, r3
 800860c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800860e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008612:	e002      	b.n	800861a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008614:	bf00      	nop
 8008616:	e000      	b.n	800861a <prvProcessReceivedCommands+0x1a6>
					break;
 8008618:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800861a:	4b08      	ldr	r3, [pc, #32]	@ (800863c <prvProcessReceivedCommands+0x1c8>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	1d39      	adds	r1, r7, #4
 8008620:	2200      	movs	r2, #0
 8008622:	4618      	mov	r0, r3
 8008624:	f7fe fbfc 	bl	8006e20 <xQueueReceive>
 8008628:	4603      	mov	r3, r0
 800862a:	2b00      	cmp	r3, #0
 800862c:	f47f af26 	bne.w	800847c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008630:	bf00      	nop
 8008632:	bf00      	nop
 8008634:	3730      	adds	r7, #48	@ 0x30
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
 800863a:	bf00      	nop
 800863c:	20000fb8 	.word	0x20000fb8

08008640 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b088      	sub	sp, #32
 8008644:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008646:	e049      	b.n	80086dc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008648:	4b2e      	ldr	r3, [pc, #184]	@ (8008704 <prvSwitchTimerLists+0xc4>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	68db      	ldr	r3, [r3, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008652:	4b2c      	ldr	r3, [pc, #176]	@ (8008704 <prvSwitchTimerLists+0xc4>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68db      	ldr	r3, [r3, #12]
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	3304      	adds	r3, #4
 8008660:	4618      	mov	r0, r3
 8008662:	f7fe f909 	bl	8006878 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	6a1b      	ldr	r3, [r3, #32]
 800866a:	68f8      	ldr	r0, [r7, #12]
 800866c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008674:	f003 0304 	and.w	r3, r3, #4
 8008678:	2b00      	cmp	r3, #0
 800867a:	d02f      	beq.n	80086dc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	693a      	ldr	r2, [r7, #16]
 8008682:	4413      	add	r3, r2
 8008684:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	429a      	cmp	r2, r3
 800868c:	d90e      	bls.n	80086ac <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	68ba      	ldr	r2, [r7, #8]
 8008692:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	68fa      	ldr	r2, [r7, #12]
 8008698:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800869a:	4b1a      	ldr	r3, [pc, #104]	@ (8008704 <prvSwitchTimerLists+0xc4>)
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	3304      	adds	r3, #4
 80086a2:	4619      	mov	r1, r3
 80086a4:	4610      	mov	r0, r2
 80086a6:	f7fe f8ae 	bl	8006806 <vListInsert>
 80086aa:	e017      	b.n	80086dc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80086ac:	2300      	movs	r3, #0
 80086ae:	9300      	str	r3, [sp, #0]
 80086b0:	2300      	movs	r3, #0
 80086b2:	693a      	ldr	r2, [r7, #16]
 80086b4:	2100      	movs	r1, #0
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f7ff fd58 	bl	800816c <xTimerGenericCommand>
 80086bc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d10b      	bne.n	80086dc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80086c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c8:	f383 8811 	msr	BASEPRI, r3
 80086cc:	f3bf 8f6f 	isb	sy
 80086d0:	f3bf 8f4f 	dsb	sy
 80086d4:	603b      	str	r3, [r7, #0]
}
 80086d6:	bf00      	nop
 80086d8:	bf00      	nop
 80086da:	e7fd      	b.n	80086d8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80086dc:	4b09      	ldr	r3, [pc, #36]	@ (8008704 <prvSwitchTimerLists+0xc4>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d1b0      	bne.n	8008648 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80086e6:	4b07      	ldr	r3, [pc, #28]	@ (8008704 <prvSwitchTimerLists+0xc4>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80086ec:	4b06      	ldr	r3, [pc, #24]	@ (8008708 <prvSwitchTimerLists+0xc8>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a04      	ldr	r2, [pc, #16]	@ (8008704 <prvSwitchTimerLists+0xc4>)
 80086f2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80086f4:	4a04      	ldr	r2, [pc, #16]	@ (8008708 <prvSwitchTimerLists+0xc8>)
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	6013      	str	r3, [r2, #0]
}
 80086fa:	bf00      	nop
 80086fc:	3718      	adds	r7, #24
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
 8008702:	bf00      	nop
 8008704:	20000fb0 	.word	0x20000fb0
 8008708:	20000fb4 	.word	0x20000fb4

0800870c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b082      	sub	sp, #8
 8008710:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008712:	f000 f969 	bl	80089e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008716:	4b15      	ldr	r3, [pc, #84]	@ (800876c <prvCheckForValidListAndQueue+0x60>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d120      	bne.n	8008760 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800871e:	4814      	ldr	r0, [pc, #80]	@ (8008770 <prvCheckForValidListAndQueue+0x64>)
 8008720:	f7fe f820 	bl	8006764 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008724:	4813      	ldr	r0, [pc, #76]	@ (8008774 <prvCheckForValidListAndQueue+0x68>)
 8008726:	f7fe f81d 	bl	8006764 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800872a:	4b13      	ldr	r3, [pc, #76]	@ (8008778 <prvCheckForValidListAndQueue+0x6c>)
 800872c:	4a10      	ldr	r2, [pc, #64]	@ (8008770 <prvCheckForValidListAndQueue+0x64>)
 800872e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008730:	4b12      	ldr	r3, [pc, #72]	@ (800877c <prvCheckForValidListAndQueue+0x70>)
 8008732:	4a10      	ldr	r2, [pc, #64]	@ (8008774 <prvCheckForValidListAndQueue+0x68>)
 8008734:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008736:	2300      	movs	r3, #0
 8008738:	9300      	str	r3, [sp, #0]
 800873a:	4b11      	ldr	r3, [pc, #68]	@ (8008780 <prvCheckForValidListAndQueue+0x74>)
 800873c:	4a11      	ldr	r2, [pc, #68]	@ (8008784 <prvCheckForValidListAndQueue+0x78>)
 800873e:	2110      	movs	r1, #16
 8008740:	200a      	movs	r0, #10
 8008742:	f7fe f92d 	bl	80069a0 <xQueueGenericCreateStatic>
 8008746:	4603      	mov	r3, r0
 8008748:	4a08      	ldr	r2, [pc, #32]	@ (800876c <prvCheckForValidListAndQueue+0x60>)
 800874a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800874c:	4b07      	ldr	r3, [pc, #28]	@ (800876c <prvCheckForValidListAndQueue+0x60>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d005      	beq.n	8008760 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008754:	4b05      	ldr	r3, [pc, #20]	@ (800876c <prvCheckForValidListAndQueue+0x60>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	490b      	ldr	r1, [pc, #44]	@ (8008788 <prvCheckForValidListAndQueue+0x7c>)
 800875a:	4618      	mov	r0, r3
 800875c:	f7fe fd52 	bl	8007204 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008760:	f000 f974 	bl	8008a4c <vPortExitCritical>
}
 8008764:	bf00      	nop
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	20000fb8 	.word	0x20000fb8
 8008770:	20000f88 	.word	0x20000f88
 8008774:	20000f9c 	.word	0x20000f9c
 8008778:	20000fb0 	.word	0x20000fb0
 800877c:	20000fb4 	.word	0x20000fb4
 8008780:	20001064 	.word	0x20001064
 8008784:	20000fc4 	.word	0x20000fc4
 8008788:	0800e254 	.word	0x0800e254

0800878c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800878c:	b480      	push	{r7}
 800878e:	b085      	sub	sp, #20
 8008790:	af00      	add	r7, sp, #0
 8008792:	60f8      	str	r0, [r7, #12]
 8008794:	60b9      	str	r1, [r7, #8]
 8008796:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	3b04      	subs	r3, #4
 800879c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80087a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	3b04      	subs	r3, #4
 80087aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	f023 0201 	bic.w	r2, r3, #1
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	3b04      	subs	r3, #4
 80087ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80087bc:	4a0c      	ldr	r2, [pc, #48]	@ (80087f0 <pxPortInitialiseStack+0x64>)
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	3b14      	subs	r3, #20
 80087c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	3b04      	subs	r3, #4
 80087d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f06f 0202 	mvn.w	r2, #2
 80087da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	3b20      	subs	r3, #32
 80087e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80087e2:	68fb      	ldr	r3, [r7, #12]
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3714      	adds	r7, #20
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr
 80087f0:	080087f5 	.word	0x080087f5

080087f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80087f4:	b480      	push	{r7}
 80087f6:	b085      	sub	sp, #20
 80087f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80087fa:	2300      	movs	r3, #0
 80087fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80087fe:	4b13      	ldr	r3, [pc, #76]	@ (800884c <prvTaskExitError+0x58>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008806:	d00b      	beq.n	8008820 <prvTaskExitError+0x2c>
	__asm volatile
 8008808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800880c:	f383 8811 	msr	BASEPRI, r3
 8008810:	f3bf 8f6f 	isb	sy
 8008814:	f3bf 8f4f 	dsb	sy
 8008818:	60fb      	str	r3, [r7, #12]
}
 800881a:	bf00      	nop
 800881c:	bf00      	nop
 800881e:	e7fd      	b.n	800881c <prvTaskExitError+0x28>
	__asm volatile
 8008820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008824:	f383 8811 	msr	BASEPRI, r3
 8008828:	f3bf 8f6f 	isb	sy
 800882c:	f3bf 8f4f 	dsb	sy
 8008830:	60bb      	str	r3, [r7, #8]
}
 8008832:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008834:	bf00      	nop
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d0fc      	beq.n	8008836 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800883c:	bf00      	nop
 800883e:	bf00      	nop
 8008840:	3714      	adds	r7, #20
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr
 800884a:	bf00      	nop
 800884c:	2000000c 	.word	0x2000000c

08008850 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008850:	4b07      	ldr	r3, [pc, #28]	@ (8008870 <pxCurrentTCBConst2>)
 8008852:	6819      	ldr	r1, [r3, #0]
 8008854:	6808      	ldr	r0, [r1, #0]
 8008856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800885a:	f380 8809 	msr	PSP, r0
 800885e:	f3bf 8f6f 	isb	sy
 8008862:	f04f 0000 	mov.w	r0, #0
 8008866:	f380 8811 	msr	BASEPRI, r0
 800886a:	4770      	bx	lr
 800886c:	f3af 8000 	nop.w

08008870 <pxCurrentTCBConst2>:
 8008870:	20000a88 	.word	0x20000a88
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008874:	bf00      	nop
 8008876:	bf00      	nop

08008878 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008878:	4808      	ldr	r0, [pc, #32]	@ (800889c <prvPortStartFirstTask+0x24>)
 800887a:	6800      	ldr	r0, [r0, #0]
 800887c:	6800      	ldr	r0, [r0, #0]
 800887e:	f380 8808 	msr	MSP, r0
 8008882:	f04f 0000 	mov.w	r0, #0
 8008886:	f380 8814 	msr	CONTROL, r0
 800888a:	b662      	cpsie	i
 800888c:	b661      	cpsie	f
 800888e:	f3bf 8f4f 	dsb	sy
 8008892:	f3bf 8f6f 	isb	sy
 8008896:	df00      	svc	0
 8008898:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800889a:	bf00      	nop
 800889c:	e000ed08 	.word	0xe000ed08

080088a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b086      	sub	sp, #24
 80088a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80088a6:	4b47      	ldr	r3, [pc, #284]	@ (80089c4 <xPortStartScheduler+0x124>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a47      	ldr	r2, [pc, #284]	@ (80089c8 <xPortStartScheduler+0x128>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d10b      	bne.n	80088c8 <xPortStartScheduler+0x28>
	__asm volatile
 80088b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b4:	f383 8811 	msr	BASEPRI, r3
 80088b8:	f3bf 8f6f 	isb	sy
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	60fb      	str	r3, [r7, #12]
}
 80088c2:	bf00      	nop
 80088c4:	bf00      	nop
 80088c6:	e7fd      	b.n	80088c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80088c8:	4b3e      	ldr	r3, [pc, #248]	@ (80089c4 <xPortStartScheduler+0x124>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a3f      	ldr	r2, [pc, #252]	@ (80089cc <xPortStartScheduler+0x12c>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d10b      	bne.n	80088ea <xPortStartScheduler+0x4a>
	__asm volatile
 80088d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	613b      	str	r3, [r7, #16]
}
 80088e4:	bf00      	nop
 80088e6:	bf00      	nop
 80088e8:	e7fd      	b.n	80088e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80088ea:	4b39      	ldr	r3, [pc, #228]	@ (80089d0 <xPortStartScheduler+0x130>)
 80088ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	b2db      	uxtb	r3, r3
 80088f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	22ff      	movs	r2, #255	@ 0xff
 80088fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	781b      	ldrb	r3, [r3, #0]
 8008900:	b2db      	uxtb	r3, r3
 8008902:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008904:	78fb      	ldrb	r3, [r7, #3]
 8008906:	b2db      	uxtb	r3, r3
 8008908:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800890c:	b2da      	uxtb	r2, r3
 800890e:	4b31      	ldr	r3, [pc, #196]	@ (80089d4 <xPortStartScheduler+0x134>)
 8008910:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008912:	4b31      	ldr	r3, [pc, #196]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008914:	2207      	movs	r2, #7
 8008916:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008918:	e009      	b.n	800892e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800891a:	4b2f      	ldr	r3, [pc, #188]	@ (80089d8 <xPortStartScheduler+0x138>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	3b01      	subs	r3, #1
 8008920:	4a2d      	ldr	r2, [pc, #180]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008922:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008924:	78fb      	ldrb	r3, [r7, #3]
 8008926:	b2db      	uxtb	r3, r3
 8008928:	005b      	lsls	r3, r3, #1
 800892a:	b2db      	uxtb	r3, r3
 800892c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800892e:	78fb      	ldrb	r3, [r7, #3]
 8008930:	b2db      	uxtb	r3, r3
 8008932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008936:	2b80      	cmp	r3, #128	@ 0x80
 8008938:	d0ef      	beq.n	800891a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800893a:	4b27      	ldr	r3, [pc, #156]	@ (80089d8 <xPortStartScheduler+0x138>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f1c3 0307 	rsb	r3, r3, #7
 8008942:	2b04      	cmp	r3, #4
 8008944:	d00b      	beq.n	800895e <xPortStartScheduler+0xbe>
	__asm volatile
 8008946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800894a:	f383 8811 	msr	BASEPRI, r3
 800894e:	f3bf 8f6f 	isb	sy
 8008952:	f3bf 8f4f 	dsb	sy
 8008956:	60bb      	str	r3, [r7, #8]
}
 8008958:	bf00      	nop
 800895a:	bf00      	nop
 800895c:	e7fd      	b.n	800895a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800895e:	4b1e      	ldr	r3, [pc, #120]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	021b      	lsls	r3, r3, #8
 8008964:	4a1c      	ldr	r2, [pc, #112]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008966:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008968:	4b1b      	ldr	r3, [pc, #108]	@ (80089d8 <xPortStartScheduler+0x138>)
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008970:	4a19      	ldr	r2, [pc, #100]	@ (80089d8 <xPortStartScheduler+0x138>)
 8008972:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	b2da      	uxtb	r2, r3
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800897c:	4b17      	ldr	r3, [pc, #92]	@ (80089dc <xPortStartScheduler+0x13c>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a16      	ldr	r2, [pc, #88]	@ (80089dc <xPortStartScheduler+0x13c>)
 8008982:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008986:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008988:	4b14      	ldr	r3, [pc, #80]	@ (80089dc <xPortStartScheduler+0x13c>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a13      	ldr	r2, [pc, #76]	@ (80089dc <xPortStartScheduler+0x13c>)
 800898e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008992:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008994:	f000 f8da 	bl	8008b4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008998:	4b11      	ldr	r3, [pc, #68]	@ (80089e0 <xPortStartScheduler+0x140>)
 800899a:	2200      	movs	r2, #0
 800899c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800899e:	f000 f8f9 	bl	8008b94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80089a2:	4b10      	ldr	r3, [pc, #64]	@ (80089e4 <xPortStartScheduler+0x144>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a0f      	ldr	r2, [pc, #60]	@ (80089e4 <xPortStartScheduler+0x144>)
 80089a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80089ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80089ae:	f7ff ff63 	bl	8008878 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80089b2:	f7ff f83f 	bl	8007a34 <vTaskSwitchContext>
	prvTaskExitError();
 80089b6:	f7ff ff1d 	bl	80087f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80089ba:	2300      	movs	r3, #0
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3718      	adds	r7, #24
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	e000ed00 	.word	0xe000ed00
 80089c8:	410fc271 	.word	0x410fc271
 80089cc:	410fc270 	.word	0x410fc270
 80089d0:	e000e400 	.word	0xe000e400
 80089d4:	200010b4 	.word	0x200010b4
 80089d8:	200010b8 	.word	0x200010b8
 80089dc:	e000ed20 	.word	0xe000ed20
 80089e0:	2000000c 	.word	0x2000000c
 80089e4:	e000ef34 	.word	0xe000ef34

080089e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	607b      	str	r3, [r7, #4]
}
 8008a00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008a02:	4b10      	ldr	r3, [pc, #64]	@ (8008a44 <vPortEnterCritical+0x5c>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	3301      	adds	r3, #1
 8008a08:	4a0e      	ldr	r2, [pc, #56]	@ (8008a44 <vPortEnterCritical+0x5c>)
 8008a0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8008a44 <vPortEnterCritical+0x5c>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d110      	bne.n	8008a36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008a14:	4b0c      	ldr	r3, [pc, #48]	@ (8008a48 <vPortEnterCritical+0x60>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00b      	beq.n	8008a36 <vPortEnterCritical+0x4e>
	__asm volatile
 8008a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a22:	f383 8811 	msr	BASEPRI, r3
 8008a26:	f3bf 8f6f 	isb	sy
 8008a2a:	f3bf 8f4f 	dsb	sy
 8008a2e:	603b      	str	r3, [r7, #0]
}
 8008a30:	bf00      	nop
 8008a32:	bf00      	nop
 8008a34:	e7fd      	b.n	8008a32 <vPortEnterCritical+0x4a>
	}
}
 8008a36:	bf00      	nop
 8008a38:	370c      	adds	r7, #12
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	2000000c 	.word	0x2000000c
 8008a48:	e000ed04 	.word	0xe000ed04

08008a4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008a52:	4b12      	ldr	r3, [pc, #72]	@ (8008a9c <vPortExitCritical+0x50>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d10b      	bne.n	8008a72 <vPortExitCritical+0x26>
	__asm volatile
 8008a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a5e:	f383 8811 	msr	BASEPRI, r3
 8008a62:	f3bf 8f6f 	isb	sy
 8008a66:	f3bf 8f4f 	dsb	sy
 8008a6a:	607b      	str	r3, [r7, #4]
}
 8008a6c:	bf00      	nop
 8008a6e:	bf00      	nop
 8008a70:	e7fd      	b.n	8008a6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008a72:	4b0a      	ldr	r3, [pc, #40]	@ (8008a9c <vPortExitCritical+0x50>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	3b01      	subs	r3, #1
 8008a78:	4a08      	ldr	r2, [pc, #32]	@ (8008a9c <vPortExitCritical+0x50>)
 8008a7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008a7c:	4b07      	ldr	r3, [pc, #28]	@ (8008a9c <vPortExitCritical+0x50>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d105      	bne.n	8008a90 <vPortExitCritical+0x44>
 8008a84:	2300      	movs	r3, #0
 8008a86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	f383 8811 	msr	BASEPRI, r3
}
 8008a8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008a90:	bf00      	nop
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	2000000c 	.word	0x2000000c

08008aa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008aa0:	f3ef 8009 	mrs	r0, PSP
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	4b15      	ldr	r3, [pc, #84]	@ (8008b00 <pxCurrentTCBConst>)
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	f01e 0f10 	tst.w	lr, #16
 8008ab0:	bf08      	it	eq
 8008ab2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008ab6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aba:	6010      	str	r0, [r2, #0]
 8008abc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008ac0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008ac4:	f380 8811 	msr	BASEPRI, r0
 8008ac8:	f3bf 8f4f 	dsb	sy
 8008acc:	f3bf 8f6f 	isb	sy
 8008ad0:	f7fe ffb0 	bl	8007a34 <vTaskSwitchContext>
 8008ad4:	f04f 0000 	mov.w	r0, #0
 8008ad8:	f380 8811 	msr	BASEPRI, r0
 8008adc:	bc09      	pop	{r0, r3}
 8008ade:	6819      	ldr	r1, [r3, #0]
 8008ae0:	6808      	ldr	r0, [r1, #0]
 8008ae2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ae6:	f01e 0f10 	tst.w	lr, #16
 8008aea:	bf08      	it	eq
 8008aec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008af0:	f380 8809 	msr	PSP, r0
 8008af4:	f3bf 8f6f 	isb	sy
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop
 8008afc:	f3af 8000 	nop.w

08008b00 <pxCurrentTCBConst>:
 8008b00:	20000a88 	.word	0x20000a88
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008b04:	bf00      	nop
 8008b06:	bf00      	nop

08008b08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b082      	sub	sp, #8
 8008b0c:	af00      	add	r7, sp, #0
	__asm volatile
 8008b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b12:	f383 8811 	msr	BASEPRI, r3
 8008b16:	f3bf 8f6f 	isb	sy
 8008b1a:	f3bf 8f4f 	dsb	sy
 8008b1e:	607b      	str	r3, [r7, #4]
}
 8008b20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008b22:	f7fe fecd 	bl	80078c0 <xTaskIncrementTick>
 8008b26:	4603      	mov	r3, r0
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d003      	beq.n	8008b34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008b2c:	4b06      	ldr	r3, [pc, #24]	@ (8008b48 <xPortSysTickHandler+0x40>)
 8008b2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b32:	601a      	str	r2, [r3, #0]
 8008b34:	2300      	movs	r3, #0
 8008b36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	f383 8811 	msr	BASEPRI, r3
}
 8008b3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008b40:	bf00      	nop
 8008b42:	3708      	adds	r7, #8
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}
 8008b48:	e000ed04 	.word	0xe000ed04

08008b4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b50:	4b0b      	ldr	r3, [pc, #44]	@ (8008b80 <vPortSetupTimerInterrupt+0x34>)
 8008b52:	2200      	movs	r2, #0
 8008b54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b56:	4b0b      	ldr	r3, [pc, #44]	@ (8008b84 <vPortSetupTimerInterrupt+0x38>)
 8008b58:	2200      	movs	r2, #0
 8008b5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b88 <vPortSetupTimerInterrupt+0x3c>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a0a      	ldr	r2, [pc, #40]	@ (8008b8c <vPortSetupTimerInterrupt+0x40>)
 8008b62:	fba2 2303 	umull	r2, r3, r2, r3
 8008b66:	099b      	lsrs	r3, r3, #6
 8008b68:	4a09      	ldr	r2, [pc, #36]	@ (8008b90 <vPortSetupTimerInterrupt+0x44>)
 8008b6a:	3b01      	subs	r3, #1
 8008b6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008b6e:	4b04      	ldr	r3, [pc, #16]	@ (8008b80 <vPortSetupTimerInterrupt+0x34>)
 8008b70:	2207      	movs	r2, #7
 8008b72:	601a      	str	r2, [r3, #0]
}
 8008b74:	bf00      	nop
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr
 8008b7e:	bf00      	nop
 8008b80:	e000e010 	.word	0xe000e010
 8008b84:	e000e018 	.word	0xe000e018
 8008b88:	20000000 	.word	0x20000000
 8008b8c:	10624dd3 	.word	0x10624dd3
 8008b90:	e000e014 	.word	0xe000e014

08008b94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008b94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008ba4 <vPortEnableVFP+0x10>
 8008b98:	6801      	ldr	r1, [r0, #0]
 8008b9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008b9e:	6001      	str	r1, [r0, #0]
 8008ba0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008ba2:	bf00      	nop
 8008ba4:	e000ed88 	.word	0xe000ed88

08008ba8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008ba8:	b480      	push	{r7}
 8008baa:	b085      	sub	sp, #20
 8008bac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008bae:	f3ef 8305 	mrs	r3, IPSR
 8008bb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2b0f      	cmp	r3, #15
 8008bb8:	d915      	bls.n	8008be6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008bba:	4a18      	ldr	r2, [pc, #96]	@ (8008c1c <vPortValidateInterruptPriority+0x74>)
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008bc4:	4b16      	ldr	r3, [pc, #88]	@ (8008c20 <vPortValidateInterruptPriority+0x78>)
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	7afa      	ldrb	r2, [r7, #11]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d20b      	bcs.n	8008be6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	607b      	str	r3, [r7, #4]
}
 8008be0:	bf00      	nop
 8008be2:	bf00      	nop
 8008be4:	e7fd      	b.n	8008be2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008be6:	4b0f      	ldr	r3, [pc, #60]	@ (8008c24 <vPortValidateInterruptPriority+0x7c>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008bee:	4b0e      	ldr	r3, [pc, #56]	@ (8008c28 <vPortValidateInterruptPriority+0x80>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d90b      	bls.n	8008c0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	603b      	str	r3, [r7, #0]
}
 8008c08:	bf00      	nop
 8008c0a:	bf00      	nop
 8008c0c:	e7fd      	b.n	8008c0a <vPortValidateInterruptPriority+0x62>
	}
 8008c0e:	bf00      	nop
 8008c10:	3714      	adds	r7, #20
 8008c12:	46bd      	mov	sp, r7
 8008c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c18:	4770      	bx	lr
 8008c1a:	bf00      	nop
 8008c1c:	e000e3f0 	.word	0xe000e3f0
 8008c20:	200010b4 	.word	0x200010b4
 8008c24:	e000ed0c 	.word	0xe000ed0c
 8008c28:	200010b8 	.word	0x200010b8

08008c2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b08a      	sub	sp, #40	@ 0x28
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008c34:	2300      	movs	r3, #0
 8008c36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008c38:	f7fe fd86 	bl	8007748 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008c3c:	4b5c      	ldr	r3, [pc, #368]	@ (8008db0 <pvPortMalloc+0x184>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d101      	bne.n	8008c48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008c44:	f000 f924 	bl	8008e90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008c48:	4b5a      	ldr	r3, [pc, #360]	@ (8008db4 <pvPortMalloc+0x188>)
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	4013      	ands	r3, r2
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	f040 8095 	bne.w	8008d80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d01e      	beq.n	8008c9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008c5c:	2208      	movs	r2, #8
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	4413      	add	r3, r2
 8008c62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f003 0307 	and.w	r3, r3, #7
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d015      	beq.n	8008c9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f023 0307 	bic.w	r3, r3, #7
 8008c74:	3308      	adds	r3, #8
 8008c76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f003 0307 	and.w	r3, r3, #7
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00b      	beq.n	8008c9a <pvPortMalloc+0x6e>
	__asm volatile
 8008c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c86:	f383 8811 	msr	BASEPRI, r3
 8008c8a:	f3bf 8f6f 	isb	sy
 8008c8e:	f3bf 8f4f 	dsb	sy
 8008c92:	617b      	str	r3, [r7, #20]
}
 8008c94:	bf00      	nop
 8008c96:	bf00      	nop
 8008c98:	e7fd      	b.n	8008c96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d06f      	beq.n	8008d80 <pvPortMalloc+0x154>
 8008ca0:	4b45      	ldr	r3, [pc, #276]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	687a      	ldr	r2, [r7, #4]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d86a      	bhi.n	8008d80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008caa:	4b44      	ldr	r3, [pc, #272]	@ (8008dbc <pvPortMalloc+0x190>)
 8008cac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008cae:	4b43      	ldr	r3, [pc, #268]	@ (8008dbc <pvPortMalloc+0x190>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008cb4:	e004      	b.n	8008cc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cc2:	685b      	ldr	r3, [r3, #4]
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	429a      	cmp	r2, r3
 8008cc8:	d903      	bls.n	8008cd2 <pvPortMalloc+0xa6>
 8008cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d1f1      	bne.n	8008cb6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008cd2:	4b37      	ldr	r3, [pc, #220]	@ (8008db0 <pvPortMalloc+0x184>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d051      	beq.n	8008d80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008cdc:	6a3b      	ldr	r3, [r7, #32]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2208      	movs	r2, #8
 8008ce2:	4413      	add	r3, r2
 8008ce4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	6a3b      	ldr	r3, [r7, #32]
 8008cec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf0:	685a      	ldr	r2, [r3, #4]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	1ad2      	subs	r2, r2, r3
 8008cf6:	2308      	movs	r3, #8
 8008cf8:	005b      	lsls	r3, r3, #1
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d920      	bls.n	8008d40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008cfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4413      	add	r3, r2
 8008d04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d06:	69bb      	ldr	r3, [r7, #24]
 8008d08:	f003 0307 	and.w	r3, r3, #7
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00b      	beq.n	8008d28 <pvPortMalloc+0xfc>
	__asm volatile
 8008d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d14:	f383 8811 	msr	BASEPRI, r3
 8008d18:	f3bf 8f6f 	isb	sy
 8008d1c:	f3bf 8f4f 	dsb	sy
 8008d20:	613b      	str	r3, [r7, #16]
}
 8008d22:	bf00      	nop
 8008d24:	bf00      	nop
 8008d26:	e7fd      	b.n	8008d24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	1ad2      	subs	r2, r2, r3
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d36:	687a      	ldr	r2, [r7, #4]
 8008d38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008d3a:	69b8      	ldr	r0, [r7, #24]
 8008d3c:	f000 f90a 	bl	8008f54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008d40:	4b1d      	ldr	r3, [pc, #116]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	1ad3      	subs	r3, r2, r3
 8008d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008d4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	4b1b      	ldr	r3, [pc, #108]	@ (8008dc0 <pvPortMalloc+0x194>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d203      	bcs.n	8008d62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008d5a:	4b17      	ldr	r3, [pc, #92]	@ (8008db8 <pvPortMalloc+0x18c>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a18      	ldr	r2, [pc, #96]	@ (8008dc0 <pvPortMalloc+0x194>)
 8008d60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	4b13      	ldr	r3, [pc, #76]	@ (8008db4 <pvPortMalloc+0x188>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	431a      	orrs	r2, r3
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d72:	2200      	movs	r2, #0
 8008d74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008d76:	4b13      	ldr	r3, [pc, #76]	@ (8008dc4 <pvPortMalloc+0x198>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	4a11      	ldr	r2, [pc, #68]	@ (8008dc4 <pvPortMalloc+0x198>)
 8008d7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008d80:	f7fe fcf0 	bl	8007764 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	f003 0307 	and.w	r3, r3, #7
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d00b      	beq.n	8008da6 <pvPortMalloc+0x17a>
	__asm volatile
 8008d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d92:	f383 8811 	msr	BASEPRI, r3
 8008d96:	f3bf 8f6f 	isb	sy
 8008d9a:	f3bf 8f4f 	dsb	sy
 8008d9e:	60fb      	str	r3, [r7, #12]
}
 8008da0:	bf00      	nop
 8008da2:	bf00      	nop
 8008da4:	e7fd      	b.n	8008da2 <pvPortMalloc+0x176>
	return pvReturn;
 8008da6:	69fb      	ldr	r3, [r7, #28]
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3728      	adds	r7, #40	@ 0x28
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	20004cc4 	.word	0x20004cc4
 8008db4:	20004cd8 	.word	0x20004cd8
 8008db8:	20004cc8 	.word	0x20004cc8
 8008dbc:	20004cbc 	.word	0x20004cbc
 8008dc0:	20004ccc 	.word	0x20004ccc
 8008dc4:	20004cd0 	.word	0x20004cd0

08008dc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b086      	sub	sp, #24
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d04f      	beq.n	8008e7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008dda:	2308      	movs	r3, #8
 8008ddc:	425b      	negs	r3, r3
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	4413      	add	r3, r2
 8008de2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	4b25      	ldr	r3, [pc, #148]	@ (8008e84 <vPortFree+0xbc>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4013      	ands	r3, r2
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d10b      	bne.n	8008e0e <vPortFree+0x46>
	__asm volatile
 8008df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dfa:	f383 8811 	msr	BASEPRI, r3
 8008dfe:	f3bf 8f6f 	isb	sy
 8008e02:	f3bf 8f4f 	dsb	sy
 8008e06:	60fb      	str	r3, [r7, #12]
}
 8008e08:	bf00      	nop
 8008e0a:	bf00      	nop
 8008e0c:	e7fd      	b.n	8008e0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d00b      	beq.n	8008e2e <vPortFree+0x66>
	__asm volatile
 8008e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e1a:	f383 8811 	msr	BASEPRI, r3
 8008e1e:	f3bf 8f6f 	isb	sy
 8008e22:	f3bf 8f4f 	dsb	sy
 8008e26:	60bb      	str	r3, [r7, #8]
}
 8008e28:	bf00      	nop
 8008e2a:	bf00      	nop
 8008e2c:	e7fd      	b.n	8008e2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	685a      	ldr	r2, [r3, #4]
 8008e32:	4b14      	ldr	r3, [pc, #80]	@ (8008e84 <vPortFree+0xbc>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4013      	ands	r3, r2
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d01e      	beq.n	8008e7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d11a      	bne.n	8008e7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	685a      	ldr	r2, [r3, #4]
 8008e48:	4b0e      	ldr	r3, [pc, #56]	@ (8008e84 <vPortFree+0xbc>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	43db      	mvns	r3, r3
 8008e4e:	401a      	ands	r2, r3
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008e54:	f7fe fc78 	bl	8007748 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	685a      	ldr	r2, [r3, #4]
 8008e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e88 <vPortFree+0xc0>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4413      	add	r3, r2
 8008e62:	4a09      	ldr	r2, [pc, #36]	@ (8008e88 <vPortFree+0xc0>)
 8008e64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008e66:	6938      	ldr	r0, [r7, #16]
 8008e68:	f000 f874 	bl	8008f54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008e6c:	4b07      	ldr	r3, [pc, #28]	@ (8008e8c <vPortFree+0xc4>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	3301      	adds	r3, #1
 8008e72:	4a06      	ldr	r2, [pc, #24]	@ (8008e8c <vPortFree+0xc4>)
 8008e74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008e76:	f7fe fc75 	bl	8007764 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008e7a:	bf00      	nop
 8008e7c:	3718      	adds	r7, #24
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}
 8008e82:	bf00      	nop
 8008e84:	20004cd8 	.word	0x20004cd8
 8008e88:	20004cc8 	.word	0x20004cc8
 8008e8c:	20004cd4 	.word	0x20004cd4

08008e90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008e90:	b480      	push	{r7}
 8008e92:	b085      	sub	sp, #20
 8008e94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008e96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008e9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008e9c:	4b27      	ldr	r3, [pc, #156]	@ (8008f3c <prvHeapInit+0xac>)
 8008e9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f003 0307 	and.w	r3, r3, #7
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00c      	beq.n	8008ec4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	3307      	adds	r3, #7
 8008eae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f023 0307 	bic.w	r3, r3, #7
 8008eb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008eb8:	68ba      	ldr	r2, [r7, #8]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	1ad3      	subs	r3, r2, r3
 8008ebe:	4a1f      	ldr	r2, [pc, #124]	@ (8008f3c <prvHeapInit+0xac>)
 8008ec0:	4413      	add	r3, r2
 8008ec2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8008f40 <prvHeapInit+0xb0>)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008ece:	4b1c      	ldr	r3, [pc, #112]	@ (8008f40 <prvHeapInit+0xb0>)
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	4413      	add	r3, r2
 8008eda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008edc:	2208      	movs	r2, #8
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	1a9b      	subs	r3, r3, r2
 8008ee2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f023 0307 	bic.w	r3, r3, #7
 8008eea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	4a15      	ldr	r2, [pc, #84]	@ (8008f44 <prvHeapInit+0xb4>)
 8008ef0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008ef2:	4b14      	ldr	r3, [pc, #80]	@ (8008f44 <prvHeapInit+0xb4>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008efa:	4b12      	ldr	r3, [pc, #72]	@ (8008f44 <prvHeapInit+0xb4>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2200      	movs	r2, #0
 8008f00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	1ad2      	subs	r2, r2, r3
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008f10:	4b0c      	ldr	r3, [pc, #48]	@ (8008f44 <prvHeapInit+0xb4>)
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	4a0a      	ldr	r2, [pc, #40]	@ (8008f48 <prvHeapInit+0xb8>)
 8008f1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	4a09      	ldr	r2, [pc, #36]	@ (8008f4c <prvHeapInit+0xbc>)
 8008f26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f28:	4b09      	ldr	r3, [pc, #36]	@ (8008f50 <prvHeapInit+0xc0>)
 8008f2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008f2e:	601a      	str	r2, [r3, #0]
}
 8008f30:	bf00      	nop
 8008f32:	3714      	adds	r7, #20
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr
 8008f3c:	200010bc 	.word	0x200010bc
 8008f40:	20004cbc 	.word	0x20004cbc
 8008f44:	20004cc4 	.word	0x20004cc4
 8008f48:	20004ccc 	.word	0x20004ccc
 8008f4c:	20004cc8 	.word	0x20004cc8
 8008f50:	20004cd8 	.word	0x20004cd8

08008f54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008f54:	b480      	push	{r7}
 8008f56:	b085      	sub	sp, #20
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f5c:	4b28      	ldr	r3, [pc, #160]	@ (8009000 <prvInsertBlockIntoFreeList+0xac>)
 8008f5e:	60fb      	str	r3, [r7, #12]
 8008f60:	e002      	b.n	8008f68 <prvInsertBlockIntoFreeList+0x14>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	60fb      	str	r3, [r7, #12]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	687a      	ldr	r2, [r7, #4]
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	d8f7      	bhi.n	8008f62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	4413      	add	r3, r2
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d108      	bne.n	8008f96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	685a      	ldr	r2, [r3, #4]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	441a      	add	r2, r3
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	68ba      	ldr	r2, [r7, #8]
 8008fa0:	441a      	add	r2, r3
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d118      	bne.n	8008fdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681a      	ldr	r2, [r3, #0]
 8008fae:	4b15      	ldr	r3, [pc, #84]	@ (8009004 <prvInsertBlockIntoFreeList+0xb0>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	429a      	cmp	r2, r3
 8008fb4:	d00d      	beq.n	8008fd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	685a      	ldr	r2, [r3, #4]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	441a      	add	r2, r3
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	601a      	str	r2, [r3, #0]
 8008fd0:	e008      	b.n	8008fe4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8009004 <prvInsertBlockIntoFreeList+0xb0>)
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	601a      	str	r2, [r3, #0]
 8008fda:	e003      	b.n	8008fe4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	429a      	cmp	r2, r3
 8008fea:	d002      	beq.n	8008ff2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ff2:	bf00      	nop
 8008ff4:	3714      	adds	r7, #20
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr
 8008ffe:	bf00      	nop
 8009000:	20004cbc 	.word	0x20004cbc
 8009004:	20004cc4 	.word	0x20004cc4

08009008 <npmx_backend_register_write>:

npmx_error_t npmx_backend_register_write(npmx_backend_t const * p_config,
                                         uint32_t               register_address,
                                         uint8_t *              p_data,
                                         size_t                 num_of_bytes)
{
 8009008:	b590      	push	{r4, r7, lr}
 800900a:	b085      	sub	sp, #20
 800900c:	af00      	add	r7, sp, #0
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	607a      	str	r2, [r7, #4]
 8009014:	603b      	str	r3, [r7, #0]
    return p_config->p_write(p_config->p_context, register_address, p_data, num_of_bytes);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681c      	ldr	r4, [r3, #0]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6898      	ldr	r0, [r3, #8]
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	687a      	ldr	r2, [r7, #4]
 8009022:	68b9      	ldr	r1, [r7, #8]
 8009024:	47a0      	blx	r4
 8009026:	4603      	mov	r3, r0
}
 8009028:	4618      	mov	r0, r3
 800902a:	3714      	adds	r7, #20
 800902c:	46bd      	mov	sp, r7
 800902e:	bd90      	pop	{r4, r7, pc}

08009030 <npmx_backend_register_read>:

npmx_error_t npmx_backend_register_read(npmx_backend_t const * p_config,
                                        uint32_t               register_address,
                                        uint8_t *              p_data,
                                        size_t                 num_of_bytes)
{
 8009030:	b590      	push	{r4, r7, lr}
 8009032:	b085      	sub	sp, #20
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	607a      	str	r2, [r7, #4]
 800903c:	603b      	str	r3, [r7, #0]
    return p_config->p_read(p_config->p_context, register_address, p_data, num_of_bytes);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	685c      	ldr	r4, [r3, #4]
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	6898      	ldr	r0, [r3, #8]
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	68b9      	ldr	r1, [r7, #8]
 800904c:	47a0      	blx	r4
 800904e:	4603      	mov	r3, r0
}
 8009050:	4618      	mov	r0, r3
 8009052:	3714      	adds	r7, #20
 8009054:	46bd      	mov	sp, r7
 8009056:	bd90      	pop	{r4, r7, pc}

08009058 <task_trigger>:
typedef npmx_error_t (*code_to_val_fun_t)(npmx_adc_t const * p_instance,
                                          uint16_t           code,
                                          int32_t *          p_val);

static npmx_error_t task_trigger(npmx_adc_t const * p_instance, npmx_adc_task_t task)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	460b      	mov	r3, r1
 8009062:	70fb      	strb	r3, [r7, #3]
    uint8_t data = NPMX_TASK_TRIGGER;
 8009064:	2301      	movs	r3, #1
 8009066:	73fb      	strb	r3, [r7, #15]
        [NPMX_ADC_TASK_SINGLE_SHOT_VBUS]     = NPMX_REG_TO_ADDR(NPM_ADC->TASKVBUS7MEASURE),
        [NPMX_ADC_TASK_DELAYED_MEAS_VBAT]    = NPMX_REG_TO_ADDR(NPM_ADC->TASKDELAYEDVBATMEASURE),
        [NPMX_ADC_TASK_UPDATE_AUTO_INTERVAL] = NPMX_REG_TO_ADDR(NPM_ADC->TASKAUTOTIMUPDATE),
    };

    return npmx_backend_register_write(p_instance->p_pmic->p_backend, task_addr[task], &data, 1);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	6858      	ldr	r0, [r3, #4]
 800906e:	78fb      	ldrb	r3, [r7, #3]
 8009070:	4a06      	ldr	r2, [pc, #24]	@ (800908c <task_trigger+0x34>)
 8009072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009076:	4619      	mov	r1, r3
 8009078:	f107 020f 	add.w	r2, r7, #15
 800907c:	2301      	movs	r3, #1
 800907e:	f7ff ffc3 	bl	8009008 <npmx_backend_register_write>
 8009082:	4603      	mov	r3, r0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3710      	adds	r7, #16
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}
 800908c:	0800f8c4 	.word	0x0800f8c4

08009090 <msb_register_address_get>:
 * @param[in] meas Measurement for which MSB register's address should be returned.
 *
 * @return Address of MSB register for given measurement.
 */
static uint16_t msb_register_address_get(npmx_adc_meas_t meas)
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
        [NPMX_ADC_MEAS_VBAT1]      = NPMX_REG_TO_ADDR(NPM_ADC->ADCVBAT1RESULTMSB),
        [NPMX_ADC_MEAS_VBAT2_IBAT] = NPMX_REG_TO_ADDR(NPM_ADC->ADCVBAT2RESULTMSB),
        [NPMX_ADC_MEAS_VBAT3_VBUS] = NPMX_REG_TO_ADDR(NPM_ADC->ADCVBAT3RESULTMSB),
    };

    return msb_addresses[meas];
 8009098:	4a04      	ldr	r2, [pc, #16]	@ (80090ac <msb_register_address_get+0x1c>)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	370c      	adds	r7, #12
 80090a4:	46bd      	mov	sp, r7
 80090a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090aa:	4770      	bx	lr
 80090ac:	0800f8d4 	.word	0x0800f8d4

080090b0 <msb_register_offset_get>:
 * @param[in] meas Measurement for which MSB register's offset should be returned.
 *
 * @return Offset of MSB register relative to ADCVBATRESULTMSB for the given measurement.
 */
static uint16_t msb_register_offset_get(npmx_adc_meas_t meas)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b082      	sub	sp, #8
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
    return msb_register_address_get(meas) - NPMX_REG_TO_ADDR(NPM_ADC->ADCVBATRESULTMSB);
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f7ff ffe9 	bl	8009090 <msb_register_address_get>
 80090be:	4603      	mov	r3, r0
 80090c0:	f2a3 5311 	subw	r3, r3, #1297	@ 0x511
 80090c4:	b29b      	uxth	r3, r3
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3708      	adds	r7, #8
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}
	...

080090d0 <lsb_register_address_get>:
 * @param[in] meas Measurement for which LSB register's address should be returned.
 *
 * @return Address of LSB register for given measurement.
 */
static uint16_t lsb_register_address_get(npmx_adc_meas_t meas)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b083      	sub	sp, #12
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
        [NPMX_ADC_MEAS_VBAT1]      = NPMX_REG_TO_ADDR(NPM_ADC->ADCGP1RESULTLSBS),
        [NPMX_ADC_MEAS_VBAT2_IBAT] = NPMX_REG_TO_ADDR(NPM_ADC->ADCGP1RESULTLSBS),
        [NPMX_ADC_MEAS_VBAT3_VBUS] = NPMX_REG_TO_ADDR(NPM_ADC->ADCGP1RESULTLSBS),
    };

    return lsb_addresses[meas];
 80090d8:	4a04      	ldr	r2, [pc, #16]	@ (80090ec <lsb_register_address_get+0x1c>)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	370c      	adds	r7, #12
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr
 80090ec:	0800f8e4 	.word	0x0800f8e4

080090f0 <lsb_register_offset_get>:
 * @param[in] meas Measurement for which offset should be returned.
 *
 * @return Offset of LSB register relative to ADCVBATRESULTMSB for a given measurement.
 */
static uint16_t lsb_register_offset_get(npmx_adc_meas_t meas)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
    return lsb_register_address_get(meas) - NPMX_REG_TO_ADDR(NPM_ADC->ADCVBATRESULTMSB);
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f7ff ffe9 	bl	80090d0 <lsb_register_address_get>
 80090fe:	4603      	mov	r3, r0
 8009100:	f2a3 5311 	subw	r3, r3, #1297	@ 0x511
 8009104:	b29b      	uxth	r3, r3
}
 8009106:	4618      	mov	r0, r3
 8009108:	3708      	adds	r7, #8
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}
	...

08009110 <lsb_mask_get>:
 * @param[in] meas Measurement type.
 *
 * @return LSB mask.
 */
static uint16_t lsb_mask_get(npmx_adc_meas_t meas)
{
 8009110:	b480      	push	{r7}
 8009112:	b083      	sub	sp, #12
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
        [NPMX_ADC_MEAS_VBAT1]      = ADC_ADCGP1RESULTLSBS_VBAT1RESULTLSB_Msk,
        [NPMX_ADC_MEAS_VBAT2_IBAT] = ADC_ADCGP1RESULTLSBS_VBAT2RESULTLSB_Msk,
        [NPMX_ADC_MEAS_VBAT3_VBUS] = ADC_ADCGP1RESULTLSBS_VBAT3RESULTLSB_Msk,
    };

    return lsb_masks[meas];
 8009118:	4a04      	ldr	r2, [pc, #16]	@ (800912c <lsb_mask_get+0x1c>)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 8009120:	4618      	mov	r0, r3
 8009122:	370c      	adds	r7, #12
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr
 800912c:	0800f8f4 	.word	0x0800f8f4

08009130 <lsb_position_get>:
 * @param[in] meas Measurement type.
 *
 * @return LSB position.
 */
static uint16_t lsb_position_get(npmx_adc_meas_t meas)
{
 8009130:	b480      	push	{r7}
 8009132:	b083      	sub	sp, #12
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
        [NPMX_ADC_MEAS_VBAT1]      = ADC_ADCGP1RESULTLSBS_VBAT1RESULTLSB_Pos,
        [NPMX_ADC_MEAS_VBAT2_IBAT] = ADC_ADCGP1RESULTLSBS_VBAT2RESULTLSB_Pos,
        [NPMX_ADC_MEAS_VBAT3_VBUS] = ADC_ADCGP1RESULTLSBS_VBAT3RESULTLSB_Pos,
    };

    return lsb_positions[meas];
 8009138:	4a04      	ldr	r2, [pc, #16]	@ (800914c <lsb_position_get+0x1c>)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 8009140:	4618      	mov	r0, r3
 8009142:	370c      	adds	r7, #12
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr
 800914c:	0800f904 	.word	0x0800f904

08009150 <code_to_vbat>:
 * @param[out] p_val      Pointer to measured battery voltage in millivolts.
 *
 * @retval NPMX_SUCCESS Operation performed successfully.
 */
static npmx_error_t code_to_vbat(npmx_adc_t const * p_instance, uint16_t code, int32_t * p_val)
{
 8009150:	b480      	push	{r7}
 8009152:	b085      	sub	sp, #20
 8009154:	af00      	add	r7, sp, #0
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	460b      	mov	r3, r1
 800915a:	607a      	str	r2, [r7, #4]
 800915c:	817b      	strh	r3, [r7, #10]
    (void)p_instance;
    *p_val = (int32_t)(((uint32_t)code * NPM_ADC_VFS_VBAT_MV) / NPM_ADC_BITS_RESOLUTION);
 800915e:	897b      	ldrh	r3, [r7, #10]
 8009160:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009164:	fb03 f202 	mul.w	r2, r3, r2
 8009168:	4b08      	ldr	r3, [pc, #32]	@ (800918c <code_to_vbat+0x3c>)
 800916a:	fba3 1302 	umull	r1, r3, r3, r2
 800916e:	1ad2      	subs	r2, r2, r3
 8009170:	0852      	lsrs	r2, r2, #1
 8009172:	4413      	add	r3, r2
 8009174:	0a5b      	lsrs	r3, r3, #9
 8009176:	461a      	mov	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	601a      	str	r2, [r3, #0]

    return NPMX_SUCCESS;
 800917c:	4b04      	ldr	r3, [pc, #16]	@ (8009190 <code_to_vbat+0x40>)
}
 800917e:	4618      	mov	r0, r3
 8009180:	3714      	adds	r7, #20
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	00401005 	.word	0x00401005
 8009190:	2bad0000 	.word	0x2bad0000

08009194 <ntc_get>:
 *
 * @retval NPMX_SUCCESS  Operation performed successfully.
 * @retval NPMX_ERROR_IO Error using IO bus line.
 */
static npmx_error_t ntc_get(npmx_adc_t const * p_instance, npmx_adc_ntc_type_t * p_ntc)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b084      	sub	sp, #16
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	6039      	str	r1, [r7, #0]
    uint8_t data;

    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	6858      	ldr	r0, [r3, #4]
 80091a4:	f107 020b 	add.w	r2, r7, #11
 80091a8:	2301      	movs	r3, #1
 80091aa:	f240 510a 	movw	r1, #1290	@ 0x50a
 80091ae:	f7ff ff3f 	bl	8009030 <npmx_backend_register_read>
 80091b2:	60f8      	str	r0, [r7, #12]
                                                       NPMX_REG_TO_ADDR(NPM_ADC->ADCNTCRSEL),
                                                       &data,
                                                       1);

    if (err_code != NPMX_SUCCESS)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	4a07      	ldr	r2, [pc, #28]	@ (80091d4 <ntc_get+0x40>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d001      	beq.n	80091c0 <ntc_get+0x2c>
    {
        return err_code;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	e004      	b.n	80091ca <ntc_get+0x36>
    }

    *p_ntc = (npmx_adc_ntc_type_t)data;
 80091c0:	7afb      	ldrb	r3, [r7, #11]
 80091c2:	461a      	mov	r2, r3
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	601a      	str	r2, [r3, #0]

    return NPMX_SUCCESS;
 80091c8:	4b02      	ldr	r3, [pc, #8]	@ (80091d4 <ntc_get+0x40>)
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3710      	adds	r7, #16
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop
 80091d4:	2bad0000 	.word	0x2bad0000

080091d8 <adc_ibat_meas_status_get>:
    return (convert_status ? NPMX_SUCCESS : NPMX_ERROR_INVALID_PARAM);
}

static npmx_error_t adc_ibat_meas_status_get(npmx_adc_t const *            p_instance,
                                             npmx_adc_ibat_meas_status_t * p_ibat_meas_status)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	6039      	str	r1, [r7, #0]
    uint8_t      data;
    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	6858      	ldr	r0, [r3, #4]
 80091e8:	f107 0208 	add.w	r2, r7, #8
 80091ec:	2301      	movs	r3, #1
 80091ee:	f44f 61a2 	mov.w	r1, #1296	@ 0x510
 80091f2:	f7ff ff1d 	bl	8009030 <npmx_backend_register_read>
 80091f6:	60f8      	str	r0, [r7, #12]
                                                       NPMX_REG_TO_ADDR(NPM_ADC->ADCIBATMEASSTATUS),
                                                       &data,
                                                       1);

    if (err_code != NPMX_SUCCESS)
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	4a26      	ldr	r2, [pc, #152]	@ (8009294 <adc_ibat_meas_status_get+0xbc>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d001      	beq.n	8009204 <adc_ibat_meas_status_get+0x2c>
    {
        return err_code;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	e042      	b.n	800928a <adc_ibat_meas_status_get+0xb2>
    }

    uint8_t bchargericharge = (data & ADC_ADCIBATMEASSTATUS_BCHARGERICHARGE_Msk)
                           >> ADC_ADCIBATMEASSTATUS_BCHARGERICHARGE_Pos;
 8009204:	7a3b      	ldrb	r3, [r7, #8]
    uint8_t bchargericharge = (data & ADC_ADCIBATMEASSTATUS_BCHARGERICHARGE_Msk)
 8009206:	f003 0303 	and.w	r3, r3, #3
 800920a:	72fb      	strb	r3, [r7, #11]

    switch (bchargericharge)
 800920c:	7afb      	ldrb	r3, [r7, #11]
 800920e:	2b03      	cmp	r3, #3
 8009210:	d00e      	beq.n	8009230 <adc_ibat_meas_status_get+0x58>
 8009212:	2b03      	cmp	r3, #3
 8009214:	dc10      	bgt.n	8009238 <adc_ibat_meas_status_get+0x60>
 8009216:	2b00      	cmp	r3, #0
 8009218:	d002      	beq.n	8009220 <adc_ibat_meas_status_get+0x48>
 800921a:	2b01      	cmp	r3, #1
 800921c:	d004      	beq.n	8009228 <adc_ibat_meas_status_get+0x50>
 800921e:	e00b      	b.n	8009238 <adc_ibat_meas_status_get+0x60>
    {
        case 0b00:
            p_ibat_meas_status->charge_current = NPMX_ADC_IBAT_MEAS_CURRENT_TRICKLE;
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	2200      	movs	r2, #0
 8009224:	601a      	str	r2, [r3, #0]
            break;
 8009226:	e009      	b.n	800923c <adc_ibat_meas_status_get+0x64>
        case 0b01:
            p_ibat_meas_status->charge_current = NPMX_ADC_IBAT_MEAS_CURRENT_LOWTEMP;
 8009228:	683b      	ldr	r3, [r7, #0]
 800922a:	2201      	movs	r2, #1
 800922c:	601a      	str	r2, [r3, #0]
            break;
 800922e:	e005      	b.n	800923c <adc_ibat_meas_status_get+0x64>
        case 0b11:
            p_ibat_meas_status->charge_current = NPMX_ADC_IBAT_MEAS_CURRENT_FAST;
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	2202      	movs	r2, #2
 8009234:	601a      	str	r2, [r3, #0]
            break;
 8009236:	e001      	b.n	800923c <adc_ibat_meas_status_get+0x64>
        default:
            return NPMX_ERROR_INVALID_MEAS;
 8009238:	4b17      	ldr	r3, [pc, #92]	@ (8009298 <adc_ibat_meas_status_get+0xc0>)
 800923a:	e026      	b.n	800928a <adc_ibat_meas_status_get+0xb2>
    }

    uint8_t bchargermode = (data & ADC_ADCIBATMEASSTATUS_BCHARGERMODE_Msk)
                           >> ADC_ADCIBATMEASSTATUS_BCHARGERMODE_Pos;
 800923c:	7a3b      	ldrb	r3, [r7, #8]
 800923e:	089b      	lsrs	r3, r3, #2
 8009240:	b2db      	uxtb	r3, r3
    uint8_t bchargermode = (data & ADC_ADCIBATMEASSTATUS_BCHARGERMODE_Msk)
 8009242:	f003 0303 	and.w	r3, r3, #3
 8009246:	72bb      	strb	r3, [r7, #10]

    switch (bchargermode)
 8009248:	7abb      	ldrb	r3, [r7, #10]
 800924a:	2b02      	cmp	r3, #2
 800924c:	dc02      	bgt.n	8009254 <adc_ibat_meas_status_get+0x7c>
 800924e:	2b00      	cmp	r3, #0
 8009250:	dc03      	bgt.n	800925a <adc_ibat_meas_status_get+0x82>
 8009252:	e00a      	b.n	800926a <adc_ibat_meas_status_get+0x92>
 8009254:	2b03      	cmp	r3, #3
 8009256:	d004      	beq.n	8009262 <adc_ibat_meas_status_get+0x8a>
 8009258:	e007      	b.n	800926a <adc_ibat_meas_status_get+0x92>
    {
        case 0b01:
        case 0b10:
            p_ibat_meas_status->charging = false;
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	2200      	movs	r2, #0
 800925e:	711a      	strb	r2, [r3, #4]
            break;
 8009260:	e005      	b.n	800926e <adc_ibat_meas_status_get+0x96>
        case 0b11:
            p_ibat_meas_status->charging = true;
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	2201      	movs	r2, #1
 8009266:	711a      	strb	r2, [r3, #4]
            break;
 8009268:	e001      	b.n	800926e <adc_ibat_meas_status_get+0x96>
        default:
            return NPMX_ERROR_INVALID_MEAS;
 800926a:	4b0b      	ldr	r3, [pc, #44]	@ (8009298 <adc_ibat_meas_status_get+0xc0>)
 800926c:	e00d      	b.n	800928a <adc_ibat_meas_status_get+0xb2>
    }

    bool invalid_status = (data & ADC_ADCIBATMEASSTATUS_IBATMEASEINVALID_Msk) != 0;
 800926e:	7a3b      	ldrb	r3, [r7, #8]
 8009270:	f003 0310 	and.w	r3, r3, #16
 8009274:	2b00      	cmp	r3, #0
 8009276:	bf14      	ite	ne
 8009278:	2301      	movne	r3, #1
 800927a:	2300      	moveq	r3, #0
 800927c:	727b      	strb	r3, [r7, #9]

    return (invalid_status ? NPMX_ERROR_INVALID_MEAS : NPMX_SUCCESS);
 800927e:	7a7b      	ldrb	r3, [r7, #9]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d001      	beq.n	8009288 <adc_ibat_meas_status_get+0xb0>
 8009284:	4b04      	ldr	r3, [pc, #16]	@ (8009298 <adc_ibat_meas_status_get+0xc0>)
 8009286:	e000      	b.n	800928a <adc_ibat_meas_status_get+0xb2>
 8009288:	4b02      	ldr	r3, [pc, #8]	@ (8009294 <adc_ibat_meas_status_get+0xbc>)
}
 800928a:	4618      	mov	r0, r3
 800928c:	3710      	adds	r7, #16
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}
 8009292:	bf00      	nop
 8009294:	2bad0000 	.word	0x2bad0000
 8009298:	2bad0003 	.word	0x2bad0003

0800929c <code_to_bat_temp>:
 * @retval NPMX_SUCCESS             Operation performed successfully.
 * @retval NPMX_ERROR_INVALID_PARAM NTC beta value is set to 0.
 * @retval NPMX_ERROR_IO            Error using IO bus line.
 */
static npmx_error_t code_to_bat_temp(npmx_adc_t const * p_instance, uint16_t code, int32_t * p_val)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b088      	sub	sp, #32
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	460b      	mov	r3, r1
 80092a6:	607a      	str	r2, [r7, #4]
 80092a8:	817b      	strh	r3, [r7, #10]
    if (p_instance->ntc_beta == 0)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d101      	bne.n	80092b6 <code_to_bat_temp+0x1a>
    {
        return NPMX_ERROR_INVALID_PARAM;
 80092b2:	4b23      	ldr	r3, [pc, #140]	@ (8009340 <code_to_bat_temp+0xa4>)
 80092b4:	e03f      	b.n	8009336 <code_to_bat_temp+0x9a>
    }

    float log_result = npmx_common_ln_get(((float)NPM_ADC_BITS_RESOLUTION / (float)code) - 1);
 80092b6:	897b      	ldrh	r3, [r7, #10]
 80092b8:	ee07 3a90 	vmov	s15, r3
 80092bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80092c0:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8009344 <code_to_bat_temp+0xa8>
 80092c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092c8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80092d0:	eeb0 0a67 	vmov.f32	s0, s15
 80092d4:	f000 ffce 	bl	800a274 <npmx_common_ln_get>
 80092d8:	ed87 0a07 	vstr	s0, [r7, #28]
    float inv_temp_k = (1.f / 298.15f) - (log_result / (float)p_instance->ntc_beta);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	ee07 3a90 	vmov	s15, r3
 80092e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80092e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80092ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092f0:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8009348 <code_to_bat_temp+0xac>
 80092f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092f8:	edc7 7a06 	vstr	s15, [r7, #24]
    float temp       = (1.f / inv_temp_k) - 273.15f;
 80092fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009300:	ed97 7a06 	vldr	s14, [r7, #24]
 8009304:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009308:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800934c <code_to_bat_temp+0xb0>
 800930c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009310:	edc7 7a05 	vstr	s15, [r7, #20]
    temp  *= 1000.0f;
 8009314:	edd7 7a05 	vldr	s15, [r7, #20]
 8009318:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8009350 <code_to_bat_temp+0xb4>
 800931c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009320:	edc7 7a05 	vstr	s15, [r7, #20]
    *p_val = (int32_t)temp;
 8009324:	edd7 7a05 	vldr	s15, [r7, #20]
 8009328:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800932c:	ee17 2a90 	vmov	r2, s15
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	601a      	str	r2, [r3, #0]

    return NPMX_SUCCESS;
 8009334:	4b07      	ldr	r3, [pc, #28]	@ (8009354 <code_to_bat_temp+0xb8>)
}
 8009336:	4618      	mov	r0, r3
 8009338:	3720      	adds	r7, #32
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	2bad0001 	.word	0x2bad0001
 8009344:	447fc000 	.word	0x447fc000
 8009348:	3b5bcf0f 	.word	0x3b5bcf0f
 800934c:	43889333 	.word	0x43889333
 8009350:	447a0000 	.word	0x447a0000
 8009354:	2bad0000 	.word	0x2bad0000

08009358 <code_to_die_temp>:
 * @param[out] p_val      Pointer to measured die temperature in millidegrees Celsius.
 *
 * @retval NPMX_SUCCESS Operation performed successfully.
 */
static npmx_error_t code_to_die_temp(npmx_adc_t const * p_instance, uint16_t code, int32_t * p_val)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b086      	sub	sp, #24
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	460b      	mov	r3, r1
 8009362:	607a      	str	r2, [r7, #4]
 8009364:	817b      	strh	r3, [r7, #10]
    (void)p_instance;
    uint32_t value = NPM_ADC_DIE_TEMP_OFFSET - (NPM_ADC_DIE_TEMP_MULT * (uint32_t)code);
 8009366:	897b      	ldrh	r3, [r7, #10]
 8009368:	f641 62f6 	movw	r2, #7926	@ 0x1ef6
 800936c:	fb03 f202 	mul.w	r2, r3, r2
 8009370:	4b07      	ldr	r3, [pc, #28]	@ (8009390 <code_to_die_temp+0x38>)
 8009372:	1a9b      	subs	r3, r3, r2
 8009374:	617b      	str	r3, [r7, #20]

    *p_val = npmx_common_div_round_closest(value, 10);
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	210a      	movs	r1, #10
 800937a:	4618      	mov	r0, r3
 800937c:	f000 ff54 	bl	800a228 <npmx_common_div_round_closest>
 8009380:	4602      	mov	r2, r0
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	601a      	str	r2, [r3, #0]

    return NPMX_SUCCESS;
 8009386:	4b03      	ldr	r3, [pc, #12]	@ (8009394 <code_to_die_temp+0x3c>)
}
 8009388:	4618      	mov	r0, r3
 800938a:	3718      	adds	r7, #24
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	003c38cc 	.word	0x003c38cc
 8009394:	2bad0000 	.word	0x2bad0000

08009398 <code_to_vsys>:
 * @param[out] p_val      Pointer to measured external supply voltage in millivolts.
 *
 * @retval NPMX_SUCCESS Operation performed successfully.
 */
static npmx_error_t code_to_vsys(npmx_adc_t const * p_instance, uint16_t code, int32_t * p_val)
{
 8009398:	b480      	push	{r7}
 800939a:	b085      	sub	sp, #20
 800939c:	af00      	add	r7, sp, #0
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	460b      	mov	r3, r1
 80093a2:	607a      	str	r2, [r7, #4]
 80093a4:	817b      	strh	r3, [r7, #10]
    (void)p_instance;
    *p_val = (int32_t)(((uint32_t)code * NPM_ADC_VFS_VSYS_MV) / NPM_ADC_BITS_RESOLUTION);
 80093a6:	897b      	ldrh	r3, [r7, #10]
 80093a8:	f641 02e7 	movw	r2, #6375	@ 0x18e7
 80093ac:	fb03 f202 	mul.w	r2, r3, r2
 80093b0:	4b08      	ldr	r3, [pc, #32]	@ (80093d4 <code_to_vsys+0x3c>)
 80093b2:	fba3 1302 	umull	r1, r3, r3, r2
 80093b6:	1ad2      	subs	r2, r2, r3
 80093b8:	0852      	lsrs	r2, r2, #1
 80093ba:	4413      	add	r3, r2
 80093bc:	0a5b      	lsrs	r3, r3, #9
 80093be:	461a      	mov	r2, r3
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	601a      	str	r2, [r3, #0]

    return NPMX_SUCCESS;
 80093c4:	4b04      	ldr	r3, [pc, #16]	@ (80093d8 <code_to_vsys+0x40>)
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3714      	adds	r7, #20
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
 80093d4:	00401005 	.word	0x00401005
 80093d8:	2bad0000 	.word	0x2bad0000

080093dc <code_to_vbus>:
 * @param[out] p_val      Pointer to measured supply voltage in millivolts.
 *
 * @retval NPMX_SUCCESS Operation performed successfully.
 */
static npmx_error_t code_to_vbus(npmx_adc_t const * p_instance, uint16_t code, int32_t * p_val)
{
 80093dc:	b480      	push	{r7}
 80093de:	b085      	sub	sp, #20
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60f8      	str	r0, [r7, #12]
 80093e4:	460b      	mov	r3, r1
 80093e6:	607a      	str	r2, [r7, #4]
 80093e8:	817b      	strh	r3, [r7, #10]
    (void)p_instance;
    *p_val = (int32_t)(((uint32_t)code * NPM_ADC_VFS_VBUS_MV) / NPM_ADC_BITS_RESOLUTION);
 80093ea:	897b      	ldrh	r3, [r7, #10]
 80093ec:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 80093f0:	fb03 f202 	mul.w	r2, r3, r2
 80093f4:	4b08      	ldr	r3, [pc, #32]	@ (8009418 <code_to_vbus+0x3c>)
 80093f6:	fba3 1302 	umull	r1, r3, r3, r2
 80093fa:	1ad2      	subs	r2, r2, r3
 80093fc:	0852      	lsrs	r2, r2, #1
 80093fe:	4413      	add	r3, r2
 8009400:	0a5b      	lsrs	r3, r3, #9
 8009402:	461a      	mov	r2, r3
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	601a      	str	r2, [r3, #0]

    return NPMX_SUCCESS;
 8009408:	4b04      	ldr	r3, [pc, #16]	@ (800941c <code_to_vbus+0x40>)
}
 800940a:	4618      	mov	r0, r3
 800940c:	3714      	adds	r7, #20
 800940e:	46bd      	mov	sp, r7
 8009410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009414:	4770      	bx	lr
 8009416:	bf00      	nop
 8009418:	00401005 	.word	0x00401005
 800941c:	2bad0000 	.word	0x2bad0000

08009420 <code_to_ibat>:
 * @retval NPMX_SUCCESS            Operation performed successfully.
 * @retval NPMX_ERROR_IO           Error using IO bus line.
 * @retval NPMX_ERROR_INVALID_MEAS Invalid battery current measurement.
 */
static npmx_error_t code_to_ibat(npmx_adc_t const * p_instance, uint16_t code, int32_t * p_val)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b088      	sub	sp, #32
 8009424:	af00      	add	r7, sp, #0
 8009426:	60f8      	str	r0, [r7, #12]
 8009428:	460b      	mov	r3, r1
 800942a:	607a      	str	r2, [r7, #4]
 800942c:	817b      	strh	r3, [r7, #10]
    npmx_adc_ibat_meas_status_t ibat_meas_status;

    npmx_error_t err_code = adc_ibat_meas_status_get(p_instance, &ibat_meas_status);
 800942e:	f107 0310 	add.w	r3, r7, #16
 8009432:	4619      	mov	r1, r3
 8009434:	68f8      	ldr	r0, [r7, #12]
 8009436:	f7ff fecf 	bl	80091d8 <adc_ibat_meas_status_get>
 800943a:	61b8      	str	r0, [r7, #24]

    if (err_code != NPMX_SUCCESS)
 800943c:	69bb      	ldr	r3, [r7, #24]
 800943e:	4a1b      	ldr	r2, [pc, #108]	@ (80094ac <code_to_ibat+0x8c>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d001      	beq.n	8009448 <code_to_ibat+0x28>
    {
        return err_code;
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	e02c      	b.n	80094a2 <code_to_ibat+0x82>
    }

    int32_t full_scale_ua = 0;
 8009448:	2300      	movs	r3, #0
 800944a:	61fb      	str	r3, [r7, #28]

    if (ibat_meas_status.charging)
 800944c:	7d3b      	ldrb	r3, [r7, #20]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00f      	beq.n	8009472 <code_to_ibat+0x52>
    {
        full_scale_ua = (int32_t)(p_instance->p_pmic->charger->charging_current_ua *
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800945a:	f240 42e2 	movw	r2, #1250	@ 0x4e2
 800945e:	fb02 f303 	mul.w	r3, r2, r3
 8009462:	4a13      	ldr	r2, [pc, #76]	@ (80094b0 <code_to_ibat+0x90>)
 8009464:	fb82 1203 	smull	r1, r2, r2, r3
 8009468:	1192      	asrs	r2, r2, #6
 800946a:	17db      	asrs	r3, r3, #31
 800946c:	1a9b      	subs	r3, r3, r2
 800946e:	61fb      	str	r3, [r7, #28]
 8009470:	e009      	b.n	8009486 <code_to_ibat+0x66>
                NPM_BCHARGER_ADC_CALC_CHARGE_MUL) / NPM_BCHARGER_ADC_CALC_CHARGE_DIV;
    }
    else
    {
        full_scale_ua = (int32_t)(p_instance->p_pmic->charger->discharging_current_ma *
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
 800947a:	461a      	mov	r2, r3
 800947c:	f44f 638c 	mov.w	r3, #1120	@ 0x460
 8009480:	fb02 f303 	mul.w	r3, r2, r3
 8009484:	61fb      	str	r3, [r7, #28]
                NPM_BCHARGER_ADC_CALC_DISCHARGE_MUL * 1000) / NPM_BCHARGER_ADC_CALC_DISCHARGE_DIV;
    }

    *p_val = (int32_t)(full_scale_ua * code) / (int32_t)NPM_ADC_BITS_RESOLUTION;
 8009486:	897b      	ldrh	r3, [r7, #10]
 8009488:	69fa      	ldr	r2, [r7, #28]
 800948a:	fb02 f303 	mul.w	r3, r2, r3
 800948e:	4a09      	ldr	r2, [pc, #36]	@ (80094b4 <code_to_ibat+0x94>)
 8009490:	fb82 1203 	smull	r1, r2, r2, r3
 8009494:	441a      	add	r2, r3
 8009496:	1252      	asrs	r2, r2, #9
 8009498:	17db      	asrs	r3, r3, #31
 800949a:	1ad2      	subs	r2, r2, r3
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	601a      	str	r2, [r3, #0]

    return NPMX_SUCCESS;
 80094a0:	4b02      	ldr	r3, [pc, #8]	@ (80094ac <code_to_ibat+0x8c>)
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3720      	adds	r7, #32
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	2bad0000 	.word	0x2bad0000
 80094b0:	10624dd3 	.word	0x10624dd3
 80094b4:	80200803 	.word	0x80200803

080094b8 <code_to_value>:
 */
static npmx_error_t code_to_value(npmx_adc_t const * p_instance,
                                  npmx_adc_meas_t    meas,
                                  uint16_t           code,
                                  int32_t *          p_val)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	60f8      	str	r0, [r7, #12]
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	603b      	str	r3, [r7, #0]
 80094c4:	4613      	mov	r3, r2
 80094c6:	80fb      	strh	r3, [r7, #6]
        [NPMX_ADC_MEAS_VBAT1]      = NULL,
        [NPMX_ADC_MEAS_VBAT2_IBAT] = code_to_ibat,
        [NPMX_ADC_MEAS_VBAT3_VBUS] = code_to_vbus,
    };

    if (p_instance->burst)
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	791b      	ldrb	r3, [r3, #4]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d00b      	beq.n	80094e8 <code_to_value+0x30>
    {
        code_to_value_funs[NPMX_ADC_MEAS_VBAT0] = code_to_vbat;
 80094d0:	4b10      	ldr	r3, [pc, #64]	@ (8009514 <code_to_value+0x5c>)
 80094d2:	4a11      	ldr	r2, [pc, #68]	@ (8009518 <code_to_value+0x60>)
 80094d4:	611a      	str	r2, [r3, #16]
        code_to_value_funs[NPMX_ADC_MEAS_VBAT1] = code_to_vbat;
 80094d6:	4b0f      	ldr	r3, [pc, #60]	@ (8009514 <code_to_value+0x5c>)
 80094d8:	4a0f      	ldr	r2, [pc, #60]	@ (8009518 <code_to_value+0x60>)
 80094da:	615a      	str	r2, [r3, #20]
        code_to_value_funs[NPMX_ADC_MEAS_VBAT2_IBAT] = code_to_vbat;
 80094dc:	4b0d      	ldr	r3, [pc, #52]	@ (8009514 <code_to_value+0x5c>)
 80094de:	4a0e      	ldr	r2, [pc, #56]	@ (8009518 <code_to_value+0x60>)
 80094e0:	619a      	str	r2, [r3, #24]
        code_to_value_funs[NPMX_ADC_MEAS_VBAT3_VBUS] = code_to_vbat;
 80094e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009514 <code_to_value+0x5c>)
 80094e4:	4a0c      	ldr	r2, [pc, #48]	@ (8009518 <code_to_value+0x60>)
 80094e6:	61da      	str	r2, [r3, #28]
    }

    if (code_to_value_funs[meas] == NULL)
 80094e8:	4a0a      	ldr	r2, [pc, #40]	@ (8009514 <code_to_value+0x5c>)
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d101      	bne.n	80094f8 <code_to_value+0x40>
    {
        return NPMX_ERROR_INVALID_PARAM;
 80094f4:	4b09      	ldr	r3, [pc, #36]	@ (800951c <code_to_value+0x64>)
 80094f6:	e008      	b.n	800950a <code_to_value+0x52>
    }

    return code_to_value_funs[meas](p_instance, code, p_val);
 80094f8:	4a06      	ldr	r2, [pc, #24]	@ (8009514 <code_to_value+0x5c>)
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009500:	88f9      	ldrh	r1, [r7, #6]
 8009502:	683a      	ldr	r2, [r7, #0]
 8009504:	68f8      	ldr	r0, [r7, #12]
 8009506:	4798      	blx	r3
 8009508:	4603      	mov	r3, r0
}
 800950a:	4618      	mov	r0, r3
 800950c:	3710      	adds	r7, #16
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}
 8009512:	bf00      	nop
 8009514:	20000010 	.word	0x20000010
 8009518:	08009151 	.word	0x08009151
 800951c:	2bad0001 	.word	0x2bad0001

08009520 <npmx_adc_get>:

npmx_adc_t * npmx_adc_get(npmx_instance_t * p_pmic, uint8_t idx)
{
 8009520:	b480      	push	{r7}
 8009522:	b083      	sub	sp, #12
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
 8009528:	460b      	mov	r3, r1
 800952a:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_pmic);
    NPMX_ASSERT(idx < NPM_ADC_COUNT);

    return &p_pmic->adc[idx];
 800952c:	78fa      	ldrb	r2, [r7, #3]
 800952e:	4613      	mov	r3, r2
 8009530:	005b      	lsls	r3, r3, #1
 8009532:	4413      	add	r3, r2
 8009534:	009b      	lsls	r3, r3, #2
 8009536:	3308      	adds	r3, #8
 8009538:	687a      	ldr	r2, [r7, #4]
 800953a:	4413      	add	r3, r2
}
 800953c:	4618      	mov	r0, r3
 800953e:	370c      	adds	r7, #12
 8009540:	46bd      	mov	sp, r7
 8009542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009546:	4770      	bx	lr

08009548 <npmx_adc_task_trigger>:
            return "INVALID";
    }
}

npmx_error_t npmx_adc_task_trigger(npmx_adc_t const * p_instance, npmx_adc_task_t task)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b082      	sub	sp, #8
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	460b      	mov	r3, r1
 8009552:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(task < NPMX_ADC_TASK_COUNT);

    return task_trigger(p_instance, task);
 8009554:	78fb      	ldrb	r3, [r7, #3]
 8009556:	4619      	mov	r1, r3
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f7ff fd7d 	bl	8009058 <task_trigger>
 800955e:	4603      	mov	r3, r0
}
 8009560:	4618      	mov	r0, r3
 8009562:	3708      	adds	r7, #8
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <npmx_adc_config_set>:

npmx_error_t npmx_adc_config_set(npmx_adc_t * p_instance, npmx_adc_config_t const * p_config)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_config);

    npmx_error_t err_code;
    uint8_t      data = 0;
 8009572:	2300      	movs	r3, #0
 8009574:	72fb      	strb	r3, [r7, #11]

    if (p_config->vbat_auto)
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d00a      	beq.n	8009594 <npmx_adc_config_set+0x2c>
    {
        /* Autoupdate needs to be enabled before VBATAUTOENABLE in ADCCONFIG. */
        err_code = task_trigger(p_instance, NPMX_ADC_TASK_UPDATE_AUTO_INTERVAL);
 800957e:	2106      	movs	r1, #6
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f7ff fd69 	bl	8009058 <task_trigger>
 8009586:	60f8      	str	r0, [r7, #12]
        if (err_code != NPMX_SUCCESS)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	4a17      	ldr	r2, [pc, #92]	@ (80095e8 <npmx_adc_config_set+0x80>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d001      	beq.n	8009594 <npmx_adc_config_set+0x2c>
        {
            return err_code;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	e024      	b.n	80095de <npmx_adc_config_set+0x76>
        }
    }

    data |= ((p_config->vbat_auto ? ADC_ADCCONFIG_VBATAUTOENABLE_AUTOENABLE :
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	781b      	ldrb	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d001      	beq.n	80095a0 <npmx_adc_config_set+0x38>
 800959c:	2201      	movs	r2, #1
 800959e:	e000      	b.n	80095a2 <npmx_adc_config_set+0x3a>
 80095a0:	2200      	movs	r2, #0
 80095a2:	7afb      	ldrb	r3, [r7, #11]
 80095a4:	4313      	orrs	r3, r2
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	72fb      	strb	r3, [r7, #11]
                                    ADC_ADCCONFIG_VBATAUTOENABLE_NOAUTO)
             << ADC_ADCCONFIG_VBATAUTOENABLE_Pos) & ADC_ADCCONFIG_VBATAUTOENABLE_Msk;

    data |= ((p_config->vbat_burst ? ADC_ADCCONFIG_VBATBURSTENABLE_BURSTMODE :
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	785b      	ldrb	r3, [r3, #1]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d001      	beq.n	80095b6 <npmx_adc_config_set+0x4e>
 80095b2:	2202      	movs	r2, #2
 80095b4:	e000      	b.n	80095b8 <npmx_adc_config_set+0x50>
 80095b6:	2200      	movs	r2, #0
 80095b8:	7afb      	ldrb	r3, [r7, #11]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	b2db      	uxtb	r3, r3
 80095be:	72fb      	strb	r3, [r7, #11]
                                     ADC_ADCCONFIG_VBATBURSTENABLE_SINGLEMODE)
             << ADC_ADCCONFIG_VBATBURSTENABLE_Pos) &
            ADC_ADCCONFIG_VBATBURSTENABLE_Msk;

    p_instance->burst = p_config->vbat_burst;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	785a      	ldrb	r2, [r3, #1]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	711a      	strb	r2, [r3, #4]

    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	6858      	ldr	r0, [r3, #4]
 80095ce:	f107 020b 	add.w	r2, r7, #11
 80095d2:	2301      	movs	r3, #1
 80095d4:	f240 5109 	movw	r1, #1289	@ 0x509
 80095d8:	f7ff fd16 	bl	8009008 <npmx_backend_register_write>
 80095dc:	4603      	mov	r3, r0
                                       NPMX_REG_TO_ADDR(NPM_ADC->ADCCONFIG),
                                       &data,
                                       1);
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3710      	adds	r7, #16
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}
 80095e6:	bf00      	nop
 80095e8:	2bad0000 	.word	0x2bad0000

080095ec <npmx_adc_config_get>:

npmx_error_t npmx_adc_config_get(npmx_adc_t * p_instance, npmx_adc_config_t * p_config)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_config);

    uint8_t      data;
    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	6858      	ldr	r0, [r3, #4]
 80095fc:	f107 020b 	add.w	r2, r7, #11
 8009600:	2301      	movs	r3, #1
 8009602:	f240 5109 	movw	r1, #1289	@ 0x509
 8009606:	f7ff fd13 	bl	8009030 <npmx_backend_register_read>
 800960a:	60f8      	str	r0, [r7, #12]
                                                       NPMX_REG_TO_ADDR(NPM_ADC->ADCCONFIG),
                                                       &data,
                                                       1);
    if (err_code != NPMX_SUCCESS)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	4a11      	ldr	r2, [pc, #68]	@ (8009654 <npmx_adc_config_get+0x68>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d001      	beq.n	8009618 <npmx_adc_config_get+0x2c>
    {
        return err_code;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	e018      	b.n	800964a <npmx_adc_config_get+0x5e>
    }

    p_config->vbat_auto = (((data & ADC_ADCCONFIG_VBATAUTOENABLE_Msk)
                            >> ADC_ADCCONFIG_VBATAUTOENABLE_Pos) ==
 8009618:	7afb      	ldrb	r3, [r7, #11]
 800961a:	f003 0301 	and.w	r3, r3, #1
 800961e:	2b00      	cmp	r3, #0
 8009620:	bf14      	ite	ne
 8009622:	2301      	movne	r3, #1
 8009624:	2300      	moveq	r3, #0
 8009626:	b2da      	uxtb	r2, r3
    p_config->vbat_auto = (((data & ADC_ADCCONFIG_VBATAUTOENABLE_Msk)
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	701a      	strb	r2, [r3, #0]
                           ADC_ADCCONFIG_VBATAUTOENABLE_AUTOENABLE);

    p_config->vbat_burst = (((data & ADC_ADCCONFIG_VBATBURSTENABLE_Msk)
                             >> ADC_ADCCONFIG_VBATBURSTENABLE_Pos) ==
 800962c:	7afb      	ldrb	r3, [r7, #11]
 800962e:	f003 0302 	and.w	r3, r3, #2
 8009632:	2b00      	cmp	r3, #0
 8009634:	bf14      	ite	ne
 8009636:	2301      	movne	r3, #1
 8009638:	2300      	moveq	r3, #0
 800963a:	b2da      	uxtb	r2, r3
    p_config->vbat_burst = (((data & ADC_ADCCONFIG_VBATBURSTENABLE_Msk)
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	705a      	strb	r2, [r3, #1]
                            ADC_ADCCONFIG_VBATBURSTENABLE_BURSTMODE);

    p_instance->burst = p_config->vbat_burst;
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	785a      	ldrb	r2, [r3, #1]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	711a      	strb	r2, [r3, #4]

    return NPMX_SUCCESS;
 8009648:	4b02      	ldr	r3, [pc, #8]	@ (8009654 <npmx_adc_config_get+0x68>)
}
 800964a:	4618      	mov	r0, r3
 800964c:	3710      	adds	r7, #16
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}
 8009652:	bf00      	nop
 8009654:	2bad0000 	.word	0x2bad0000

08009658 <npmx_adc_ntc_config_set>:

npmx_error_t npmx_adc_ntc_config_set(npmx_adc_t *                  p_instance,
                                     npmx_adc_ntc_config_t const * p_config)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_config);
    NPMX_ASSERT(p_config->type < NPMX_ADC_NTC_TYPE_COUNT);

    p_instance->ntc_beta = p_config->beta;
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	685a      	ldr	r2, [r3, #4]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	609a      	str	r2, [r3, #8]

    uint8_t data = (((uint8_t)p_config->type) << ADC_ADCNTCRSEL_ADCNTCRSEL_Pos) &
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	b2db      	uxtb	r3, r3
 8009670:	f003 0303 	and.w	r3, r3, #3
 8009674:	b2db      	uxtb	r3, r3
 8009676:	73fb      	strb	r3, [r7, #15]
                   ADC_ADCNTCRSEL_ADCNTCRSEL_Msk;

    npmx_error_t err_code = npmx_backend_register_write(p_instance->p_pmic->p_backend,
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	6858      	ldr	r0, [r3, #4]
 800967e:	f107 020f 	add.w	r2, r7, #15
 8009682:	2301      	movs	r3, #1
 8009684:	f240 510a 	movw	r1, #1290	@ 0x50a
 8009688:	f7ff fcbe 	bl	8009008 <npmx_backend_register_write>
 800968c:	6178      	str	r0, [r7, #20]
                                                        NPMX_REG_TO_ADDR(NPM_ADC->ADCNTCRSEL),
                                                        &data,
                                                        1);
    if (err_code != NPMX_SUCCESS)
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	4a1e      	ldr	r2, [pc, #120]	@ (800970c <npmx_adc_ntc_config_set+0xb4>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d001      	beq.n	800969a <npmx_adc_ntc_config_set+0x42>
    {
        return err_code;
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	e033      	b.n	8009702 <npmx_adc_ntc_config_set+0xaa>
    }

    if (p_instance->p_pmic->restore_values)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f893 30d1 	ldrb.w	r3, [r3, #209]	@ 0xd1
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d02c      	beq.n	8009700 <npmx_adc_ntc_config_set+0xa8>
    {
        uint8_t data[2];
        data[0] = (uint8_t)((p_instance->ntc_beta & NPMX_ADC_NTC_BETA_LO_BYTE_MASK)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	b2db      	uxtb	r3, r3
 80096ac:	733b      	strb	r3, [r7, #12]
                            >> NPMX_ADC_NTC_BETA_BYTE_POS);
        data[1] = (uint8_t)((p_instance->ntc_beta & NPMX_ADC_NTC_BETA_MID_BYTE_MASK)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	689b      	ldr	r3, [r3, #8]
                            >> NPMX_ADC_NTC_BETA_MID_BYTE_POS);
 80096b2:	0a1b      	lsrs	r3, r3, #8
        data[1] = (uint8_t)((p_instance->ntc_beta & NPMX_ADC_NTC_BETA_MID_BYTE_MASK)
 80096b4:	b2db      	uxtb	r3, r3
 80096b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096ba:	b2db      	uxtb	r3, r3
 80096bc:	737b      	strb	r3, [r7, #13]

        npmx_errlog_t * errlog = npmx_errlog_get(p_instance->p_pmic, 0);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2100      	movs	r1, #0
 80096c4:	4618      	mov	r0, r3
 80096c6:	f001 f975 	bl	800a9b4 <npmx_errlog_get>
 80096ca:	6138      	str	r0, [r7, #16]
        err_code = npmx_errlog_scratch_set(errlog, NPMX_ERRLOG_SCRATCH1, data[0]);
 80096cc:	7b3b      	ldrb	r3, [r7, #12]
 80096ce:	461a      	mov	r2, r3
 80096d0:	2101      	movs	r1, #1
 80096d2:	6938      	ldr	r0, [r7, #16]
 80096d4:	f001 f980 	bl	800a9d8 <npmx_errlog_scratch_set>
 80096d8:	6178      	str	r0, [r7, #20]
        if (err_code != NPMX_SUCCESS)
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	4a0b      	ldr	r2, [pc, #44]	@ (800970c <npmx_adc_ntc_config_set+0xb4>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	d001      	beq.n	80096e6 <npmx_adc_ntc_config_set+0x8e>
        {
            return err_code;
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	e00d      	b.n	8009702 <npmx_adc_ntc_config_set+0xaa>
        }

        err_code = npmx_errlog_scratch_set(errlog, NPMX_ERRLOG_SCRATCH0, data[1]);
 80096e6:	7b7b      	ldrb	r3, [r7, #13]
 80096e8:	461a      	mov	r2, r3
 80096ea:	2100      	movs	r1, #0
 80096ec:	6938      	ldr	r0, [r7, #16]
 80096ee:	f001 f973 	bl	800a9d8 <npmx_errlog_scratch_set>
 80096f2:	6178      	str	r0, [r7, #20]
        if (err_code != NPMX_SUCCESS)
 80096f4:	697b      	ldr	r3, [r7, #20]
 80096f6:	4a05      	ldr	r2, [pc, #20]	@ (800970c <npmx_adc_ntc_config_set+0xb4>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d001      	beq.n	8009700 <npmx_adc_ntc_config_set+0xa8>
        {
            return err_code;
 80096fc:	697b      	ldr	r3, [r7, #20]
 80096fe:	e000      	b.n	8009702 <npmx_adc_ntc_config_set+0xaa>
        }
    }

    return NPMX_SUCCESS;
 8009700:	4b02      	ldr	r3, [pc, #8]	@ (800970c <npmx_adc_ntc_config_set+0xb4>)
}
 8009702:	4618      	mov	r0, r3
 8009704:	3718      	adds	r7, #24
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	2bad0000 	.word	0x2bad0000

08009710 <npmx_adc_ntc_config_get>:

npmx_error_t npmx_adc_ntc_config_get(npmx_adc_t * p_instance, npmx_adc_ntc_config_t * p_config)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b086      	sub	sp, #24
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_config);

    if (p_instance->p_pmic->restore_values)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f893 30d1 	ldrb.w	r3, [r3, #209]	@ 0xd1
 8009722:	2b00      	cmp	r3, #0
 8009724:	d02c      	beq.n	8009780 <npmx_adc_ntc_config_get+0x70>
    {
        npmx_errlog_t * errlog = npmx_errlog_get(p_instance->p_pmic, 0);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2100      	movs	r1, #0
 800972c:	4618      	mov	r0, r3
 800972e:	f001 f941 	bl	800a9b4 <npmx_errlog_get>
 8009732:	6178      	str	r0, [r7, #20]

        uint8_t      data[2];
        npmx_error_t err_code = npmx_errlog_scratch_get(errlog, NPMX_ERRLOG_SCRATCH1, &data[0]);
 8009734:	f107 0308 	add.w	r3, r7, #8
 8009738:	461a      	mov	r2, r3
 800973a:	2101      	movs	r1, #1
 800973c:	6978      	ldr	r0, [r7, #20]
 800973e:	f001 f991 	bl	800aa64 <npmx_errlog_scratch_get>
 8009742:	6138      	str	r0, [r7, #16]
        if (err_code != NPMX_SUCCESS)
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	4a15      	ldr	r2, [pc, #84]	@ (800979c <npmx_adc_ntc_config_get+0x8c>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d001      	beq.n	8009750 <npmx_adc_ntc_config_get+0x40>
        {
            return err_code;
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	e021      	b.n	8009794 <npmx_adc_ntc_config_get+0x84>
        }

        err_code = npmx_errlog_scratch_get(errlog, NPMX_ERRLOG_SCRATCH0, &data[1]);
 8009750:	f107 0308 	add.w	r3, r7, #8
 8009754:	3301      	adds	r3, #1
 8009756:	461a      	mov	r2, r3
 8009758:	2100      	movs	r1, #0
 800975a:	6978      	ldr	r0, [r7, #20]
 800975c:	f001 f982 	bl	800aa64 <npmx_errlog_scratch_get>
 8009760:	6138      	str	r0, [r7, #16]
        if (err_code != NPMX_SUCCESS)
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	4a0d      	ldr	r2, [pc, #52]	@ (800979c <npmx_adc_ntc_config_get+0x8c>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d001      	beq.n	800976e <npmx_adc_ntc_config_get+0x5e>
        {
            return err_code;
 800976a:	693b      	ldr	r3, [r7, #16]
 800976c:	e012      	b.n	8009794 <npmx_adc_ntc_config_get+0x84>
        }

        uint32_t beta = data[0] | (data[1] << 8U);
 800976e:	7a3b      	ldrb	r3, [r7, #8]
 8009770:	461a      	mov	r2, r3
 8009772:	7a7b      	ldrb	r3, [r7, #9]
 8009774:	021b      	lsls	r3, r3, #8
 8009776:	4313      	orrs	r3, r2
 8009778:	60fb      	str	r3, [r7, #12]
        p_instance->ntc_beta = beta;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	68fa      	ldr	r2, [r7, #12]
 800977e:	609a      	str	r2, [r3, #8]
    }

    p_config->beta = p_instance->ntc_beta;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	689a      	ldr	r2, [r3, #8]
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	605a      	str	r2, [r3, #4]

    return ntc_get(p_instance, &p_config->type);
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	4619      	mov	r1, r3
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f7ff fd01 	bl	8009194 <ntc_get>
 8009792:	4603      	mov	r3, r0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3718      	adds	r7, #24
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	2bad0000 	.word	0x2bad0000

080097a0 <npmx_adc_meas_get>:
}

npmx_error_t npmx_adc_meas_get(npmx_adc_t const * p_instance,
                               npmx_adc_meas_t    meas,
                               int32_t *          p_value)
{
 80097a0:	b590      	push	{r4, r7, lr}
 80097a2:	b089      	sub	sp, #36	@ 0x24
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	60f8      	str	r0, [r7, #12]
 80097a8:	60b9      	str	r1, [r7, #8]
 80097aa:	607a      	str	r2, [r7, #4]
    NPMX_ASSERT(meas < NPMX_ADC_MEAS_COUNT);
    NPMX_ASSERT(p_value);

    uint8_t msb_reg_data;
    uint8_t lsb_reg_data;
    uint16_t msb_reg_address = msb_register_address_get(meas);
 80097ac:	68b8      	ldr	r0, [r7, #8]
 80097ae:	f7ff fc6f 	bl	8009090 <msb_register_address_get>
 80097b2:	4603      	mov	r3, r0
 80097b4:	83fb      	strh	r3, [r7, #30]
    uint16_t lsb_reg_address = lsb_register_address_get(meas);
 80097b6:	68b8      	ldr	r0, [r7, #8]
 80097b8:	f7ff fc8a 	bl	80090d0 <lsb_register_address_get>
 80097bc:	4603      	mov	r3, r0
 80097be:	83bb      	strh	r3, [r7, #28]

    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	6858      	ldr	r0, [r3, #4]
 80097c6:	8bf9      	ldrh	r1, [r7, #30]
 80097c8:	f107 0215 	add.w	r2, r7, #21
 80097cc:	2301      	movs	r3, #1
 80097ce:	f7ff fc2f 	bl	8009030 <npmx_backend_register_read>
 80097d2:	61b8      	str	r0, [r7, #24]
                                                       msb_reg_address,
                                                       &msb_reg_data,
                                                       1U);
    if (err_code != NPMX_SUCCESS)
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	4a1c      	ldr	r2, [pc, #112]	@ (8009848 <npmx_adc_meas_get+0xa8>)
 80097d8:	4293      	cmp	r3, r2
 80097da:	d001      	beq.n	80097e0 <npmx_adc_meas_get+0x40>
    {
        return err_code;
 80097dc:	69bb      	ldr	r3, [r7, #24]
 80097de:	e02f      	b.n	8009840 <npmx_adc_meas_get+0xa0>
    }

    err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	6858      	ldr	r0, [r3, #4]
 80097e6:	8bb9      	ldrh	r1, [r7, #28]
 80097e8:	f107 0214 	add.w	r2, r7, #20
 80097ec:	2301      	movs	r3, #1
 80097ee:	f7ff fc1f 	bl	8009030 <npmx_backend_register_read>
 80097f2:	61b8      	str	r0, [r7, #24]
                                          lsb_reg_address,
                                          &lsb_reg_data,
                                          1U);
    if (err_code != NPMX_SUCCESS)
 80097f4:	69bb      	ldr	r3, [r7, #24]
 80097f6:	4a14      	ldr	r2, [pc, #80]	@ (8009848 <npmx_adc_meas_get+0xa8>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d001      	beq.n	8009800 <npmx_adc_meas_get+0x60>
    {
        return err_code;
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	e01f      	b.n	8009840 <npmx_adc_meas_get+0xa0>
    }

    /* Get LSB data. */
    uint16_t code = (lsb_reg_data & (uint8_t)lsb_mask_get(meas)) >> lsb_position_get(meas);
 8009800:	68b8      	ldr	r0, [r7, #8]
 8009802:	f7ff fc85 	bl	8009110 <lsb_mask_get>
 8009806:	4603      	mov	r3, r0
 8009808:	b2da      	uxtb	r2, r3
 800980a:	7d3b      	ldrb	r3, [r7, #20]
 800980c:	4013      	ands	r3, r2
 800980e:	b2db      	uxtb	r3, r3
 8009810:	461c      	mov	r4, r3
 8009812:	68b8      	ldr	r0, [r7, #8]
 8009814:	f7ff fc8c 	bl	8009130 <lsb_position_get>
 8009818:	4603      	mov	r3, r0
 800981a:	fa44 f303 	asr.w	r3, r4, r3
 800981e:	82fb      	strh	r3, [r7, #22]

    /* Get MSB data. */
    code |= ((uint16_t)msb_reg_data << NPM_ADC_RESULT_MSB_SHIFT);
 8009820:	7d7b      	ldrb	r3, [r7, #21]
 8009822:	b21b      	sxth	r3, r3
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	b21a      	sxth	r2, r3
 8009828:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800982c:	4313      	orrs	r3, r2
 800982e:	b21b      	sxth	r3, r3
 8009830:	82fb      	strh	r3, [r7, #22]

    /* Transform code to value */
    return code_to_value(p_instance, meas, code, p_value);
 8009832:	8afa      	ldrh	r2, [r7, #22]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	68b9      	ldr	r1, [r7, #8]
 8009838:	68f8      	ldr	r0, [r7, #12]
 800983a:	f7ff fe3d 	bl	80094b8 <code_to_value>
 800983e:	4603      	mov	r3, r0
}
 8009840:	4618      	mov	r0, r3
 8009842:	3724      	adds	r7, #36	@ 0x24
 8009844:	46bd      	mov	sp, r7
 8009846:	bd90      	pop	{r4, r7, pc}
 8009848:	2bad0000 	.word	0x2bad0000

0800984c <npmx_adc_meas_all_get>:

npmx_error_t npmx_adc_meas_all_get(npmx_adc_t const *    p_instance,
                                   npmx_adc_meas_all_t * p_values)
{
 800984c:	b590      	push	{r4, r7, lr}
 800984e:	b089      	sub	sp, #36	@ 0x24
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_values);

    uint8_t data[NPM_ADC_MEAS_REGISTERS_COUNT];

    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	6858      	ldr	r0, [r3, #4]
 800985c:	f107 0208 	add.w	r2, r7, #8
 8009860:	230a      	movs	r3, #10
 8009862:	f240 5111 	movw	r1, #1297	@ 0x511
 8009866:	f7ff fbe3 	bl	8009030 <npmx_backend_register_read>
 800986a:	61b8      	str	r0, [r7, #24]
                                                       NPMX_REG_TO_ADDR(NPM_ADC->ADCVBATRESULTMSB),
                                                       data,
                                                       NPM_ADC_MEAS_REGISTERS_COUNT);
    if (err_code != NPMX_SUCCESS)
 800986c:	69bb      	ldr	r3, [r7, #24]
 800986e:	4a2b      	ldr	r2, [pc, #172]	@ (800991c <npmx_adc_meas_all_get+0xd0>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d001      	beq.n	8009878 <npmx_adc_meas_all_get+0x2c>
    {
        return err_code;
 8009874:	69bb      	ldr	r3, [r7, #24]
 8009876:	e04c      	b.n	8009912 <npmx_adc_meas_all_get+0xc6>
    }

    for (uint8_t i = NPMX_ADC_MEAS_VBAT; i < NPMX_ADC_MEAS_COUNT; i++)
 8009878:	2300      	movs	r3, #0
 800987a:	77fb      	strb	r3, [r7, #31]
 800987c:	e045      	b.n	800990a <npmx_adc_meas_all_get+0xbe>
    {
        uint8_t  lsb_reg_offset = lsb_register_offset_get(i);
 800987e:	7ffb      	ldrb	r3, [r7, #31]
 8009880:	4618      	mov	r0, r3
 8009882:	f7ff fc35 	bl	80090f0 <lsb_register_offset_get>
 8009886:	4603      	mov	r3, r0
 8009888:	75fb      	strb	r3, [r7, #23]
        uint8_t  msb_reg_offset = msb_register_offset_get(i);
 800988a:	7ffb      	ldrb	r3, [r7, #31]
 800988c:	4618      	mov	r0, r3
 800988e:	f7ff fc0f 	bl	80090b0 <msb_register_offset_get>
 8009892:	4603      	mov	r3, r0
 8009894:	75bb      	strb	r3, [r7, #22]
        uint16_t code           = (data[lsb_reg_offset] & (uint8_t)lsb_mask_get(i))
 8009896:	7dfb      	ldrb	r3, [r7, #23]
 8009898:	3320      	adds	r3, #32
 800989a:	443b      	add	r3, r7
 800989c:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 80098a0:	7ffb      	ldrb	r3, [r7, #31]
 80098a2:	4618      	mov	r0, r3
 80098a4:	f7ff fc34 	bl	8009110 <lsb_mask_get>
 80098a8:	4603      	mov	r3, r0
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	4023      	ands	r3, r4
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	461c      	mov	r4, r3
                                  >> lsb_position_get(i);
 80098b2:	7ffb      	ldrb	r3, [r7, #31]
 80098b4:	4618      	mov	r0, r3
 80098b6:	f7ff fc3b 	bl	8009130 <lsb_position_get>
 80098ba:	4603      	mov	r3, r0
 80098bc:	fa44 f303 	asr.w	r3, r4, r3
        uint16_t code           = (data[lsb_reg_offset] & (uint8_t)lsb_mask_get(i))
 80098c0:	82bb      	strh	r3, [r7, #20]
        code |= ((uint16_t)data[msb_reg_offset] << NPM_ADC_RESULT_MSB_SHIFT);
 80098c2:	7dbb      	ldrb	r3, [r7, #22]
 80098c4:	3320      	adds	r3, #32
 80098c6:	443b      	add	r3, r7
 80098c8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80098cc:	b21b      	sxth	r3, r3
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	b21a      	sxth	r2, r3
 80098d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80098d6:	4313      	orrs	r3, r2
 80098d8:	b21b      	sxth	r3, r3
 80098da:	82bb      	strh	r3, [r7, #20]

        err_code = code_to_value(p_instance, (npmx_adc_meas_t)i, code, &p_values->values[i]);
 80098dc:	7ff9      	ldrb	r1, [r7, #31]
 80098de:	7ffb      	ldrb	r3, [r7, #31]
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	683a      	ldr	r2, [r7, #0]
 80098e4:	4413      	add	r3, r2
 80098e6:	8aba      	ldrh	r2, [r7, #20]
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f7ff fde5 	bl	80094b8 <code_to_value>
 80098ee:	61b8      	str	r0, [r7, #24]
        if ((err_code != NPMX_SUCCESS) && (err_code != NPMX_ERROR_INVALID_PARAM))
 80098f0:	69bb      	ldr	r3, [r7, #24]
 80098f2:	4a0a      	ldr	r2, [pc, #40]	@ (800991c <npmx_adc_meas_all_get+0xd0>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d005      	beq.n	8009904 <npmx_adc_meas_all_get+0xb8>
 80098f8:	69bb      	ldr	r3, [r7, #24]
 80098fa:	4a09      	ldr	r2, [pc, #36]	@ (8009920 <npmx_adc_meas_all_get+0xd4>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d001      	beq.n	8009904 <npmx_adc_meas_all_get+0xb8>
        {
            return err_code;
 8009900:	69bb      	ldr	r3, [r7, #24]
 8009902:	e006      	b.n	8009912 <npmx_adc_meas_all_get+0xc6>
    for (uint8_t i = NPMX_ADC_MEAS_VBAT; i < NPMX_ADC_MEAS_COUNT; i++)
 8009904:	7ffb      	ldrb	r3, [r7, #31]
 8009906:	3301      	adds	r3, #1
 8009908:	77fb      	strb	r3, [r7, #31]
 800990a:	7ffb      	ldrb	r3, [r7, #31]
 800990c:	2b07      	cmp	r3, #7
 800990e:	d9b6      	bls.n	800987e <npmx_adc_meas_all_get+0x32>
        }
    }

    return NPMX_SUCCESS;
 8009910:	4b02      	ldr	r3, [pc, #8]	@ (800991c <npmx_adc_meas_all_get+0xd0>)
}
 8009912:	4618      	mov	r0, r3
 8009914:	3724      	adds	r7, #36	@ 0x24
 8009916:	46bd      	mov	sp, r7
 8009918:	bd90      	pop	{r4, r7, pc}
 800991a:	bf00      	nop
 800991c:	2bad0000 	.word	0x2bad0000
 8009920:	2bad0001 	.word	0x2bad0001

08009924 <npmx_adc_ibat_meas_enable_set>:

    return adc_ibat_meas_status_get(p_instance, p_ibat_meas_status);
}

npmx_error_t npmx_adc_ibat_meas_enable_set(npmx_adc_t const * p_instance, bool enable)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b084      	sub	sp, #16
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
 800992c:	460b      	mov	r3, r1
 800992e:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_instance);

    uint8_t data = ((enable ? ADC_ADCIBATMEASEN_IBATMEASENABLE_ENABLE :
 8009930:	78fb      	ldrb	r3, [r7, #3]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d001      	beq.n	800993a <npmx_adc_ibat_meas_enable_set+0x16>
 8009936:	2301      	movs	r3, #1
 8009938:	e000      	b.n	800993c <npmx_adc_ibat_meas_enable_set+0x18>
 800993a:	2300      	movs	r3, #0
 800993c:	73fb      	strb	r3, [r7, #15]
                              ADC_ADCIBATMEASEN_IBATMEASENABLE_DISABLE)
                    << ADC_ADCIBATMEASEN_IBATMEASENABLE_Pos) &
                   ADC_ADCIBATMEASEN_IBATMEASENABLE_Msk;

    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	6858      	ldr	r0, [r3, #4]
 8009944:	f107 020f 	add.w	r2, r7, #15
 8009948:	2301      	movs	r3, #1
 800994a:	f240 5124 	movw	r1, #1316	@ 0x524
 800994e:	f7ff fb5b 	bl	8009008 <npmx_backend_register_write>
 8009952:	4603      	mov	r3, r0
                                       NPMX_REG_TO_ADDR(NPM_ADC->ADCIBATMEASEN),
                                       &data,
                                       1);
}
 8009954:	4618      	mov	r0, r3
 8009956:	3710      	adds	r7, #16
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}

0800995c <task_trigger>:
 *
 * @retval NPMX_SUCCESS  Operation performed successfully.
 * @retval NPMX_ERROR_IO Error using IO bus line.
 */
static npmx_error_t task_trigger(npmx_buck_t const * p_instance, npmx_buck_task_t task)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b084      	sub	sp, #16
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
 8009964:	460b      	mov	r3, r1
 8009966:	70fb      	strb	r3, [r7, #3]
    uint8_t data = NPMX_TASK_TRIGGER;
 8009968:	2301      	movs	r3, #1
 800996a:	737b      	strb	r3, [r7, #13]
            [0] = NPMX_REG_TO_ADDR(NPM_BUCK->BUCK1PWMCLR),
            [1] = NPMX_REG_TO_ADDR(NPM_BUCK->BUCK2PWMCLR),
        },
    };

    uint16_t address = task_addr[task][p_instance->hw_index];
 800996c:	78fb      	ldrb	r3, [r7, #3]
 800996e:	687a      	ldr	r2, [r7, #4]
 8009970:	7912      	ldrb	r2, [r2, #4]
 8009972:	4611      	mov	r1, r2
 8009974:	4a09      	ldr	r2, [pc, #36]	@ (800999c <task_trigger+0x40>)
 8009976:	005b      	lsls	r3, r3, #1
 8009978:	440b      	add	r3, r1
 800997a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800997e:	81fb      	strh	r3, [r7, #14]

    return npmx_backend_register_write(p_instance->p_backend, address, &data, 1);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6818      	ldr	r0, [r3, #0]
 8009984:	89f9      	ldrh	r1, [r7, #14]
 8009986:	f107 020d 	add.w	r2, r7, #13
 800998a:	2301      	movs	r3, #1
 800998c:	f7ff fb3c 	bl	8009008 <npmx_backend_register_write>
 8009990:	4603      	mov	r3, r0
}
 8009992:	4618      	mov	r0, r3
 8009994:	3710      	adds	r7, #16
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
 800999a:	bf00      	nop
 800999c:	0800f918 	.word	0x0800f918

080099a0 <pwm_enable_set>:
 *
 * @retval NPMX_SUCCESS             Operation performed successfully.
 * @retval NPMX_ERROR_IO            Error using IO bus line.
 */
static npmx_error_t pwm_enable_set(npmx_buck_t const * p_instance, bool enable)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b082      	sub	sp, #8
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
 80099a8:	460b      	mov	r3, r1
 80099aa:	70fb      	strb	r3, [r7, #3]
    return task_trigger(p_instance, enable ? NPMX_BUCK_TASK_ENABLE_PWM :
 80099ac:	78fb      	ldrb	r3, [r7, #3]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d001      	beq.n	80099b6 <pwm_enable_set+0x16>
 80099b2:	2302      	movs	r3, #2
 80099b4:	e000      	b.n	80099b8 <pwm_enable_set+0x18>
 80099b6:	2303      	movs	r3, #3
 80099b8:	4619      	mov	r1, r3
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f7ff ffce 	bl	800995c <task_trigger>
 80099c0:	4603      	mov	r3, r0
                                             NPMX_BUCK_TASK_DISABLE_PWM);
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	3708      	adds	r7, #8
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}
	...

080099cc <pfm_enable_set>:
 *
 * @retval NPMX_SUCCESS             Operation performed successfully.
 * @retval NPMX_ERROR_IO            Error using IO bus line.
 */
static npmx_error_t pfm_enable_set(npmx_buck_t const * p_instance, bool enable)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b086      	sub	sp, #24
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
 80099d4:	460b      	mov	r3, r1
 80099d6:	70fb      	strb	r3, [r7, #3]
    uint8_t mode_mask = p_instance->hw_index == 0 ? BUCK_BUCKCTRL0_BUCK1AUTOCTRLSEL_Msk :
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	791b      	ldrb	r3, [r3, #4]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d101      	bne.n	80099e4 <pfm_enable_set+0x18>
 80099e0:	2301      	movs	r3, #1
 80099e2:	e000      	b.n	80099e6 <pfm_enable_set+0x1a>
 80099e4:	2302      	movs	r3, #2
 80099e6:	75fb      	strb	r3, [r7, #23]
                                                    BUCK_BUCKCTRL0_BUCK2AUTOCTRLSEL_Msk;
    uint8_t mode_pos  = p_instance->hw_index == 0 ? BUCK_BUCKCTRL0_BUCK1AUTOCTRLSEL_Pos :
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	791b      	ldrb	r3, [r3, #4]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	bf14      	ite	ne
 80099f0:	2301      	movne	r3, #1
 80099f2:	2300      	moveq	r3, #0
 80099f4:	b2db      	uxtb	r3, r3
 80099f6:	75bb      	strb	r3, [r7, #22]
                                                    BUCK_BUCKCTRL0_BUCK2AUTOCTRLSEL_Pos;
    uint8_t control;

    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_backend,
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6818      	ldr	r0, [r3, #0]
 80099fc:	f107 020f 	add.w	r2, r7, #15
 8009a00:	2301      	movs	r3, #1
 8009a02:	f240 4115 	movw	r1, #1045	@ 0x415
 8009a06:	f7ff fb13 	bl	8009030 <npmx_backend_register_read>
 8009a0a:	6138      	str	r0, [r7, #16]
                                                       NPMX_REG_TO_ADDR(NPM_BUCK->BUCKCTRL0),
                                                       &control,
                                                       1);

    if (err_code != NPMX_SUCCESS)
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	4a1a      	ldr	r2, [pc, #104]	@ (8009a78 <pfm_enable_set+0xac>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d001      	beq.n	8009a18 <pfm_enable_set+0x4c>
    {
        return err_code;
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	e02b      	b.n	8009a70 <pfm_enable_set+0xa4>
    }

    control &= ~mode_mask;
 8009a18:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a1c:	43db      	mvns	r3, r3
 8009a1e:	b25a      	sxtb	r2, r3
 8009a20:	7bfb      	ldrb	r3, [r7, #15]
 8009a22:	b25b      	sxtb	r3, r3
 8009a24:	4013      	ands	r3, r2
 8009a26:	b25b      	sxtb	r3, r3
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	73fb      	strb	r3, [r7, #15]
    control |= ((enable ? BUCK_BUCKCTRL0_BUCK1AUTOCTRLSEL_PFM :
 8009a2c:	78fb      	ldrb	r3, [r7, #3]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d001      	beq.n	8009a36 <pfm_enable_set+0x6a>
 8009a32:	2201      	movs	r2, #1
 8009a34:	e000      	b.n	8009a38 <pfm_enable_set+0x6c>
 8009a36:	2200      	movs	r2, #0
                          BUCK_BUCKCTRL0_BUCK1AUTOCTRLSEL_AUTO)
                << mode_pos) & mode_mask;
 8009a38:	7dbb      	ldrb	r3, [r7, #22]
 8009a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a3e:	b2da      	uxtb	r2, r3
 8009a40:	7dfb      	ldrb	r3, [r7, #23]
 8009a42:	4013      	ands	r3, r2
 8009a44:	b2da      	uxtb	r2, r3
    control |= ((enable ? BUCK_BUCKCTRL0_BUCK1AUTOCTRLSEL_PFM :
 8009a46:	7bfb      	ldrb	r3, [r7, #15]
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	73fb      	strb	r3, [r7, #15]

    err_code = npmx_backend_register_write(p_instance->p_backend,
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6818      	ldr	r0, [r3, #0]
 8009a52:	f107 020f 	add.w	r2, r7, #15
 8009a56:	2301      	movs	r3, #1
 8009a58:	f240 4115 	movw	r1, #1045	@ 0x415
 8009a5c:	f7ff fad4 	bl	8009008 <npmx_backend_register_write>
 8009a60:	6138      	str	r0, [r7, #16]
                                           NPMX_REG_TO_ADDR(NPM_BUCK->BUCKCTRL0),
                                           &control,
                                           1);

    if (err_code != NPMX_SUCCESS)
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	4a04      	ldr	r2, [pc, #16]	@ (8009a78 <pfm_enable_set+0xac>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d001      	beq.n	8009a6e <pfm_enable_set+0xa2>
    {
        return err_code;
 8009a6a:	693b      	ldr	r3, [r7, #16]
 8009a6c:	e000      	b.n	8009a70 <pfm_enable_set+0xa4>
    }

    return NPMX_SUCCESS;
 8009a6e:	4b02      	ldr	r3, [pc, #8]	@ (8009a78 <pfm_enable_set+0xac>)
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3718      	adds	r7, #24
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}
 8009a78:	2bad0000 	.word	0x2bad0000

08009a7c <npmx_buck_get>:

    return NPMX_SUCCESS;
}

npmx_buck_t * npmx_buck_get(npmx_instance_t * p_pmic, uint8_t idx)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b083      	sub	sp, #12
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	460b      	mov	r3, r1
 8009a86:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_pmic);
    NPMX_ASSERT(idx < NPM_BUCK_COUNT);

    return &p_pmic->buck[idx];
 8009a88:	78fb      	ldrb	r3, [r7, #3]
 8009a8a:	3302      	adds	r3, #2
 8009a8c:	00db      	lsls	r3, r3, #3
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	4413      	add	r3, r2
 8009a92:	3304      	adds	r3, #4
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	370c      	adds	r7, #12
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <npmx_buck_converter_mode_set>:

    return task_trigger(p_instance, task);
}

npmx_error_t npmx_buck_converter_mode_set(npmx_buck_t const * p_instance, npmx_buck_mode_t mode)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(mode < NPMX_BUCK_MODE_COUNT);

    /* Setting the mode of the buck converter to force PWM mode or AUTO. */
    npmx_error_t err_code = pwm_enable_set(p_instance, (mode == NPMX_BUCK_MODE_PWM));
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	2b02      	cmp	r3, #2
 8009aae:	bf0c      	ite	eq
 8009ab0:	2301      	moveq	r3, #1
 8009ab2:	2300      	movne	r3, #0
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f7ff ff71 	bl	80099a0 <pwm_enable_set>
 8009abe:	60f8      	str	r0, [r7, #12]

    if (err_code != NPMX_SUCCESS)
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8009aec <npmx_buck_converter_mode_set+0x4c>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d001      	beq.n	8009acc <npmx_buck_converter_mode_set+0x2c>
    {
        return err_code;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	e00a      	b.n	8009ae2 <npmx_buck_converter_mode_set+0x42>
    }

    /* Setting the mode of the buck converter to force PFM mode or AUTO. */
    return pfm_enable_set(p_instance, (mode == NPMX_BUCK_MODE_PFM));
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	2b01      	cmp	r3, #1
 8009ad0:	bf0c      	ite	eq
 8009ad2:	2301      	moveq	r3, #1
 8009ad4:	2300      	movne	r3, #0
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	4619      	mov	r1, r3
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f7ff ff76 	bl	80099cc <pfm_enable_set>
 8009ae0:	4603      	mov	r3, r0
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3710      	adds	r7, #16
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	2bad0000 	.word	0x2bad0000

08009af0 <npmx_buck_normal_voltage_set>:
    return NPMX_SUCCESS;
}

npmx_error_t npmx_buck_normal_voltage_set(npmx_buck_t const * p_instance,
                                          npmx_buck_voltage_t voltage)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b084      	sub	sp, #16
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(voltage <= NPMX_BUCK_VOLTAGE_MAX);

    uint8_t data = ((uint8_t)voltage << BUCK_BUCK1NORMVOUT_BUCK1NORMVOUT_Pos) &
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	b2db      	uxtb	r3, r3
 8009afe:	f003 031f 	and.w	r3, r3, #31
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	73fb      	strb	r3, [r7, #15]
                   BUCK_BUCK1NORMVOUT_BUCK1NORMVOUT_Msk;

    return npmx_backend_register_write(p_instance->p_backend,
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6818      	ldr	r0, [r3, #0]
                                       m_norm_vol_addr[p_instance->hw_index],
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	791b      	ldrb	r3, [r3, #4]
 8009b0e:	461a      	mov	r2, r3
 8009b10:	4b06      	ldr	r3, [pc, #24]	@ (8009b2c <npmx_buck_normal_voltage_set+0x3c>)
 8009b12:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    return npmx_backend_register_write(p_instance->p_backend,
 8009b16:	4619      	mov	r1, r3
 8009b18:	f107 020f 	add.w	r2, r7, #15
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	f7ff fa73 	bl	8009008 <npmx_backend_register_write>
 8009b22:	4603      	mov	r3, r0
                                       &data,
                                       1);
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3710      	adds	r7, #16
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	0800f914 	.word	0x0800f914

08009b30 <task_trigger>:
 *
 * @retval NPMX_SUCCESS  Operation performed successfully.
 * @retval NPMX_ERROR_IO Error using IO bus line.
 */
static npmx_error_t task_trigger(npmx_charger_t const * p_instance, npmx_charger_task_t task)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b084      	sub	sp, #16
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
 8009b38:	460b      	mov	r3, r1
 8009b3a:	70fb      	strb	r3, [r7, #3]
    uint8_t data = NPMX_TASK_TRIGGER;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	73fb      	strb	r3, [r7, #15]
        [NPMX_CHARGER_TASK_RELEASE]      = NPMX_REG_TO_ADDR(NPM_BCHARGER->TASKRELEASEERR),
        [NPMX_CHARGER_TASK_CLEAR_ERROR]  = NPMX_REG_TO_ADDR(NPM_BCHARGER->TASKCLEARCHGERR),
        [NPMX_CHARGER_TASK_CLEAR_TIMERS] = NPMX_REG_TO_ADDR(NPM_BCHARGER->TASKCLEARSAFETYTIMER),
    };

    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	6858      	ldr	r0, [r3, #4]
                                       task_addr[task],
 8009b46:	78fb      	ldrb	r3, [r7, #3]
 8009b48:	4a06      	ldr	r2, [pc, #24]	@ (8009b64 <task_trigger+0x34>)
 8009b4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 8009b4e:	4619      	mov	r1, r3
 8009b50:	f107 020f 	add.w	r2, r7, #15
 8009b54:	2301      	movs	r3, #1
 8009b56:	f7ff fa57 	bl	8009008 <npmx_backend_register_write>
 8009b5a:	4603      	mov	r3, r0
                                       &data,
                                       1);
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3710      	adds	r7, #16
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	0800f928 	.word	0x0800f928

08009b68 <npmx_charger_get>:

    return NPMX_SUCCESS;
}

npmx_charger_t * npmx_charger_get(npmx_instance_t * p_pmic, uint8_t idx)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
 8009b70:	460b      	mov	r3, r1
 8009b72:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_pmic);
    NPMX_ASSERT(idx < NPM_BCHARGER_COUNT);

    return &p_pmic->charger[idx];
 8009b74:	78fa      	ldrb	r2, [r7, #3]
 8009b76:	4613      	mov	r3, r2
 8009b78:	005b      	lsls	r3, r3, #1
 8009b7a:	4413      	add	r3, r2
 8009b7c:	009b      	lsls	r3, r3, #2
 8009b7e:	3388      	adds	r3, #136	@ 0x88
 8009b80:	687a      	ldr	r2, [r7, #4]
 8009b82:	4413      	add	r3, r2
 8009b84:	3304      	adds	r3, #4
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	370c      	adds	r7, #12
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b90:	4770      	bx	lr

08009b92 <npmx_charger_voltage_convert>:

npmx_charger_voltage_t npmx_charger_voltage_convert(uint32_t millivolts)
{
 8009b92:	b480      	push	{r7}
 8009b94:	b083      	sub	sp, #12
 8009b96:	af00      	add	r7, sp, #0
 8009b98:	6078      	str	r0, [r7, #4]
    switch (millivolts)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f241 1262 	movw	r2, #4450	@ 0x1162
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	f000 8097 	beq.w	8009cd4 <npmx_charger_voltage_convert+0x142>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f241 1262 	movw	r2, #4450	@ 0x1162
 8009bac:	4293      	cmp	r3, r2
 8009bae:	f200 8093 	bhi.w	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f241 1230 	movw	r2, #4400	@ 0x1130
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	f000 8089 	beq.w	8009cd0 <npmx_charger_voltage_convert+0x13e>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f241 1230 	movw	r2, #4400	@ 0x1130
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	f200 8087 	bhi.w	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d07b      	beq.n	8009ccc <npmx_charger_voltage_convert+0x13a>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d87c      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f241 02cc 	movw	r2, #4300	@ 0x10cc
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d06f      	beq.n	8009cc8 <npmx_charger_voltage_convert+0x136>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f241 02cc 	movw	r2, #4300	@ 0x10cc
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d872      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f241 029a 	movw	r2, #4250	@ 0x109a
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d063      	beq.n	8009cc4 <npmx_charger_voltage_convert+0x132>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f241 029a 	movw	r2, #4250	@ 0x109a
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d868      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f241 0268 	movw	r2, #4200	@ 0x1068
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d057      	beq.n	8009cc0 <npmx_charger_voltage_convert+0x12e>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f241 0268 	movw	r2, #4200	@ 0x1068
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d85e      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f241 0236 	movw	r2, #4150	@ 0x1036
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d04b      	beq.n	8009cbc <npmx_charger_voltage_convert+0x12a>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f241 0236 	movw	r2, #4150	@ 0x1036
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d854      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f241 0204 	movw	r2, #4100	@ 0x1004
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d03f      	beq.n	8009cb8 <npmx_charger_voltage_convert+0x126>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f241 0204 	movw	r2, #4100	@ 0x1004
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d84a      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f640 72d2 	movw	r2, #4050	@ 0xfd2
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d033      	beq.n	8009cb4 <npmx_charger_voltage_convert+0x122>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f640 72d2 	movw	r2, #4050	@ 0xfd2
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d840      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8009c5c:	d028      	beq.n	8009cb0 <npmx_charger_voltage_convert+0x11e>
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8009c64:	d838      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f640 6242 	movw	r2, #3650	@ 0xe42
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d01d      	beq.n	8009cac <npmx_charger_voltage_convert+0x11a>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	f640 6242 	movw	r2, #3650	@ 0xe42
 8009c76:	4293      	cmp	r3, r2
 8009c78:	d82e      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8009c80:	d012      	beq.n	8009ca8 <npmx_charger_voltage_convert+0x116>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8009c88:	d826      	bhi.n	8009cd8 <npmx_charger_voltage_convert+0x146>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d005      	beq.n	8009ca0 <npmx_charger_voltage_convert+0x10e>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f640 52de 	movw	r2, #3550	@ 0xdde
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d002      	beq.n	8009ca4 <npmx_charger_voltage_convert+0x112>
 8009c9e:	e01b      	b.n	8009cd8 <npmx_charger_voltage_convert+0x146>
    {
#if defined(NPM1300)
        case 3500:
            return NPMX_CHARGER_VOLTAGE_3V50;
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	e01b      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 3550:
            return NPMX_CHARGER_VOLTAGE_3V55;
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	e019      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
#endif /* defined(NPM1300) */
        case 3600:
            return NPMX_CHARGER_VOLTAGE_3V60;
 8009ca8:	2302      	movs	r3, #2
 8009caa:	e017      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 3650:
            return NPMX_CHARGER_VOLTAGE_3V65;
 8009cac:	2303      	movs	r3, #3
 8009cae:	e015      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4000:
            return NPMX_CHARGER_VOLTAGE_4V00;
 8009cb0:	2304      	movs	r3, #4
 8009cb2:	e013      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4050:
            return NPMX_CHARGER_VOLTAGE_4V05;
 8009cb4:	2305      	movs	r3, #5
 8009cb6:	e011      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4100:
            return NPMX_CHARGER_VOLTAGE_4V10;
 8009cb8:	2306      	movs	r3, #6
 8009cba:	e00f      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4150:
            return NPMX_CHARGER_VOLTAGE_4V15;
 8009cbc:	2307      	movs	r3, #7
 8009cbe:	e00d      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4200:
            return NPMX_CHARGER_VOLTAGE_4V20;
 8009cc0:	2308      	movs	r3, #8
 8009cc2:	e00b      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4250:
            return NPMX_CHARGER_VOLTAGE_4V25;
 8009cc4:	2309      	movs	r3, #9
 8009cc6:	e009      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4300:
            return NPMX_CHARGER_VOLTAGE_4V30;
 8009cc8:	230a      	movs	r3, #10
 8009cca:	e007      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4350:
            return NPMX_CHARGER_VOLTAGE_4V35;
 8009ccc:	230b      	movs	r3, #11
 8009cce:	e005      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4400:
            return NPMX_CHARGER_VOLTAGE_4V40;
 8009cd0:	230c      	movs	r3, #12
 8009cd2:	e003      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
        case 4450:
            return NPMX_CHARGER_VOLTAGE_4V45;
 8009cd4:	230d      	movs	r3, #13
 8009cd6:	e001      	b.n	8009cdc <npmx_charger_voltage_convert+0x14a>
            return NPMX_CHARGER_VOLTAGE_4V60;
        case 4650:
            return NPMX_CHARGER_VOLTAGE_4V65;
#endif /* defined(NPM1304) */
        default:
            return NPMX_CHARGER_VOLTAGE_INVALID;
 8009cd8:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	370c      	adds	r7, #12
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce6:	4770      	bx	lr

08009ce8 <npmx_charger_iterm_convert_to_pct>:
            return NPMX_CHARGER_ITERM_INVALID;
    }
}

bool npmx_charger_iterm_convert_to_pct(npmx_charger_iterm_t enum_value, uint32_t * p_val)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b083      	sub	sp, #12
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	6039      	str	r1, [r7, #0]
    switch (enum_value)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d003      	beq.n	8009d00 <npmx_charger_iterm_convert_to_pct+0x18>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2b01      	cmp	r3, #1
 8009cfc:	d004      	beq.n	8009d08 <npmx_charger_iterm_convert_to_pct+0x20>
 8009cfe:	e007      	b.n	8009d10 <npmx_charger_iterm_convert_to_pct+0x28>
        case NPMX_CHARGER_ITERM_5:
            *p_val = 5;
            break;
#endif /* defined(NPM1304) */
        case NPMX_CHARGER_ITERM_10:
            *p_val = 10;
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	220a      	movs	r2, #10
 8009d04:	601a      	str	r2, [r3, #0]
            break;
 8009d06:	e005      	b.n	8009d14 <npmx_charger_iterm_convert_to_pct+0x2c>
#if defined(NPM1300)
        case NPMX_CHARGER_ITERM_20:
            *p_val = 20;
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	2214      	movs	r2, #20
 8009d0c:	601a      	str	r2, [r3, #0]
            break;
 8009d0e:	e001      	b.n	8009d14 <npmx_charger_iterm_convert_to_pct+0x2c>
#endif /* defined(NPM1300) */
        default:
            return false;
 8009d10:	2300      	movs	r3, #0
 8009d12:	e000      	b.n	8009d16 <npmx_charger_iterm_convert_to_pct+0x2e>
    }
    return true;
 8009d14:	2301      	movs	r3, #1
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	370c      	adds	r7, #12
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr
	...

08009d24 <npmx_charger_module_enable_set>:

    return task_trigger(p_instance, task);
}

npmx_error_t npmx_charger_module_enable_set(npmx_charger_t const * p_instance, uint32_t module_mask)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);

    npmx_error_t err_code;

    uint8_t data_enable_register = (module_mask >> NPM_BCHARGER_ENABLE_LOGIC_POSITIVE_Pos) &
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	b2db      	uxtb	r3, r3
 8009d32:	f003 0303 	and.w	r3, r3, #3
 8009d36:	b2db      	uxtb	r3, r3
 8009d38:	72fb      	strb	r3, [r7, #11]
                                   NPM_BCHARGER_ENABLE_LOGIC_POSITIVE_Msk;

    uint8_t data_disable_register = (module_mask >> NPM_BCHARGER_ENABLE_LOGIC_NEGATIVE_Pos) &
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	089b      	lsrs	r3, r3, #2
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	f003 0303 	and.w	r3, r3, #3
 8009d44:	b2db      	uxtb	r3, r3
 8009d46:	72bb      	strb	r3, [r7, #10]
                                    NPM_BCHARGER_ENABLE_LOGIC_NEGATIVE_Msk;

    if (data_enable_register > 0)
 8009d48:	7afb      	ldrb	r3, [r7, #11]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d010      	beq.n	8009d70 <npmx_charger_module_enable_set+0x4c>
    {
        err_code = npmx_backend_register_write(p_instance->p_pmic->p_backend,
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	6858      	ldr	r0, [r3, #4]
 8009d54:	f107 020b 	add.w	r2, r7, #11
 8009d58:	2301      	movs	r3, #1
 8009d5a:	f44f 7141 	mov.w	r1, #772	@ 0x304
 8009d5e:	f7ff f953 	bl	8009008 <npmx_backend_register_write>
 8009d62:	60f8      	str	r0, [r7, #12]
                                               NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGENABLESET),
                                               &data_enable_register,
                                               1);
        if (err_code != NPMX_SUCCESS)
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	4a0f      	ldr	r2, [pc, #60]	@ (8009da4 <npmx_charger_module_enable_set+0x80>)
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d001      	beq.n	8009d70 <npmx_charger_module_enable_set+0x4c>
        {
            return err_code;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	e014      	b.n	8009d9a <npmx_charger_module_enable_set+0x76>
        }
    }

    if (data_disable_register > 0)
 8009d70:	7abb      	ldrb	r3, [r7, #10]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d010      	beq.n	8009d98 <npmx_charger_module_enable_set+0x74>
    {
        err_code = npmx_backend_register_write(p_instance->p_pmic->p_backend,
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	6858      	ldr	r0, [r3, #4]
 8009d7c:	f107 020a 	add.w	r2, r7, #10
 8009d80:	2301      	movs	r3, #1
 8009d82:	f240 3107 	movw	r1, #775	@ 0x307
 8009d86:	f7ff f93f 	bl	8009008 <npmx_backend_register_write>
 8009d8a:	60f8      	str	r0, [r7, #12]
                                               NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGDISABLECLR),
                                               &data_disable_register,
                                               1);
        if (err_code != NPMX_SUCCESS)
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	4a05      	ldr	r2, [pc, #20]	@ (8009da4 <npmx_charger_module_enable_set+0x80>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d001      	beq.n	8009d98 <npmx_charger_module_enable_set+0x74>
        {
            return err_code;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	e000      	b.n	8009d9a <npmx_charger_module_enable_set+0x76>
        }
    }

    return NPMX_SUCCESS;
 8009d98:	4b02      	ldr	r3, [pc, #8]	@ (8009da4 <npmx_charger_module_enable_set+0x80>)
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3710      	adds	r7, #16
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}
 8009da2:	bf00      	nop
 8009da4:	2bad0000 	.word	0x2bad0000

08009da8 <npmx_charger_module_disable_set>:

npmx_error_t npmx_charger_module_disable_set(npmx_charger_t const * p_instance,
                                             uint32_t               module_mask)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);

    npmx_error_t err_code;

    uint8_t data_disable_register = (module_mask >> NPM_BCHARGER_ENABLE_LOGIC_POSITIVE_Pos) &
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	b2db      	uxtb	r3, r3
 8009db6:	f003 0303 	and.w	r3, r3, #3
 8009dba:	b2db      	uxtb	r3, r3
 8009dbc:	72fb      	strb	r3, [r7, #11]
                                    NPM_BCHARGER_ENABLE_LOGIC_POSITIVE_Msk;

    uint8_t data_enable_register = (module_mask >> NPM_BCHARGER_ENABLE_LOGIC_NEGATIVE_Pos) &
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	089b      	lsrs	r3, r3, #2
 8009dc2:	b2db      	uxtb	r3, r3
 8009dc4:	f003 0303 	and.w	r3, r3, #3
 8009dc8:	b2db      	uxtb	r3, r3
 8009dca:	72bb      	strb	r3, [r7, #10]
                                   NPM_BCHARGER_ENABLE_LOGIC_NEGATIVE_Msk;

    if (data_disable_register > 0)
 8009dcc:	7afb      	ldrb	r3, [r7, #11]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d010      	beq.n	8009df4 <npmx_charger_module_disable_set+0x4c>
    {
        err_code = npmx_backend_register_write(p_instance->p_pmic->p_backend,
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	6858      	ldr	r0, [r3, #4]
 8009dd8:	f107 020b 	add.w	r2, r7, #11
 8009ddc:	2301      	movs	r3, #1
 8009dde:	f240 3105 	movw	r1, #773	@ 0x305
 8009de2:	f7ff f911 	bl	8009008 <npmx_backend_register_write>
 8009de6:	60f8      	str	r0, [r7, #12]
                                               NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGENABLECLR),
                                               &data_disable_register,
                                               1);
        if (err_code != NPMX_SUCCESS)
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	4a0f      	ldr	r2, [pc, #60]	@ (8009e28 <npmx_charger_module_disable_set+0x80>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d001      	beq.n	8009df4 <npmx_charger_module_disable_set+0x4c>
        {
            return err_code;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	e014      	b.n	8009e1e <npmx_charger_module_disable_set+0x76>
        }
    }

    if (data_enable_register > 0)
 8009df4:	7abb      	ldrb	r3, [r7, #10]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d010      	beq.n	8009e1c <npmx_charger_module_disable_set+0x74>
    {
        err_code = npmx_backend_register_write(p_instance->p_pmic->p_backend,
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	6858      	ldr	r0, [r3, #4]
 8009e00:	f107 020a 	add.w	r2, r7, #10
 8009e04:	2301      	movs	r3, #1
 8009e06:	f240 3106 	movw	r1, #774	@ 0x306
 8009e0a:	f7ff f8fd 	bl	8009008 <npmx_backend_register_write>
 8009e0e:	60f8      	str	r0, [r7, #12]
                                               NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGDISABLESET),
                                               &data_enable_register,
                                               1);
        if (err_code != NPMX_SUCCESS)
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	4a05      	ldr	r2, [pc, #20]	@ (8009e28 <npmx_charger_module_disable_set+0x80>)
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d001      	beq.n	8009e1c <npmx_charger_module_disable_set+0x74>
        {
            return err_code;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	e000      	b.n	8009e1e <npmx_charger_module_disable_set+0x76>
        }
    }

    return NPMX_SUCCESS;
 8009e1c:	4b02      	ldr	r3, [pc, #8]	@ (8009e28 <npmx_charger_module_disable_set+0x80>)
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	3710      	adds	r7, #16
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd80      	pop	{r7, pc}
 8009e26:	bf00      	nop
 8009e28:	2bad0000 	.word	0x2bad0000

08009e2c <npmx_charger_charging_current_set>:

    return NPMX_SUCCESS;
}

npmx_error_t npmx_charger_charging_current_set(npmx_charger_t * p_instance, uint32_t current)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b084      	sub	sp, #16
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);

    if ((current < NPM_BCHARGER_CHARGING_CURRENT_MIN_UA) ||
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8009e3c:	d303      	bcc.n	8009e46 <npmx_charger_charging_current_set+0x1a>
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	4a1a      	ldr	r2, [pc, #104]	@ (8009eac <npmx_charger_charging_current_set+0x80>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d901      	bls.n	8009e4a <npmx_charger_charging_current_set+0x1e>
        (current > NPM_BCHARGER_CHARGING_CURRENT_MAX_UA))
    {
        return NPMX_ERROR_INVALID_PARAM;
 8009e46:	4b1a      	ldr	r3, [pc, #104]	@ (8009eb0 <npmx_charger_charging_current_set+0x84>)
 8009e48:	e02c      	b.n	8009ea4 <npmx_charger_charging_current_set+0x78>
    }

    if (current % NPM_BCHARGER_CHARGING_CURRENT_STEP_UA)
 8009e4a:	683a      	ldr	r2, [r7, #0]
 8009e4c:	4b19      	ldr	r3, [pc, #100]	@ (8009eb4 <npmx_charger_charging_current_set+0x88>)
 8009e4e:	fba3 1302 	umull	r1, r3, r3, r2
 8009e52:	09db      	lsrs	r3, r3, #7
 8009e54:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8009e58:	fb01 f303 	mul.w	r3, r1, r3
 8009e5c:	1ad3      	subs	r3, r2, r3
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d001      	beq.n	8009e66 <npmx_charger_charging_current_set+0x3a>
    {
        return NPMX_ERROR_INVALID_PARAM;
 8009e62:	4b13      	ldr	r3, [pc, #76]	@ (8009eb0 <npmx_charger_charging_current_set+0x84>)
 8009e64:	e01e      	b.n	8009ea4 <npmx_charger_charging_current_set+0x78>
    }

    uint16_t code = current / NPM_BCHARGER_CHARGING_CURRENT_DIVIDER;
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	4a12      	ldr	r2, [pc, #72]	@ (8009eb4 <npmx_charger_charging_current_set+0x88>)
 8009e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e6e:	09db      	lsrs	r3, r3, #7
 8009e70:	81fb      	strh	r3, [r7, #14]

    uint8_t data[2] =
    {
        [0] = (uint8_t)(code >> NPM_BCHARGER_CHARGING_CODE_MSB_SHIFT),
 8009e72:	89fb      	ldrh	r3, [r7, #14]
 8009e74:	085b      	lsrs	r3, r3, #1
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	b2db      	uxtb	r3, r3
    uint8_t data[2] =
 8009e7a:	733b      	strb	r3, [r7, #12]
        [1] = (uint8_t)(code & 1U)
 8009e7c:	89fb      	ldrh	r3, [r7, #14]
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	f003 0301 	and.w	r3, r3, #1
 8009e84:	b2db      	uxtb	r3, r3
    uint8_t data[2] =
 8009e86:	737b      	strb	r3, [r7, #13]
    };

    p_instance->charging_current_ua = current;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	683a      	ldr	r2, [r7, #0]
 8009e8c:	605a      	str	r2, [r3, #4]

    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	6858      	ldr	r0, [r3, #4]
 8009e94:	f107 020c 	add.w	r2, r7, #12
 8009e98:	2302      	movs	r3, #2
 8009e9a:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8009e9e:	f7ff f8b3 	bl	8009008 <npmx_backend_register_write>
 8009ea2:	4603      	mov	r3, r0
                                       NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGISETMSB),
                                       data,
                                       2);
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3710      	adds	r7, #16
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}
 8009eac:	000c3500 	.word	0x000c3500
 8009eb0:	2bad0001 	.word	0x2bad0001
 8009eb4:	10624dd3 	.word	0x10624dd3

08009eb8 <npmx_charger_charging_current_get>:

npmx_error_t npmx_charger_charging_current_get(npmx_charger_t * p_instance, uint32_t * p_current)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_current);

    uint8_t      data[2];
    uint16_t     code;
    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	6858      	ldr	r0, [r3, #4]
 8009ec8:	f107 0208 	add.w	r2, r7, #8
 8009ecc:	2302      	movs	r3, #2
 8009ece:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8009ed2:	f7ff f8ad 	bl	8009030 <npmx_backend_register_read>
 8009ed6:	60f8      	str	r0, [r7, #12]
                                                       NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGISETMSB),
                                                       data,
                                                       2);

    if (err_code != NPMX_SUCCESS)
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	4a0e      	ldr	r2, [pc, #56]	@ (8009f14 <npmx_charger_charging_current_get+0x5c>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d001      	beq.n	8009ee4 <npmx_charger_charging_current_get+0x2c>
    {
        return err_code;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	e013      	b.n	8009f0c <npmx_charger_charging_current_get+0x54>
    }

    /* Get MSB code data. */
    code = (uint16_t)data[0] << NPM_BCHARGER_CHARGING_CODE_MSB_SHIFT;
 8009ee4:	7a3b      	ldrb	r3, [r7, #8]
 8009ee6:	005b      	lsls	r3, r3, #1
 8009ee8:	817b      	strh	r3, [r7, #10]

    /* Get LSB code data. */
    code += data[1];
 8009eea:	7a7b      	ldrb	r3, [r7, #9]
 8009eec:	461a      	mov	r2, r3
 8009eee:	897b      	ldrh	r3, [r7, #10]
 8009ef0:	4413      	add	r3, r2
 8009ef2:	817b      	strh	r3, [r7, #10]

    *p_current = (uint32_t)code * NPM_BCHARGER_CHARGING_CURRENT_DIVIDER;
 8009ef4:	897b      	ldrh	r3, [r7, #10]
 8009ef6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8009efa:	fb03 f202 	mul.w	r2, r3, r2
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	601a      	str	r2, [r3, #0]

    p_instance->charging_current_ua = *p_current;
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	681a      	ldr	r2, [r3, #0]
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	605a      	str	r2, [r3, #4]

    return NPMX_SUCCESS;
 8009f0a:	4b02      	ldr	r3, [pc, #8]	@ (8009f14 <npmx_charger_charging_current_get+0x5c>)
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3710      	adds	r7, #16
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	2bad0000 	.word	0x2bad0000

08009f18 <npmx_charger_discharging_current_set>:

npmx_error_t npmx_charger_discharging_current_set(npmx_charger_t * p_instance, uint16_t current)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b088      	sub	sp, #32
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	807b      	strh	r3, [r7, #2]
    NPMX_ASSERT(p_instance);

    const uint16_t allowed_currents[] = NPM_BCHARGER_DISCHARGING_CURRENTS_MA;
 8009f24:	4b23      	ldr	r3, [pc, #140]	@ (8009fb4 <npmx_charger_discharging_current_set+0x9c>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	613b      	str	r3, [r7, #16]
    const uint16_t allowed_codes[] = NPM_BCHARGER_DISCHARGING_CURRENTS_CODE;
 8009f2a:	4b23      	ldr	r3, [pc, #140]	@ (8009fb8 <npmx_charger_discharging_current_set+0xa0>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	60fb      	str	r3, [r7, #12]
    int idx;

    NPMX_STATIC_ASSERT(sizeof(allowed_currents) == sizeof(allowed_codes));

    idx = -1;
 8009f30:	f04f 33ff 	mov.w	r3, #4294967295
 8009f34:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < (sizeof(allowed_currents) / sizeof(allowed_currents[0])); ++i) {
 8009f36:	2300      	movs	r3, #0
 8009f38:	61bb      	str	r3, [r7, #24]
 8009f3a:	e00e      	b.n	8009f5a <npmx_charger_discharging_current_set+0x42>
        if (current == allowed_currents[i]) {
 8009f3c:	69bb      	ldr	r3, [r7, #24]
 8009f3e:	005b      	lsls	r3, r3, #1
 8009f40:	3320      	adds	r3, #32
 8009f42:	443b      	add	r3, r7
 8009f44:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8009f48:	887a      	ldrh	r2, [r7, #2]
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d102      	bne.n	8009f54 <npmx_charger_discharging_current_set+0x3c>
            idx = i;
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	61fb      	str	r3, [r7, #28]
            break;
 8009f52:	e005      	b.n	8009f60 <npmx_charger_discharging_current_set+0x48>
    for (int i = 0; i < (sizeof(allowed_currents) / sizeof(allowed_currents[0])); ++i) {
 8009f54:	69bb      	ldr	r3, [r7, #24]
 8009f56:	3301      	adds	r3, #1
 8009f58:	61bb      	str	r3, [r7, #24]
 8009f5a:	69bb      	ldr	r3, [r7, #24]
 8009f5c:	2b01      	cmp	r3, #1
 8009f5e:	d9ed      	bls.n	8009f3c <npmx_charger_discharging_current_set+0x24>
        }
    }

    if (idx == -1) {
 8009f60:	69fb      	ldr	r3, [r7, #28]
 8009f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f66:	d101      	bne.n	8009f6c <npmx_charger_discharging_current_set+0x54>
        return NPMX_ERROR_INVALID_PARAM;
 8009f68:	4b14      	ldr	r3, [pc, #80]	@ (8009fbc <npmx_charger_discharging_current_set+0xa4>)
 8009f6a:	e01f      	b.n	8009fac <npmx_charger_discharging_current_set+0x94>
    }

    uint16_t code = allowed_codes[idx];
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	005b      	lsls	r3, r3, #1
 8009f70:	3320      	adds	r3, #32
 8009f72:	443b      	add	r3, r7
 8009f74:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8009f78:	82fb      	strh	r3, [r7, #22]

    uint8_t data[2] =
    {
        [0] = (uint8_t)(code >> NPM_BCHARGER_DISCHARGING_CODE_MSB_SHIFT),
 8009f7a:	8afb      	ldrh	r3, [r7, #22]
 8009f7c:	085b      	lsrs	r3, r3, #1
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	b2db      	uxtb	r3, r3
    uint8_t data[2] =
 8009f82:	723b      	strb	r3, [r7, #8]
        [1] = (uint8_t)(code & 1UL)
 8009f84:	8afb      	ldrh	r3, [r7, #22]
 8009f86:	b2db      	uxtb	r3, r3
 8009f88:	f003 0301 	and.w	r3, r3, #1
 8009f8c:	b2db      	uxtb	r3, r3
    uint8_t data[2] =
 8009f8e:	727b      	strb	r3, [r7, #9]
    };

    p_instance->discharging_current_ma = current;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	887a      	ldrh	r2, [r7, #2]
 8009f94:	811a      	strh	r2, [r3, #8]

    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	6858      	ldr	r0, [r3, #4]
 8009f9c:	f107 0208 	add.w	r2, r7, #8
 8009fa0:	2302      	movs	r3, #2
 8009fa2:	f240 310a 	movw	r1, #778	@ 0x30a
 8009fa6:	f7ff f82f 	bl	8009008 <npmx_backend_register_write>
 8009faa:	4603      	mov	r3, r0
                                       NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGISETDISCHARGEMSB),
                                       data,
                                       2);
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3720      	adds	r7, #32
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}
 8009fb4:	0800e25c 	.word	0x0800e25c
 8009fb8:	0800e260 	.word	0x0800e260
 8009fbc:	2bad0001 	.word	0x2bad0001

08009fc0 <npmx_charger_discharging_current_get>:

npmx_error_t npmx_charger_discharging_current_get(npmx_charger_t * p_instance, uint16_t * p_current)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b088      	sub	sp, #32
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_current);

    const uint16_t allowed_currents[] = NPM_BCHARGER_DISCHARGING_CURRENTS_MA;
 8009fca:	4b22      	ldr	r3, [pc, #136]	@ (800a054 <npmx_charger_discharging_current_get+0x94>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	613b      	str	r3, [r7, #16]
    const uint16_t allowed_codes[] = NPM_BCHARGER_DISCHARGING_CURRENTS_CODE;
 8009fd0:	4b21      	ldr	r3, [pc, #132]	@ (800a058 <npmx_charger_discharging_current_get+0x98>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	60fb      	str	r3, [r7, #12]

    uint8_t      data[2];
    uint16_t     code;
    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	6858      	ldr	r0, [r3, #4]
 8009fdc:	f107 0208 	add.w	r2, r7, #8
 8009fe0:	2302      	movs	r3, #2
 8009fe2:	f240 310a 	movw	r1, #778	@ 0x30a
 8009fe6:	f7ff f823 	bl	8009030 <npmx_backend_register_read>
 8009fea:	61b8      	str	r0, [r7, #24]
                                                       NPMX_REG_TO_ADDR(NPM_BCHARGER->
                                                                        BCHGISETDISCHARGEMSB),
                                                       data,
                                                       2);

    if (err_code != NPMX_SUCCESS)
 8009fec:	69bb      	ldr	r3, [r7, #24]
 8009fee:	4a1b      	ldr	r2, [pc, #108]	@ (800a05c <npmx_charger_discharging_current_get+0x9c>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d001      	beq.n	8009ff8 <npmx_charger_discharging_current_get+0x38>
    {
        return err_code;
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	e028      	b.n	800a04a <npmx_charger_discharging_current_get+0x8a>
    }

    /* Get MSB current data. */
    code = (uint16_t)data[0] << NPM_BCHARGER_DISCHARGING_CODE_MSB_SHIFT;
 8009ff8:	7a3b      	ldrb	r3, [r7, #8]
 8009ffa:	005b      	lsls	r3, r3, #1
 8009ffc:	82fb      	strh	r3, [r7, #22]

    /* Get LSB current data. */
    code += data[1];
 8009ffe:	7a7b      	ldrb	r3, [r7, #9]
 800a000:	461a      	mov	r2, r3
 800a002:	8afb      	ldrh	r3, [r7, #22]
 800a004:	4413      	add	r3, r2
 800a006:	82fb      	strh	r3, [r7, #22]

    for (int i = 0; i < (sizeof(allowed_codes) / sizeof(allowed_codes[0])); ++i) {
 800a008:	2300      	movs	r3, #0
 800a00a:	61fb      	str	r3, [r7, #28]
 800a00c:	e019      	b.n	800a042 <npmx_charger_discharging_current_get+0x82>
        if (code == allowed_codes[i]) {
 800a00e:	69fb      	ldr	r3, [r7, #28]
 800a010:	005b      	lsls	r3, r3, #1
 800a012:	3320      	adds	r3, #32
 800a014:	443b      	add	r3, r7
 800a016:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800a01a:	8afa      	ldrh	r2, [r7, #22]
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d10d      	bne.n	800a03c <npmx_charger_discharging_current_get+0x7c>
            *p_current = allowed_currents[i];
 800a020:	69fb      	ldr	r3, [r7, #28]
 800a022:	005b      	lsls	r3, r3, #1
 800a024:	3320      	adds	r3, #32
 800a026:	443b      	add	r3, r7
 800a028:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	801a      	strh	r2, [r3, #0]
            p_instance->discharging_current_ma = *p_current;
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	881a      	ldrh	r2, [r3, #0]
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	811a      	strh	r2, [r3, #8]

            return NPMX_SUCCESS;
 800a038:	4b08      	ldr	r3, [pc, #32]	@ (800a05c <npmx_charger_discharging_current_get+0x9c>)
 800a03a:	e006      	b.n	800a04a <npmx_charger_discharging_current_get+0x8a>
    for (int i = 0; i < (sizeof(allowed_codes) / sizeof(allowed_codes[0])); ++i) {
 800a03c:	69fb      	ldr	r3, [r7, #28]
 800a03e:	3301      	adds	r3, #1
 800a040:	61fb      	str	r3, [r7, #28]
 800a042:	69fb      	ldr	r3, [r7, #28]
 800a044:	2b01      	cmp	r3, #1
 800a046:	d9e2      	bls.n	800a00e <npmx_charger_discharging_current_get+0x4e>
        }
    }

    return NPMX_ERROR_NOT_SUPPORTED;
 800a048:	4b05      	ldr	r3, [pc, #20]	@ (800a060 <npmx_charger_discharging_current_get+0xa0>)
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3720      	adds	r7, #32
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	0800e25c 	.word	0x0800e25c
 800a058:	0800e260 	.word	0x0800e260
 800a05c:	2bad0000 	.word	0x2bad0000
 800a060:	2bad0004 	.word	0x2bad0004

0800a064 <npmx_charger_termination_normal_voltage_set>:

npmx_error_t npmx_charger_termination_normal_voltage_set(npmx_charger_t const * p_instance,
                                                         npmx_charger_voltage_t voltage)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b084      	sub	sp, #16
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(voltage < NPMX_CHARGER_VOLTAGE_COUNT);

    uint8_t data = ((uint8_t)voltage << BCHARGER_BCHGVTERM_BCHGVTERMNORM_Pos) &
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	b2db      	uxtb	r3, r3
 800a072:	f003 030f 	and.w	r3, r3, #15
 800a076:	b2db      	uxtb	r3, r3
 800a078:	73fb      	strb	r3, [r7, #15]
                   BCHARGER_BCHGVTERM_BCHGVTERMNORM_Msk;

    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	6858      	ldr	r0, [r3, #4]
 800a080:	f107 020f 	add.w	r2, r7, #15
 800a084:	2301      	movs	r3, #1
 800a086:	f44f 7143 	mov.w	r1, #780	@ 0x30c
 800a08a:	f7fe ffbd 	bl	8009008 <npmx_backend_register_write>
 800a08e:	4603      	mov	r3, r0
                                       NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGVTERM),
                                       &data,
                                       1);
}
 800a090:	4618      	mov	r0, r3
 800a092:	3710      	adds	r7, #16
 800a094:	46bd      	mov	sp, r7
 800a096:	bd80      	pop	{r7, pc}

0800a098 <npmx_charger_termination_warm_voltage_set>:
    return NPMX_SUCCESS;
}

npmx_error_t npmx_charger_termination_warm_voltage_set(npmx_charger_t const * p_instance,
                                                       npmx_charger_voltage_t voltage)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b084      	sub	sp, #16
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(voltage < NPMX_CHARGER_VOLTAGE_COUNT);

    uint8_t data = ((uint8_t)voltage << BCHARGER_BCHGVTERMR_BCHGVTERMREDUCED_Pos) &
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	b2db      	uxtb	r3, r3
 800a0a6:	f003 030f 	and.w	r3, r3, #15
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	73fb      	strb	r3, [r7, #15]
                   BCHARGER_BCHGVTERMR_BCHGVTERMREDUCED_Msk;

    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	6858      	ldr	r0, [r3, #4]
 800a0b4:	f107 020f 	add.w	r2, r7, #15
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	f240 310d 	movw	r1, #781	@ 0x30d
 800a0be:	f7fe ffa3 	bl	8009008 <npmx_backend_register_write>
 800a0c2:	4603      	mov	r3, r0
                                       NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGVTERMR),
                                       &data,
                                       1);
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3710      	adds	r7, #16
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <npmx_charger_termination_current_get>:
                                       1);
}

npmx_error_t npmx_charger_termination_current_get(npmx_charger_t const * p_instance,
                                                  npmx_charger_iterm_t * p_iterm)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_iterm);

    uint8_t      data;
    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	6858      	ldr	r0, [r3, #4]
 800a0dc:	f107 020b 	add.w	r2, r7, #11
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	f240 310f 	movw	r1, #783	@ 0x30f
 800a0e6:	f7fe ffa3 	bl	8009030 <npmx_backend_register_read>
 800a0ea:	60f8      	str	r0, [r7, #12]
                                                       NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGITERMSEL),
                                                       &data,
                                                       1);

    if (err_code != NPMX_SUCCESS)
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	4a07      	ldr	r2, [pc, #28]	@ (800a10c <npmx_charger_termination_current_get+0x40>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d001      	beq.n	800a0f8 <npmx_charger_termination_current_get+0x2c>
    {
        return err_code;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	e005      	b.n	800a104 <npmx_charger_termination_current_get+0x38>
    }

    *p_iterm = (npmx_charger_iterm_t)((data & BCHARGER_BCHGITERMSEL_BCHGITERMSEL_Msk)
 800a0f8:	7afb      	ldrb	r3, [r7, #11]
                                      >> BCHARGER_BCHGITERMSEL_BCHGITERMSEL_Pos);
 800a0fa:	f003 0201 	and.w	r2, r3, #1
    *p_iterm = (npmx_charger_iterm_t)((data & BCHARGER_BCHGITERMSEL_BCHGITERMSEL_Msk)
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	601a      	str	r2, [r3, #0]

    return NPMX_SUCCESS;
 800a102:	4b02      	ldr	r3, [pc, #8]	@ (800a10c <npmx_charger_termination_current_get+0x40>)
}
 800a104:	4618      	mov	r0, r3
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}
 800a10c:	2bad0000 	.word	0x2bad0000

0800a110 <npmx_charger_status_get>:

    return NPMX_SUCCESS;
}

npmx_error_t npmx_charger_status_get(npmx_charger_t const * p_instance, uint8_t * p_status_mask)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b082      	sub	sp, #8
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_status_mask);

    return npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	6858      	ldr	r0, [r3, #4]
 800a120:	2301      	movs	r3, #1
 800a122:	683a      	ldr	r2, [r7, #0]
 800a124:	f44f 714d 	mov.w	r1, #820	@ 0x334
 800a128:	f7fe ff82 	bl	8009030 <npmx_backend_register_read>
 800a12c:	4603      	mov	r3, r0
                                      NPMX_REG_TO_ADDR(NPM_BCHARGER->BCHGCHARGESTATUS),
                                      p_status_mask,
                                      1);
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3708      	adds	r7, #8
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
	...

0800a138 <npmx_charger_errors_check>:

npmx_error_t npmx_charger_errors_check(npmx_charger_t const * p_instance)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b086      	sub	sp, #24
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
    NPMX_ASSERT(p_instance);

    npmx_instance_t * p_pmic = p_instance->p_pmic;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	613b      	str	r3, [r7, #16]
    uint8_t           errors[NPM_BCHARGER_ERR_COUNT];

    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	6858      	ldr	r0, [r3, #4]
 800a14c:	f107 0208 	add.w	r2, r7, #8
 800a150:	2302      	movs	r3, #2
 800a152:	f240 3136 	movw	r1, #822	@ 0x336
 800a156:	f7fe ff6b 	bl	8009030 <npmx_backend_register_read>
 800a15a:	60f8      	str	r0, [r7, #12]
                                                       NPMX_REG_TO_ADDR(
                                                           NPM_BCHARGER->BCHGERRREASON),
                                                       errors,
                                                       NPM_BCHARGER_ERR_COUNT);

    if (err_code != NPMX_SUCCESS)
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	4a30      	ldr	r2, [pc, #192]	@ (800a220 <npmx_charger_errors_check+0xe8>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d001      	beq.n	800a168 <npmx_charger_errors_check+0x30>
    {
        return err_code;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	e057      	b.n	800a218 <npmx_charger_errors_check+0xe0>
    }

    for (uint8_t i = 0; i < NPM_BCHARGER_ERR_COUNT; i++)
 800a168:	2300      	movs	r3, #0
 800a16a:	75fb      	strb	r3, [r7, #23]
 800a16c:	e01f      	b.n	800a1ae <npmx_charger_errors_check+0x76>
    {
        if (errors[i] != 0)
 800a16e:	7dfb      	ldrb	r3, [r7, #23]
 800a170:	3318      	adds	r3, #24
 800a172:	443b      	add	r3, r7
 800a174:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d015      	beq.n	800a1a8 <npmx_charger_errors_check+0x70>
        {
            err_code = task_trigger(p_instance, NPMX_CHARGER_TASK_CLEAR_ERROR);
 800a17c:	2101      	movs	r1, #1
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f7ff fcd6 	bl	8009b30 <task_trigger>
 800a184:	60f8      	str	r0, [r7, #12]
            if (err_code != NPMX_SUCCESS)
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	4a25      	ldr	r2, [pc, #148]	@ (800a220 <npmx_charger_errors_check+0xe8>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d001      	beq.n	800a192 <npmx_charger_errors_check+0x5a>
            {
                return err_code;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	e042      	b.n	800a218 <npmx_charger_errors_check+0xe0>
            }

            err_code = task_trigger(p_instance, NPMX_CHARGER_TASK_RELEASE);
 800a192:	2100      	movs	r1, #0
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f7ff fccb 	bl	8009b30 <task_trigger>
 800a19a:	60f8      	str	r0, [r7, #12]
            if (err_code != NPMX_SUCCESS)
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	4a20      	ldr	r2, [pc, #128]	@ (800a220 <npmx_charger_errors_check+0xe8>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d008      	beq.n	800a1b6 <npmx_charger_errors_check+0x7e>
            {
                return err_code;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	e037      	b.n	800a218 <npmx_charger_errors_check+0xe0>
    for (uint8_t i = 0; i < NPM_BCHARGER_ERR_COUNT; i++)
 800a1a8:	7dfb      	ldrb	r3, [r7, #23]
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	75fb      	strb	r3, [r7, #23]
 800a1ae:	7dfb      	ldrb	r3, [r7, #23]
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	d9dc      	bls.n	800a16e <npmx_charger_errors_check+0x36>
 800a1b4:	e000      	b.n	800a1b8 <npmx_charger_errors_check+0x80>
            }

            break;
 800a1b6:	bf00      	nop
    {
        NPMX_CALLBACK_TYPE_CHARGER_ERROR,
        NPMX_CALLBACK_TYPE_SENSOR_ERROR
    };

    for (uint8_t i = 0; i < NPM_BCHARGER_ERR_COUNT; i++)
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	75bb      	strb	r3, [r7, #22]
 800a1bc:	e028      	b.n	800a210 <npmx_charger_errors_check+0xd8>
    {
        if ((errors[i] != 0) && (p_pmic->registered_cb[m_id_to_callback[i]] != NULL))
 800a1be:	7dbb      	ldrb	r3, [r7, #22]
 800a1c0:	3318      	adds	r3, #24
 800a1c2:	443b      	add	r3, r7
 800a1c4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d01e      	beq.n	800a20a <npmx_charger_errors_check+0xd2>
 800a1cc:	7dbb      	ldrb	r3, [r7, #22]
 800a1ce:	4a15      	ldr	r2, [pc, #84]	@ (800a224 <npmx_charger_errors_check+0xec>)
 800a1d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1d4:	693a      	ldr	r2, [r7, #16]
 800a1d6:	3326      	adds	r3, #38	@ 0x26
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	4413      	add	r3, r2
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d013      	beq.n	800a20a <npmx_charger_errors_check+0xd2>
        {
            p_pmic->registered_cb[m_id_to_callback[i]] (p_pmic, m_id_to_callback[i], errors[i]);
 800a1e2:	7dbb      	ldrb	r3, [r7, #22]
 800a1e4:	4a0f      	ldr	r2, [pc, #60]	@ (800a224 <npmx_charger_errors_check+0xec>)
 800a1e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1ea:	693a      	ldr	r2, [r7, #16]
 800a1ec:	3326      	adds	r3, #38	@ 0x26
 800a1ee:	009b      	lsls	r3, r3, #2
 800a1f0:	4413      	add	r3, r2
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	7dba      	ldrb	r2, [r7, #22]
 800a1f6:	490b      	ldr	r1, [pc, #44]	@ (800a224 <npmx_charger_errors_check+0xec>)
 800a1f8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800a1fc:	7dba      	ldrb	r2, [r7, #22]
 800a1fe:	3218      	adds	r2, #24
 800a200:	443a      	add	r2, r7
 800a202:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 800a206:	6938      	ldr	r0, [r7, #16]
 800a208:	4798      	blx	r3
    for (uint8_t i = 0; i < NPM_BCHARGER_ERR_COUNT; i++)
 800a20a:	7dbb      	ldrb	r3, [r7, #22]
 800a20c:	3301      	adds	r3, #1
 800a20e:	75bb      	strb	r3, [r7, #22]
 800a210:	7dbb      	ldrb	r3, [r7, #22]
 800a212:	2b01      	cmp	r3, #1
 800a214:	d9d3      	bls.n	800a1be <npmx_charger_errors_check+0x86>
        }
    }

    return NPMX_SUCCESS;
 800a216:	4b02      	ldr	r3, [pc, #8]	@ (800a220 <npmx_charger_errors_check+0xe8>)
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3718      	adds	r7, #24
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}
 800a220:	2bad0000 	.word	0x2bad0000
 800a224:	0800f930 	.word	0x0800f930

0800a228 <npmx_common_div_round_closest>:
    NPMX_ASSERT(bit < NPMX_COMMON_BITS_COUNT);
    return callbacks_bits_names[type][bit];
}

int32_t npmx_common_div_round_closest(int32_t number, int32_t divisor)
{
 800a228:	b480      	push	{r7}
 800a22a:	b083      	sub	sp, #12
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	6039      	str	r1, [r7, #0]
    return ((number < 0) == (divisor < 0)) ?
 800a232:	687a      	ldr	r2, [r7, #4]
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	4053      	eors	r3, r2
           ((number + divisor / 2) / divisor) :
 800a238:	2b00      	cmp	r3, #0
 800a23a:	db0a      	blt.n	800a252 <npmx_common_div_round_closest+0x2a>
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	0fda      	lsrs	r2, r3, #31
 800a240:	4413      	add	r3, r2
 800a242:	105b      	asrs	r3, r3, #1
 800a244:	461a      	mov	r2, r3
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	441a      	add	r2, r3
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	fb92 f3f3 	sdiv	r3, r2, r3
 800a250:	e00a      	b.n	800a268 <npmx_common_div_round_closest+0x40>
           ((number - divisor / 2) / divisor);
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	0fda      	lsrs	r2, r3, #31
 800a256:	4413      	add	r3, r2
 800a258:	105b      	asrs	r3, r3, #1
 800a25a:	425b      	negs	r3, r3
 800a25c:	461a      	mov	r2, r3
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	441a      	add	r2, r3
           ((number + divisor / 2) / divisor) :
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	fb92 f3f3 	sdiv	r3, r2, r3
}
 800a268:	4618      	mov	r0, r3
 800a26a:	370c      	adds	r7, #12
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr

0800a274 <npmx_common_ln_get>:
    }
    return e;
}

float npmx_common_ln_get(float variable)
{
 800a274:	b480      	push	{r7}
 800a276:	b087      	sub	sp, #28
 800a278:	af00      	add	r7, sp, #0
 800a27a:	ed87 0a01 	vstr	s0, [r7, #4]
    unsigned int bx = *(unsigned int *)(&variable);
 800a27e:	1d3b      	adds	r3, r7, #4
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	60fb      	str	r3, [r7, #12]
    unsigned int ex = bx >> 23;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	0ddb      	lsrs	r3, r3, #23
 800a288:	617b      	str	r3, [r7, #20]
    signed int   t  = (signed int)ex - (signed int)127;
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	3b7f      	subs	r3, #127	@ 0x7f
 800a28e:	613b      	str	r3, [r7, #16]

    bx       = 1065353216 | (bx & 8388607);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a296:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800a29a:	60fb      	str	r3, [r7, #12]
    variable = *(float *)(&bx);
 800a29c:	f107 030c 	add.w	r3, r7, #12
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	607b      	str	r3, [r7, #4]
    return -1.49278f + ((2.11263f + (-0.729104f + 0.10969f * variable) * variable) * variable) +
 800a2a4:	edd7 7a01 	vldr	s15, [r7, #4]
 800a2a8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800a2fc <npmx_common_ln_get+0x88>
 800a2ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a2b0:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800a300 <npmx_common_ln_get+0x8c>
 800a2b4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800a2b8:	edd7 7a01 	vldr	s15, [r7, #4]
 800a2bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2c0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 800a304 <npmx_common_ln_get+0x90>
 800a2c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a2c8:	edd7 7a01 	vldr	s15, [r7, #4]
 800a2cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2d0:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800a308 <npmx_common_ln_get+0x94>
 800a2d4:	ee37 7ac7 	vsub.f32	s14, s15, s14
           0.6931471806f * t;
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	ee07 3a90 	vmov	s15, r3
 800a2de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a2e2:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 800a30c <npmx_common_ln_get+0x98>
 800a2e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
    return -1.49278f + ((2.11263f + (-0.729104f + 0.10969f * variable) * variable) * variable) +
 800a2ea:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800a2ee:	eeb0 0a67 	vmov.f32	s0, s15
 800a2f2:	371c      	adds	r7, #28
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr
 800a2fc:	3de0a527 	.word	0x3de0a527
 800a300:	3f3aa68f 	.word	0x3f3aa68f
 800a304:	40073554 	.word	0x40073554
 800a308:	3fbf136a 	.word	0x3fbf136a
 800a30c:	3f317218 	.word	0x3f317218

0800a310 <event_callback_get>:
 * @param[in] event Specified event group.
 *
 * @return Callback type.
 */
static npmx_callback_type_t event_callback_get(npmx_event_group_t event)
{
 800a310:	b480      	push	{r7}
 800a312:	b083      	sub	sp, #12
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
        [NPMX_EVENT_GROUP_VBUSIN_VOLTAGE]  = NPMX_CALLBACK_TYPE_EVENT_VBUSIN_VOLTAGE,
        [NPMX_EVENT_GROUP_VBUSIN_THERMAL]  = NPMX_CALLBACK_TYPE_EVENT_VBUSIN_THERMAL_USB,
        [NPMX_EVENT_GROUP_GPIO]            = NPMX_CALLBACK_TYPE_EVENT_EVENTSGPIOSET,
    };

    return callbacks_tab[event];
 800a318:	4a04      	ldr	r2, [pc, #16]	@ (800a32c <event_callback_get+0x1c>)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800a320:	4618      	mov	r0, r3
 800a322:	370c      	adds	r7, #12
 800a324:	46bd      	mov	sp, r7
 800a326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32a:	4770      	bx	lr
 800a32c:	0800f938 	.word	0x0800f938

0800a330 <event_set_register_get>:
 * @param[in] event Specified event group.
 *
 * @return The address of Set register.
 */
static uint16_t event_set_register_get(npmx_event_group_t event)
{
 800a330:	b480      	push	{r7}
 800a332:	b083      	sub	sp, #12
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
        [NPMX_EVENT_GROUP_VBUSIN_VOLTAGE]  = NPMX_REG_TO_ADDR(NPM_MAIN->EVENTSVBUSIN0SET),
        [NPMX_EVENT_GROUP_VBUSIN_THERMAL]  = NPMX_REG_TO_ADDR(NPM_MAIN->EVENTSVBUSIN1SET),
        [NPMX_EVENT_GROUP_GPIO]            = NPMX_REG_TO_ADDR(NPM_MAIN->EVENTSGPIOSET),
    };

    return registers_tab[event];
 800a338:	4a04      	ldr	r2, [pc, #16]	@ (800a34c <event_set_register_get+0x1c>)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800a340:	4618      	mov	r0, r3
 800a342:	370c      	adds	r7, #12
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr
 800a34c:	0800f958 	.word	0x0800f958

0800a350 <event_irq_enable_register_get>:
 * @param[in] event Specified event group.
 *
 * @return The address of Interrupt Enable register.
 */
static uint16_t event_irq_enable_register_get(npmx_event_group_t event)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
    return event_set_register_get(event) + NPMX_CORE_EVENTS_INTERRUPT_ENABLE_SET_OFFSET;
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f7ff ffe9 	bl	800a330 <event_set_register_get>
 800a35e:	4603      	mov	r3, r0
 800a360:	3302      	adds	r3, #2
 800a362:	b29b      	uxth	r3, r3
}
 800a364:	4618      	mov	r0, r3
 800a366:	3708      	adds	r7, #8
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <event_irq_disable_register_get>:
 * @param[in] event Specified event group.
 *
 * @return The address of Interrupt Clear (Disable) register.
 */
static uint16_t event_irq_disable_register_get(npmx_event_group_t event)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b082      	sub	sp, #8
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
    return event_set_register_get(event) + NPMX_CORE_EVENTS_INTERRUPT_ENABLE_CLEAR_OFFSET;
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7ff ffdb 	bl	800a330 <event_set_register_get>
 800a37a:	4603      	mov	r3, r0
 800a37c:	3303      	adds	r3, #3
 800a37e:	b29b      	uxth	r3, r3
}
 800a380:	4618      	mov	r0, r3
 800a382:	3708      	adds	r7, #8
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <event_clear_register_get>:
 * @param[in] event Specified event group.
 *
 * @return The address of Clear register.
 */
static uint16_t event_clear_register_get(npmx_event_group_t event)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b082      	sub	sp, #8
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
    return event_set_register_get(event) + NPMX_CORE_EVENTS_EVENT_CLEAR_OFFSET;
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f7ff ffcd 	bl	800a330 <event_set_register_get>
 800a396:	4603      	mov	r3, r0
 800a398:	3301      	adds	r3, #1
 800a39a:	b29b      	uxth	r3, r3
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3708      	adds	r7, #8
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <event_get>:
 * @retval NPMX_ERROR_IO Error using IO bus line.
 */
static npmx_error_t event_get(npmx_instance_t *  p_pm,
                              npmx_event_group_t event,
                              uint8_t *          p_flags_mask)
{
 800a3a4:	b590      	push	{r4, r7, lr}
 800a3a6:	b085      	sub	sp, #20
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	60f8      	str	r0, [r7, #12]
 800a3ac:	60b9      	str	r1, [r7, #8]
 800a3ae:	607a      	str	r2, [r7, #4]
    return npmx_backend_register_read(p_pm->p_backend,
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	685c      	ldr	r4, [r3, #4]
                                      event_set_register_get(event),
 800a3b4:	68b8      	ldr	r0, [r7, #8]
 800a3b6:	f7ff ffbb 	bl	800a330 <event_set_register_get>
 800a3ba:	4603      	mov	r3, r0
    return npmx_backend_register_read(p_pm->p_backend,
 800a3bc:	4619      	mov	r1, r3
 800a3be:	2301      	movs	r3, #1
 800a3c0:	687a      	ldr	r2, [r7, #4]
 800a3c2:	4620      	mov	r0, r4
 800a3c4:	f7fe fe34 	bl	8009030 <npmx_backend_register_read>
 800a3c8:	4603      	mov	r3, r0
                                      p_flags_mask,
                                      1);
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3714      	adds	r7, #20
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd90      	pop	{r4, r7, pc}

0800a3d2 <event_clear>:
 * @retval NPMX_ERROR_IO Error using IO bus line.
 */
static npmx_error_t event_clear(npmx_instance_t *  p_pm,
                                npmx_event_group_t event,
                                uint8_t            flags_mask)
{
 800a3d2:	b580      	push	{r7, lr}
 800a3d4:	b086      	sub	sp, #24
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	60f8      	str	r0, [r7, #12]
 800a3da:	60b9      	str	r1, [r7, #8]
 800a3dc:	4613      	mov	r3, r2
 800a3de:	71fb      	strb	r3, [r7, #7]
    uint16_t reg = event_clear_register_get(event);
 800a3e0:	68b8      	ldr	r0, [r7, #8]
 800a3e2:	f7ff ffd1 	bl	800a388 <event_clear_register_get>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	82fb      	strh	r3, [r7, #22]

    return npmx_backend_register_write(p_pm->p_backend, reg, &flags_mask, 1);
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6858      	ldr	r0, [r3, #4]
 800a3ee:	8af9      	ldrh	r1, [r7, #22]
 800a3f0:	1dfa      	adds	r2, r7, #7
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	f7fe fe08 	bl	8009008 <npmx_backend_register_write>
 800a3f8:	4603      	mov	r3, r0
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3718      	adds	r7, #24
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}
	...

0800a404 <check_events>:
 *
 * @retval NPMX_SUCCESS  Operation performed successfully.
 * @retval NPMX_ERROR_IO Error using IO bus line.
 */
static npmx_error_t check_events(npmx_instance_t * p_pm)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b086      	sub	sp, #24
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
    uint8_t         flags_mask;
    npmx_callback_t cb;
    npmx_error_t    err_code;

    for (uint8_t i = 0; i < NPMX_EVENT_GROUP_COUNT; i++)
 800a40c:	2300      	movs	r3, #0
 800a40e:	75fb      	strb	r3, [r7, #23]
 800a410:	e049      	b.n	800a4a6 <check_events+0xa2>
    {
        if (p_pm->event_group_enable_mask[i] == 0)  /* Skip checking unregistered event group. */
 800a412:	7dfb      	ldrb	r3, [r7, #23]
 800a414:	687a      	ldr	r2, [r7, #4]
 800a416:	4413      	add	r3, r2
 800a418:	f893 30c8 	ldrb.w	r3, [r3, #200]	@ 0xc8
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d03e      	beq.n	800a49e <check_events+0x9a>
        {
            continue;
        }

        err_code = event_get(p_pm, (npmx_event_group_t)i, &flags_mask);
 800a420:	7dfb      	ldrb	r3, [r7, #23]
 800a422:	f107 020b 	add.w	r2, r7, #11
 800a426:	4619      	mov	r1, r3
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f7ff ffbb 	bl	800a3a4 <event_get>
 800a42e:	6138      	str	r0, [r7, #16]
        if (err_code != NPMX_SUCCESS)
 800a430:	693b      	ldr	r3, [r7, #16]
 800a432:	4a21      	ldr	r2, [pc, #132]	@ (800a4b8 <check_events+0xb4>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d001      	beq.n	800a43c <check_events+0x38>
        {
            return err_code;
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	e038      	b.n	800a4ae <check_events+0xaa>
        }

        flags_mask &= p_pm->event_group_enable_mask[i];
 800a43c:	7dfb      	ldrb	r3, [r7, #23]
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	4413      	add	r3, r2
 800a442:	f893 20c8 	ldrb.w	r2, [r3, #200]	@ 0xc8
 800a446:	7afb      	ldrb	r3, [r7, #11]
 800a448:	4013      	ands	r3, r2
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	72fb      	strb	r3, [r7, #11]

        if (flags_mask)
 800a44e:	7afb      	ldrb	r3, [r7, #11]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d025      	beq.n	800a4a0 <check_events+0x9c>
        {
            err_code = event_clear(p_pm, (npmx_event_group_t)i, flags_mask);
 800a454:	7dfb      	ldrb	r3, [r7, #23]
 800a456:	7afa      	ldrb	r2, [r7, #11]
 800a458:	4619      	mov	r1, r3
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f7ff ffb9 	bl	800a3d2 <event_clear>
 800a460:	6138      	str	r0, [r7, #16]
            if (err_code != NPMX_SUCCESS)
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	4a14      	ldr	r2, [pc, #80]	@ (800a4b8 <check_events+0xb4>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d001      	beq.n	800a46e <check_events+0x6a>
            {
                return err_code;
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	e01f      	b.n	800a4ae <check_events+0xaa>
            }

            cb = p_pm->registered_cb[event_callback_get((npmx_event_group_t)i)];
 800a46e:	7dfb      	ldrb	r3, [r7, #23]
 800a470:	4618      	mov	r0, r3
 800a472:	f7ff ff4d 	bl	800a310 <event_callback_get>
 800a476:	4603      	mov	r3, r0
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	3326      	adds	r3, #38	@ 0x26
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	4413      	add	r3, r2
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	60fb      	str	r3, [r7, #12]
            if (cb)
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d00a      	beq.n	800a4a0 <check_events+0x9c>
            {
                cb(p_pm, event_callback_get((npmx_event_group_t)i), flags_mask);
 800a48a:	7dfb      	ldrb	r3, [r7, #23]
 800a48c:	4618      	mov	r0, r3
 800a48e:	f7ff ff3f 	bl	800a310 <event_callback_get>
 800a492:	4601      	mov	r1, r0
 800a494:	7afa      	ldrb	r2, [r7, #11]
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	4798      	blx	r3
 800a49c:	e000      	b.n	800a4a0 <check_events+0x9c>
            continue;
 800a49e:	bf00      	nop
    for (uint8_t i = 0; i < NPMX_EVENT_GROUP_COUNT; i++)
 800a4a0:	7dfb      	ldrb	r3, [r7, #23]
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	75fb      	strb	r3, [r7, #23]
 800a4a6:	7dfb      	ldrb	r3, [r7, #23]
 800a4a8:	2b07      	cmp	r3, #7
 800a4aa:	d9b2      	bls.n	800a412 <check_events+0xe>
            }
        }
    }

    return NPMX_SUCCESS;
 800a4ac:	4b02      	ldr	r3, [pc, #8]	@ (800a4b8 <check_events+0xb4>)
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	3718      	adds	r7, #24
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bd80      	pop	{r7, pc}
 800a4b6:	bf00      	nop
 800a4b8:	2bad0000 	.word	0x2bad0000

0800a4bc <npmx_core_init>:

npmx_error_t npmx_core_init(npmx_instance_t * p_pm,
                            npmx_backend_t *  p_backend,
                            npmx_callback_t   generic_callback,
                            bool              restore_values)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b096      	sub	sp, #88	@ 0x58
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	60f8      	str	r0, [r7, #12]
 800a4c4:	60b9      	str	r1, [r7, #8]
 800a4c6:	607a      	str	r2, [r7, #4]
 800a4c8:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_pm);
    NPMX_ASSERT(p_backend);

    p_pm->p_backend = p_backend;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	68ba      	ldr	r2, [r7, #8]
 800a4ce:	605a      	str	r2, [r3, #4]

#if NPMX_CHECK(NPM_ADC_PRESENT)
    for (uint8_t i = 0; i < NPM_ADC_COUNT; i++)
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800a4d6:	e04a      	b.n	800a56e <npmx_core_init+0xb2>
    {
        p_pm->adc[i].p_pmic = p_pm;
 800a4d8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a4dc:	68f9      	ldr	r1, [r7, #12]
 800a4de:	4613      	mov	r3, r2
 800a4e0:	005b      	lsls	r3, r3, #1
 800a4e2:	4413      	add	r3, r2
 800a4e4:	009b      	lsls	r3, r3, #2
 800a4e6:	440b      	add	r3, r1
 800a4e8:	3308      	adds	r3, #8
 800a4ea:	68fa      	ldr	r2, [r7, #12]
 800a4ec:	601a      	str	r2, [r3, #0]
        if (restore_values)
 800a4ee:	78fb      	ldrb	r3, [r7, #3]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d020      	beq.n	800a536 <npmx_core_init+0x7a>
        {
            npmx_adc_t * adc = npmx_adc_get(p_pm, i);
 800a4f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	68f8      	ldr	r0, [r7, #12]
 800a4fc:	f7ff f810 	bl	8009520 <npmx_adc_get>
 800a500:	6378      	str	r0, [r7, #52]	@ 0x34
            npmx_adc_config_t adc_config;
            npmx_error_t ret = npmx_adc_config_get(adc, &adc_config);
 800a502:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a506:	4619      	mov	r1, r3
 800a508:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a50a:	f7ff f86f 	bl	80095ec <npmx_adc_config_get>
 800a50e:	6338      	str	r0, [r7, #48]	@ 0x30
            if (ret != NPMX_SUCCESS)
 800a510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a512:	4ab8      	ldr	r2, [pc, #736]	@ (800a7f4 <npmx_core_init+0x338>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d001      	beq.n	800a51c <npmx_core_init+0x60>
            {
                return ret;
 800a518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a51a:	e19d      	b.n	800a858 <npmx_core_init+0x39c>
            }

            npmx_adc_ntc_config_t ntc_config;
            ret = npmx_adc_ntc_config_get(adc, &ntc_config);
 800a51c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a520:	4619      	mov	r1, r3
 800a522:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a524:	f7ff f8f4 	bl	8009710 <npmx_adc_ntc_config_get>
 800a528:	6338      	str	r0, [r7, #48]	@ 0x30
            if (ret != NPMX_SUCCESS)
 800a52a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a52c:	4ab1      	ldr	r2, [pc, #708]	@ (800a7f4 <npmx_core_init+0x338>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d018      	beq.n	800a564 <npmx_core_init+0xa8>
            {
                return ret;
 800a532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a534:	e190      	b.n	800a858 <npmx_core_init+0x39c>
            }
        }
        else
        {
            p_pm->adc[i].burst    = false;
 800a536:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a53a:	68f9      	ldr	r1, [r7, #12]
 800a53c:	4613      	mov	r3, r2
 800a53e:	005b      	lsls	r3, r3, #1
 800a540:	4413      	add	r3, r2
 800a542:	009b      	lsls	r3, r3, #2
 800a544:	440b      	add	r3, r1
 800a546:	330c      	adds	r3, #12
 800a548:	2200      	movs	r2, #0
 800a54a:	701a      	strb	r2, [r3, #0]
            p_pm->adc[i].ntc_beta = 3380;
 800a54c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a550:	68f9      	ldr	r1, [r7, #12]
 800a552:	4613      	mov	r3, r2
 800a554:	005b      	lsls	r3, r3, #1
 800a556:	4413      	add	r3, r2
 800a558:	009b      	lsls	r3, r3, #2
 800a55a:	440b      	add	r3, r1
 800a55c:	3310      	adds	r3, #16
 800a55e:	f640 5234 	movw	r2, #3380	@ 0xd34
 800a562:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < NPM_ADC_COUNT; i++)
 800a564:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a568:	3301      	adds	r3, #1
 800a56a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800a56e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a572:	2b00      	cmp	r3, #0
 800a574:	d0b0      	beq.n	800a4d8 <npmx_core_init+0x1c>
        }
    }
#endif

#if NPMX_CHECK(NPM_BUCK_PRESENT)
    for (uint8_t i = 0; i < NPM_BUCK_COUNT; i++)
 800a576:	2300      	movs	r3, #0
 800a578:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 800a57c:	e015      	b.n	800a5aa <npmx_core_init+0xee>
    {
        p_pm->buck[i].p_backend = p_backend;
 800a57e:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800a582:	68fa      	ldr	r2, [r7, #12]
 800a584:	3302      	adds	r3, #2
 800a586:	00db      	lsls	r3, r3, #3
 800a588:	4413      	add	r3, r2
 800a58a:	68ba      	ldr	r2, [r7, #8]
 800a58c:	605a      	str	r2, [r3, #4]
        p_pm->buck[i].hw_index  = i;
 800a58e:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800a592:	68fa      	ldr	r2, [r7, #12]
 800a594:	3302      	adds	r3, #2
 800a596:	00db      	lsls	r3, r3, #3
 800a598:	4413      	add	r3, r2
 800a59a:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 800a59e:	721a      	strb	r2, [r3, #8]
    for (uint8_t i = 0; i < NPM_BUCK_COUNT; i++)
 800a5a0:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 800a5aa:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800a5ae:	2b01      	cmp	r3, #1
 800a5b0:	d9e5      	bls.n	800a57e <npmx_core_init+0xc2>
    }
#endif

#if NPMX_CHECK(NPM_BCHARGER_PRESENT)
    for (uint8_t i = 0; i < NPM_BCHARGER_COUNT; i++)
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 800a5b8:	e04b      	b.n	800a652 <npmx_core_init+0x196>
    {
        p_pm->charger[i].p_pmic = p_pm;
 800a5ba:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 800a5be:	68f9      	ldr	r1, [r7, #12]
 800a5c0:	4613      	mov	r3, r2
 800a5c2:	005b      	lsls	r3, r3, #1
 800a5c4:	4413      	add	r3, r2
 800a5c6:	009b      	lsls	r3, r3, #2
 800a5c8:	440b      	add	r3, r1
 800a5ca:	338c      	adds	r3, #140	@ 0x8c
 800a5cc:	68fa      	ldr	r2, [r7, #12]
 800a5ce:	601a      	str	r2, [r3, #0]
        if (restore_values)
 800a5d0:	78fb      	ldrb	r3, [r7, #3]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d020      	beq.n	800a618 <npmx_core_init+0x15c>
        {
            uint32_t charging_current;
            uint16_t discharging_current;
            npmx_charger_t * charger = npmx_charger_get(p_pm, i);
 800a5d6:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800a5da:	4619      	mov	r1, r3
 800a5dc:	68f8      	ldr	r0, [r7, #12]
 800a5de:	f7ff fac3 	bl	8009b68 <npmx_charger_get>
 800a5e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
            npmx_error_t ret = npmx_charger_charging_current_get(charger, &charging_current);
 800a5e4:	f107 0320 	add.w	r3, r7, #32
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a5ec:	f7ff fc64 	bl	8009eb8 <npmx_charger_charging_current_get>
 800a5f0:	63b8      	str	r0, [r7, #56]	@ 0x38
            if (ret != NPMX_SUCCESS)
 800a5f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5f4:	4a7f      	ldr	r2, [pc, #508]	@ (800a7f4 <npmx_core_init+0x338>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d001      	beq.n	800a5fe <npmx_core_init+0x142>
            {
                return ret;
 800a5fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5fc:	e12c      	b.n	800a858 <npmx_core_init+0x39c>
            }

            ret = npmx_charger_discharging_current_get(charger, &discharging_current);
 800a5fe:	f107 031e 	add.w	r3, r7, #30
 800a602:	4619      	mov	r1, r3
 800a604:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a606:	f7ff fcdb 	bl	8009fc0 <npmx_charger_discharging_current_get>
 800a60a:	63b8      	str	r0, [r7, #56]	@ 0x38
            if (ret != NPMX_SUCCESS)
 800a60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a60e:	4a79      	ldr	r2, [pc, #484]	@ (800a7f4 <npmx_core_init+0x338>)
 800a610:	4293      	cmp	r3, r2
 800a612:	d019      	beq.n	800a648 <npmx_core_init+0x18c>
            {
                return ret;
 800a614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a616:	e11f      	b.n	800a858 <npmx_core_init+0x39c>
            }
        }
        else
        {
            p_pm->charger[i].charging_current_ua    = NPM_BCHARGER_CHARGING_CURRENT_DEFAULT;
 800a618:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 800a61c:	68f9      	ldr	r1, [r7, #12]
 800a61e:	4613      	mov	r3, r2
 800a620:	005b      	lsls	r3, r3, #1
 800a622:	4413      	add	r3, r2
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	440b      	add	r3, r1
 800a628:	3390      	adds	r3, #144	@ 0x90
 800a62a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800a62e:	601a      	str	r2, [r3, #0]
            p_pm->charger[i].discharging_current_ma = NPM_BCHARGER_DISCHARGING_CURRENT_DEFAULT;
 800a630:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 800a634:	68f9      	ldr	r1, [r7, #12]
 800a636:	4613      	mov	r3, r2
 800a638:	005b      	lsls	r3, r3, #1
 800a63a:	4413      	add	r3, r2
 800a63c:	009b      	lsls	r3, r3, #2
 800a63e:	440b      	add	r3, r1
 800a640:	3394      	adds	r3, #148	@ 0x94
 800a642:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a646:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < NPM_BCHARGER_COUNT; i++)
 800a648:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800a64c:	3301      	adds	r3, #1
 800a64e:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 800a652:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800a656:	2b00      	cmp	r3, #0
 800a658:	d0af      	beq.n	800a5ba <npmx_core_init+0xfe>
        }
    }
#endif

#if NPMX_CHECK(NPM_ERRLOG_PRESENT)
    for (uint8_t i = 0; i < NPM_ERRLOG_COUNT; i++)
 800a65a:	2300      	movs	r3, #0
 800a65c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 800a660:	e00c      	b.n	800a67c <npmx_core_init+0x1c0>
    {
        p_pm->errlog[i].p_pmic = p_pm;
 800a662:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	3308      	adds	r3, #8
 800a66a:	009b      	lsls	r3, r3, #2
 800a66c:	4413      	add	r3, r2
 800a66e:	68fa      	ldr	r2, [r7, #12]
 800a670:	605a      	str	r2, [r3, #4]
    for (uint8_t i = 0; i < NPM_ERRLOG_COUNT; i++)
 800a672:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800a676:	3301      	adds	r3, #1
 800a678:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 800a67c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800a680:	2b00      	cmp	r3, #0
 800a682:	d0ee      	beq.n	800a662 <npmx_core_init+0x1a6>
    }
#endif

#if NPMX_CHECK(NPM_GPIOS_PRESENT)
    for (uint8_t i = 0; i < NPM_GPIOS_COUNT; i++)
 800a684:	2300      	movs	r3, #0
 800a686:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800a68a:	e014      	b.n	800a6b6 <npmx_core_init+0x1fa>
    {
        p_pm->gpio[i].p_backend = p_backend;
 800a68c:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	3205      	adds	r2, #5
 800a694:	68b9      	ldr	r1, [r7, #8]
 800a696:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
        p_pm->gpio[i].hw_index  = i;
 800a69a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a69e:	68fa      	ldr	r2, [r7, #12]
 800a6a0:	3305      	adds	r3, #5
 800a6a2:	00db      	lsls	r3, r3, #3
 800a6a4:	4413      	add	r3, r2
 800a6a6:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 800a6aa:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < NPM_GPIOS_COUNT; i++)
 800a6ac:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a6b0:	3301      	adds	r3, #1
 800a6b2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800a6b6:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a6ba:	2b04      	cmp	r3, #4
 800a6bc:	d9e6      	bls.n	800a68c <npmx_core_init+0x1d0>
    }
#endif

#if NPMX_CHECK(NPM_LDSW_PRESENT)
    for (uint8_t i = 0; i < NPM_LDSW_COUNT; i++)
 800a6be:	2300      	movs	r3, #0
 800a6c0:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800a6c4:	e014      	b.n	800a6f0 <npmx_core_init+0x234>
    {
        p_pm->ldsw[i].p_backend = p_backend;
 800a6c6:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	320a      	adds	r2, #10
 800a6ce:	68b9      	ldr	r1, [r7, #8]
 800a6d0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
        p_pm->ldsw[i].hw_index  = i;
 800a6d4:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	330a      	adds	r3, #10
 800a6dc:	00db      	lsls	r3, r3, #3
 800a6de:	4413      	add	r3, r2
 800a6e0:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800a6e4:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < NPM_LDSW_COUNT; i++)
 800a6e6:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800a6f0:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	d9e6      	bls.n	800a6c6 <npmx_core_init+0x20a>
    }
#endif

#if NPMX_CHECK(NPM_LEDDRV_PRESENT)
    for (uint8_t i = 0; i < NPM_LEDDRV_COUNT; i++)
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800a6fe:	e014      	b.n	800a72a <npmx_core_init+0x26e>
    {
        p_pm->led[i].p_backend = p_backend;
 800a700:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	320c      	adds	r2, #12
 800a708:	68b9      	ldr	r1, [r7, #8]
 800a70a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
        p_pm->led[i].hw_index  = i;
 800a70e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800a712:	68fa      	ldr	r2, [r7, #12]
 800a714:	330c      	adds	r3, #12
 800a716:	00db      	lsls	r3, r3, #3
 800a718:	4413      	add	r3, r2
 800a71a:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800a71e:	711a      	strb	r2, [r3, #4]
    for (uint8_t i = 0; i < NPM_LEDDRV_COUNT; i++)
 800a720:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800a724:	3301      	adds	r3, #1
 800a726:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800a72a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800a72e:	2b02      	cmp	r3, #2
 800a730:	d9e6      	bls.n	800a700 <npmx_core_init+0x244>
    }
#endif

#if NPMX_CHECK(NPM_POF_PRESENT)
    for (uint8_t i = 0; i < NPM_POF_COUNT; i++)
 800a732:	2300      	movs	r3, #0
 800a734:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
 800a738:	e00b      	b.n	800a752 <npmx_core_init+0x296>
    {
        p_pm->pof[i].p_backend = p_backend;
 800a73a:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	321e      	adds	r2, #30
 800a742:	68b9      	ldr	r1, [r7, #8]
 800a744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0; i < NPM_POF_COUNT; i++)
 800a748:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800a74c:	3301      	adds	r3, #1
 800a74e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
 800a752:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800a756:	2b00      	cmp	r3, #0
 800a758:	d0ef      	beq.n	800a73a <npmx_core_init+0x27e>
    }
#endif

#if NPMX_CHECK(NPM_SHPHLD_PRESENT)
    for (uint8_t i = 0; i < NPM_SHPHLD_COUNT; i++)
 800a75a:	2300      	movs	r3, #0
 800a75c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800a760:	e02b      	b.n	800a7ba <npmx_core_init+0x2fe>
    {
        p_pm->ship[i].p_backend = p_backend;
 800a762:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a766:	68fa      	ldr	r2, [r7, #12]
 800a768:	330f      	adds	r3, #15
 800a76a:	00db      	lsls	r3, r3, #3
 800a76c:	4413      	add	r3, r2
 800a76e:	68ba      	ldr	r2, [r7, #8]
 800a770:	605a      	str	r2, [r3, #4]
        if (restore_values)
 800a772:	78fb      	ldrb	r3, [r7, #3]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d013      	beq.n	800a7a0 <npmx_core_init+0x2e4>
        {
            npmx_ship_t * ship = npmx_ship_get(p_pm, i);
 800a778:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a77c:	4619      	mov	r1, r3
 800a77e:	68f8      	ldr	r0, [r7, #12]
 800a780:	f000 f9e9 	bl	800ab56 <npmx_ship_get>
 800a784:	6478      	str	r0, [r7, #68]	@ 0x44
            npmx_ship_config_t ship_config;
            npmx_error_t ret = npmx_ship_config_get(ship, &ship_config);
 800a786:	f107 0314 	add.w	r3, r7, #20
 800a78a:	4619      	mov	r1, r3
 800a78c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800a78e:	f000 f9f5 	bl	800ab7c <npmx_ship_config_get>
 800a792:	6438      	str	r0, [r7, #64]	@ 0x40
            if (ret != NPMX_SUCCESS)
 800a794:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a796:	4a17      	ldr	r2, [pc, #92]	@ (800a7f4 <npmx_core_init+0x338>)
 800a798:	4293      	cmp	r3, r2
 800a79a:	d009      	beq.n	800a7b0 <npmx_core_init+0x2f4>
            {
                return ret;
 800a79c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a79e:	e05b      	b.n	800a858 <npmx_core_init+0x39c>
            }
        }
        else
        {
            p_pm->ship[i].ship_button_inverted = false;
 800a7a0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a7a4:	68fa      	ldr	r2, [r7, #12]
 800a7a6:	330f      	adds	r3, #15
 800a7a8:	00db      	lsls	r3, r3, #3
 800a7aa:	4413      	add	r3, r2
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	721a      	strb	r2, [r3, #8]
    for (uint8_t i = 0; i < NPM_SHPHLD_COUNT; i++)
 800a7b0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a7b4:	3301      	adds	r3, #1
 800a7b6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800a7ba:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d0cf      	beq.n	800a762 <npmx_core_init+0x2a6>
        }
    }
#endif

#if NPMX_CHECK(NPM_TIMER_PRESENT)
    for (uint8_t i = 0; i < NPM_TIMER_COUNT; i++)
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800a7c8:	e00c      	b.n	800a7e4 <npmx_core_init+0x328>
    {
        p_pm->timer[i].p_backend = p_backend;
 800a7ca:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800a7ce:	68fa      	ldr	r2, [r7, #12]
 800a7d0:	3320      	adds	r3, #32
 800a7d2:	009b      	lsls	r3, r3, #2
 800a7d4:	4413      	add	r3, r2
 800a7d6:	68ba      	ldr	r2, [r7, #8]
 800a7d8:	605a      	str	r2, [r3, #4]
    for (uint8_t i = 0; i < NPM_TIMER_COUNT; i++)
 800a7da:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800a7de:	3301      	adds	r3, #1
 800a7e0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800a7e4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d0ee      	beq.n	800a7ca <npmx_core_init+0x30e>
    }
#endif

#if NPMX_CHECK(NPM_VBUSIN_PRESENT)
    for (uint8_t i = 0; i < NPM_VBUSIN_COUNT; i++)
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800a7f2:	e00d      	b.n	800a810 <npmx_core_init+0x354>
 800a7f4:	2bad0000 	.word	0x2bad0000
    {
        p_pm->vbusin[i].p_backend = p_backend;
 800a7f8:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	3222      	adds	r2, #34	@ 0x22
 800a800:	68b9      	ldr	r1, [r7, #8]
 800a802:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0; i < NPM_VBUSIN_COUNT; i++)
 800a806:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800a80a:	3301      	adds	r3, #1
 800a80c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800a810:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800a814:	2b00      	cmp	r3, #0
 800a816:	d0ef      	beq.n	800a7f8 <npmx_core_init+0x33c>
    }
#endif

    p_pm->interrupt  = false;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
    p_pm->generic_cb = generic_callback;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	687a      	ldr	r2, [r7, #4]
 800a824:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

    for (uint32_t i = 0; i < NPMX_CALLBACK_TYPE_COUNT; i++)
 800a828:	2300      	movs	r3, #0
 800a82a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a82c:	e009      	b.n	800a842 <npmx_core_init+0x386>
    {
        p_pm->registered_cb[i] = generic_callback;
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a832:	3326      	adds	r3, #38	@ 0x26
 800a834:	009b      	lsls	r3, r3, #2
 800a836:	4413      	add	r3, r2
 800a838:	687a      	ldr	r2, [r7, #4]
 800a83a:	605a      	str	r2, [r3, #4]
    for (uint32_t i = 0; i < NPMX_CALLBACK_TYPE_COUNT; i++)
 800a83c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a83e:	3301      	adds	r3, #1
 800a840:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a842:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a844:	2b0a      	cmp	r3, #10
 800a846:	d9f2      	bls.n	800a82e <npmx_core_init+0x372>
    }

    p_pm->p_user_context = NULL;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2200      	movs	r2, #0
 800a84c:	601a      	str	r2, [r3, #0]
    p_pm->restore_values = restore_values;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	78fa      	ldrb	r2, [r7, #3]
 800a852:	f883 20d1 	strb.w	r2, [r3, #209]	@ 0xd1

    return NPMX_SUCCESS;
 800a856:	4b02      	ldr	r3, [pc, #8]	@ (800a860 <npmx_core_init+0x3a4>)
}
 800a858:	4618      	mov	r0, r3
 800a85a:	3758      	adds	r7, #88	@ 0x58
 800a85c:	46bd      	mov	sp, r7
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	2bad0000 	.word	0x2bad0000

0800a864 <npmx_core_register_cb>:

void npmx_core_register_cb(npmx_instance_t * p_pm, npmx_callback_t cb, npmx_callback_type_t type)
{
 800a864:	b480      	push	{r7}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	60f8      	str	r0, [r7, #12]
 800a86c:	60b9      	str	r1, [r7, #8]
 800a86e:	607a      	str	r2, [r7, #4]
    NPMX_ASSERT(p_pm);
    NPMX_ASSERT(cb);
    NPMX_ASSERT(type < NPMX_CALLBACK_TYPE_COUNT);

    p_pm->registered_cb[type] = cb;
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	3326      	adds	r3, #38	@ 0x26
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	4413      	add	r3, r2
 800a87a:	68ba      	ldr	r2, [r7, #8]
 800a87c:	605a      	str	r2, [r3, #4]
}
 800a87e:	bf00      	nop
 800a880:	3714      	adds	r7, #20
 800a882:	46bd      	mov	sp, r7
 800a884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a888:	4770      	bx	lr

0800a88a <npmx_core_interrupt>:

void npmx_core_interrupt(npmx_instance_t * p_pm)
{
 800a88a:	b480      	push	{r7}
 800a88c:	b083      	sub	sp, #12
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
    NPMX_ASSERT(p_pm);

    p_pm->interrupt = true;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2201      	movs	r2, #1
 800a896:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
}
 800a89a:	bf00      	nop
 800a89c:	370c      	adds	r7, #12
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a4:	4770      	bx	lr
	...

0800a8a8 <npmx_core_proc>:

npmx_error_t npmx_core_proc(npmx_instance_t * p_pm)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
    NPMX_ASSERT(p_pm);

    npmx_error_t err_code;

    if (p_pm->interrupt)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d00d      	beq.n	800a8d6 <npmx_core_proc+0x2e>
    {
        p_pm->interrupt = false;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
        err_code        = check_events(p_pm);
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f7ff fd9e 	bl	800a404 <check_events>
 800a8c8:	60f8      	str	r0, [r7, #12]
        if (err_code != NPMX_SUCCESS)
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	4a04      	ldr	r2, [pc, #16]	@ (800a8e0 <npmx_core_proc+0x38>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d001      	beq.n	800a8d6 <npmx_core_proc+0x2e>
        {
            return err_code;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	e000      	b.n	800a8d8 <npmx_core_proc+0x30>
        }
    }

    return NPMX_SUCCESS;
 800a8d6:	4b02      	ldr	r3, [pc, #8]	@ (800a8e0 <npmx_core_proc+0x38>)
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}
 800a8e0:	2bad0000 	.word	0x2bad0000

0800a8e4 <npmx_core_event_interrupt_enable>:

npmx_error_t npmx_core_event_interrupt_enable(npmx_instance_t *  p_pm,
                                              npmx_event_group_t event,
                                              uint8_t            flags_mask)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b086      	sub	sp, #24
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	60f8      	str	r0, [r7, #12]
 800a8ec:	60b9      	str	r1, [r7, #8]
 800a8ee:	4613      	mov	r3, r2
 800a8f0:	71fb      	strb	r3, [r7, #7]
    NPMX_ASSERT(p_pm);
    NPMX_ASSERT(event < NPMX_EVENT_GROUP_COUNT);

    npmx_error_t err_code = event_clear(p_pm, event, flags_mask);
 800a8f2:	79fb      	ldrb	r3, [r7, #7]
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	68b9      	ldr	r1, [r7, #8]
 800a8f8:	68f8      	ldr	r0, [r7, #12]
 800a8fa:	f7ff fd6a 	bl	800a3d2 <event_clear>
 800a8fe:	6178      	str	r0, [r7, #20]
    if (err_code != NPMX_SUCCESS)
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	4a0e      	ldr	r2, [pc, #56]	@ (800a93c <npmx_core_event_interrupt_enable+0x58>)
 800a904:	4293      	cmp	r3, r2
 800a906:	d001      	beq.n	800a90c <npmx_core_event_interrupt_enable+0x28>
    {
        return err_code;
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	e013      	b.n	800a934 <npmx_core_event_interrupt_enable+0x50>
    }

    p_pm->event_group_enable_mask[event] = flags_mask;
 800a90c:	79f9      	ldrb	r1, [r7, #7]
 800a90e:	68fa      	ldr	r2, [r7, #12]
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	4413      	add	r3, r2
 800a914:	33c8      	adds	r3, #200	@ 0xc8
 800a916:	460a      	mov	r2, r1
 800a918:	701a      	strb	r2, [r3, #0]
    uint16_t reg = event_irq_enable_register_get(event);
 800a91a:	68b8      	ldr	r0, [r7, #8]
 800a91c:	f7ff fd18 	bl	800a350 <event_irq_enable_register_get>
 800a920:	4603      	mov	r3, r0
 800a922:	827b      	strh	r3, [r7, #18]

    return npmx_backend_register_write(p_pm->p_backend, reg, &flags_mask, 1);
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	6858      	ldr	r0, [r3, #4]
 800a928:	8a79      	ldrh	r1, [r7, #18]
 800a92a:	1dfa      	adds	r2, r7, #7
 800a92c:	2301      	movs	r3, #1
 800a92e:	f7fe fb6b 	bl	8009008 <npmx_backend_register_write>
 800a932:	4603      	mov	r3, r0
}
 800a934:	4618      	mov	r0, r3
 800a936:	3718      	adds	r7, #24
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}
 800a93c:	2bad0000 	.word	0x2bad0000

0800a940 <npmx_core_event_interrupt_disable>:

npmx_error_t npmx_core_event_interrupt_disable(npmx_instance_t *  p_pm,
                                               npmx_event_group_t event,
                                               uint8_t            flags_mask)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b086      	sub	sp, #24
 800a944:	af00      	add	r7, sp, #0
 800a946:	60f8      	str	r0, [r7, #12]
 800a948:	60b9      	str	r1, [r7, #8]
 800a94a:	4613      	mov	r3, r2
 800a94c:	71fb      	strb	r3, [r7, #7]
    NPMX_ASSERT(p_pm);
    NPMX_ASSERT(event < NPMX_EVENT_GROUP_COUNT);

    p_pm->event_group_enable_mask[event] &= ~flags_mask;
 800a94e:	68fa      	ldr	r2, [r7, #12]
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	4413      	add	r3, r2
 800a954:	33c8      	adds	r3, #200	@ 0xc8
 800a956:	781b      	ldrb	r3, [r3, #0]
 800a958:	b25a      	sxtb	r2, r3
 800a95a:	79fb      	ldrb	r3, [r7, #7]
 800a95c:	b25b      	sxtb	r3, r3
 800a95e:	43db      	mvns	r3, r3
 800a960:	b25b      	sxtb	r3, r3
 800a962:	4013      	ands	r3, r2
 800a964:	b25b      	sxtb	r3, r3
 800a966:	b2d9      	uxtb	r1, r3
 800a968:	68fa      	ldr	r2, [r7, #12]
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	4413      	add	r3, r2
 800a96e:	33c8      	adds	r3, #200	@ 0xc8
 800a970:	460a      	mov	r2, r1
 800a972:	701a      	strb	r2, [r3, #0]
    uint16_t reg = event_irq_disable_register_get(event);
 800a974:	68b8      	ldr	r0, [r7, #8]
 800a976:	f7ff fcf9 	bl	800a36c <event_irq_disable_register_get>
 800a97a:	4603      	mov	r3, r0
 800a97c:	82fb      	strh	r3, [r7, #22]

    npmx_error_t err_code = npmx_backend_register_write(p_pm->p_backend, reg, &flags_mask, 1);
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	6858      	ldr	r0, [r3, #4]
 800a982:	8af9      	ldrh	r1, [r7, #22]
 800a984:	1dfa      	adds	r2, r7, #7
 800a986:	2301      	movs	r3, #1
 800a988:	f7fe fb3e 	bl	8009008 <npmx_backend_register_write>
 800a98c:	6138      	str	r0, [r7, #16]
    if (err_code != NPMX_SUCCESS)
 800a98e:	693b      	ldr	r3, [r7, #16]
 800a990:	4a07      	ldr	r2, [pc, #28]	@ (800a9b0 <npmx_core_event_interrupt_disable+0x70>)
 800a992:	4293      	cmp	r3, r2
 800a994:	d001      	beq.n	800a99a <npmx_core_event_interrupt_disable+0x5a>
    {
        return err_code;
 800a996:	693b      	ldr	r3, [r7, #16]
 800a998:	e006      	b.n	800a9a8 <npmx_core_event_interrupt_disable+0x68>
    }

    return event_clear(p_pm, event, flags_mask);
 800a99a:	79fb      	ldrb	r3, [r7, #7]
 800a99c:	461a      	mov	r2, r3
 800a99e:	68b9      	ldr	r1, [r7, #8]
 800a9a0:	68f8      	ldr	r0, [r7, #12]
 800a9a2:	f7ff fd16 	bl	800a3d2 <event_clear>
 800a9a6:	4603      	mov	r3, r0
}
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	3718      	adds	r7, #24
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bd80      	pop	{r7, pc}
 800a9b0:	2bad0000 	.word	0x2bad0000

0800a9b4 <npmx_errlog_get>:
                                       &data,
                                       1);
}

npmx_errlog_t * npmx_errlog_get(npmx_instance_t * p_pmic, uint8_t idx)
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	b083      	sub	sp, #12
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	460b      	mov	r3, r1
 800a9be:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_pmic);
    NPMX_ASSERT(idx < NPM_ERRLOG_COUNT);

    return &p_pmic->errlog[idx];
 800a9c0:	78fb      	ldrb	r3, [r7, #3]
 800a9c2:	3308      	adds	r3, #8
 800a9c4:	009b      	lsls	r3, r3, #2
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	4413      	add	r3, r2
 800a9ca:	3304      	adds	r3, #4
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	370c      	adds	r7, #12
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d6:	4770      	bx	lr

0800a9d8 <npmx_errlog_scratch_set>:
}

npmx_error_t npmx_errlog_scratch_set(npmx_errlog_t const * p_instance,
                                     npmx_errlog_scratch_t scratch,
                                     uint8_t               value)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b086      	sub	sp, #24
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	60b9      	str	r1, [r7, #8]
 800a9e2:	4613      	mov	r3, r2
 800a9e4:	71fb      	strb	r3, [r7, #7]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(scratch < NPMX_ERRLOG_SCRATCH_COUNT);

    uint8_t data;

    if (scratch == NPMX_ERRLOG_SCRATCH0)
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d123      	bne.n	800aa34 <npmx_errlog_scratch_set+0x5c>
    {
        NPMX_ASSERT(value <= NPM_ERRLOG_SCRATCH0_MAX_VAL);

        npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	6858      	ldr	r0, [r3, #4]
                                                           m_scratch_reg_addr[scratch],
 800a9f2:	4a1a      	ldr	r2, [pc, #104]	@ (800aa5c <npmx_errlog_scratch_set+0x84>)
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
        npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	f107 0213 	add.w	r2, r7, #19
 800aa00:	2301      	movs	r3, #1
 800aa02:	f7fe fb15 	bl	8009030 <npmx_backend_register_read>
 800aa06:	6178      	str	r0, [r7, #20]
                                                           &data,
                                                           1);
        if (err_code != NPMX_SUCCESS)
 800aa08:	697b      	ldr	r3, [r7, #20]
 800aa0a:	4a15      	ldr	r2, [pc, #84]	@ (800aa60 <npmx_errlog_scratch_set+0x88>)
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d001      	beq.n	800aa14 <npmx_errlog_scratch_set+0x3c>
        {
            return err_code;
 800aa10:	697b      	ldr	r3, [r7, #20]
 800aa12:	e01f      	b.n	800aa54 <npmx_errlog_scratch_set+0x7c>
        }

        data &= ~ERRLOG_SCRATCH0_SCRATCH0_Msk;
 800aa14:	7cfb      	ldrb	r3, [r7, #19]
 800aa16:	f003 0301 	and.w	r3, r3, #1
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	74fb      	strb	r3, [r7, #19]

        data |= ((uint8_t)value << ERRLOG_SCRATCH0_SCRATCH0_Pos);
 800aa1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa22:	005b      	lsls	r3, r3, #1
 800aa24:	b25a      	sxtb	r2, r3
 800aa26:	7cfb      	ldrb	r3, [r7, #19]
 800aa28:	b25b      	sxtb	r3, r3
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	b25b      	sxtb	r3, r3
 800aa2e:	b2db      	uxtb	r3, r3
 800aa30:	74fb      	strb	r3, [r7, #19]
 800aa32:	e001      	b.n	800aa38 <npmx_errlog_scratch_set+0x60>
    }
    else
    {
        data = value;
 800aa34:	79fb      	ldrb	r3, [r7, #7]
 800aa36:	74fb      	strb	r3, [r7, #19]
    }

    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	6858      	ldr	r0, [r3, #4]
                                       m_scratch_reg_addr[scratch],
 800aa3e:	4a07      	ldr	r2, [pc, #28]	@ (800aa5c <npmx_errlog_scratch_set+0x84>)
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    return npmx_backend_register_write(p_instance->p_pmic->p_backend,
 800aa46:	4619      	mov	r1, r3
 800aa48:	f107 0213 	add.w	r2, r7, #19
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	f7fe fadb 	bl	8009008 <npmx_backend_register_write>
 800aa52:	4603      	mov	r3, r0
                                       &data,
                                       1);
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3718      	adds	r7, #24
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}
 800aa5c:	0800f968 	.word	0x0800f968
 800aa60:	2bad0000 	.word	0x2bad0000

0800aa64 <npmx_errlog_scratch_get>:

npmx_error_t npmx_errlog_scratch_get(npmx_errlog_t const * p_instance,
                                     npmx_errlog_scratch_t scratch,
                                     uint8_t *             p_value)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b086      	sub	sp, #24
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	60f8      	str	r0, [r7, #12]
 800aa6c:	60b9      	str	r1, [r7, #8]
 800aa6e:	607a      	str	r2, [r7, #4]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(scratch < NPMX_ERRLOG_SCRATCH_COUNT);
    NPMX_ASSERT(p_value);

    if (scratch == NPMX_ERRLOG_SCRATCH0)
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d11a      	bne.n	800aaac <npmx_errlog_scratch_get+0x48>
    {
        uint8_t data;
        npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	6858      	ldr	r0, [r3, #4]
                                                           m_scratch_reg_addr[scratch],
 800aa7c:	4a14      	ldr	r2, [pc, #80]	@ (800aad0 <npmx_errlog_scratch_get+0x6c>)
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
        npmx_error_t err_code = npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800aa84:	4619      	mov	r1, r3
 800aa86:	f107 0213 	add.w	r2, r7, #19
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	f7fe fad0 	bl	8009030 <npmx_backend_register_read>
 800aa90:	6178      	str	r0, [r7, #20]
                                                           &data,
                                                           1);
        if (err_code != NPMX_SUCCESS)
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	4a0f      	ldr	r2, [pc, #60]	@ (800aad4 <npmx_errlog_scratch_get+0x70>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d001      	beq.n	800aa9e <npmx_errlog_scratch_get+0x3a>
        {
            return err_code;
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	e013      	b.n	800aac6 <npmx_errlog_scratch_get+0x62>
        }

        *p_value = ((data & ERRLOG_SCRATCH0_SCRATCH0_Msk) >> ERRLOG_SCRATCH0_SCRATCH0_Pos);
 800aa9e:	7cfb      	ldrb	r3, [r7, #19]
 800aaa0:	085b      	lsrs	r3, r3, #1
 800aaa2:	b2da      	uxtb	r2, r3
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	701a      	strb	r2, [r3, #0]

        return NPMX_SUCCESS;
 800aaa8:	4b0a      	ldr	r3, [pc, #40]	@ (800aad4 <npmx_errlog_scratch_get+0x70>)
 800aaaa:	e00c      	b.n	800aac6 <npmx_errlog_scratch_get+0x62>
    }

    return npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	6858      	ldr	r0, [r3, #4]
                                      m_scratch_reg_addr[scratch],
 800aab2:	4a07      	ldr	r2, [pc, #28]	@ (800aad0 <npmx_errlog_scratch_get+0x6c>)
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    return npmx_backend_register_read(p_instance->p_pmic->p_backend,
 800aaba:	4619      	mov	r1, r3
 800aabc:	2301      	movs	r3, #1
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	f7fe fab6 	bl	8009030 <npmx_backend_register_read>
 800aac4:	4603      	mov	r3, r0
                                      p_value,
                                      1);
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	3718      	adds	r7, #24
 800aaca:	46bd      	mov	sp, r7
 800aacc:	bd80      	pop	{r7, pc}
 800aace:	bf00      	nop
 800aad0:	0800f968 	.word	0x0800f968
 800aad4:	2bad0000 	.word	0x2bad0000

0800aad8 <mode_set>:
 *
 * @retval NPMX_SUCCESS  Operation performed successfully.
 * @retval NPMX_ERROR_IO Error using IO bus line.
 */
static npmx_error_t mode_set(npmx_gpio_t const * p_instance, npmx_gpio_mode_t mode)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b084      	sub	sp, #16
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
    uint8_t data = ((uint8_t)mode << GPIOS_GPIOMODE0_GPIOMODE_Pos) & GPIOS_GPIOMODE0_GPIOMODE_Msk;
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	f003 030f 	and.w	r3, r3, #15
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	73fb      	strb	r3, [r7, #15]

    return npmx_backend_register_write(p_instance->p_backend,
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6818      	ldr	r0, [r3, #0]
                                       m_mode_reg_addr[p_instance->hw_index],
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	791b      	ldrb	r3, [r3, #4]
 800aaf6:	461a      	mov	r2, r3
 800aaf8:	4b06      	ldr	r3, [pc, #24]	@ (800ab14 <mode_set+0x3c>)
 800aafa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    return npmx_backend_register_write(p_instance->p_backend,
 800aafe:	4619      	mov	r1, r3
 800ab00:	f107 020f 	add.w	r2, r7, #15
 800ab04:	2301      	movs	r3, #1
 800ab06:	f7fe fa7f 	bl	8009008 <npmx_backend_register_write>
 800ab0a:	4603      	mov	r3, r0
                                       &data,
                                       1);
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3710      	adds	r7, #16
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	0800f96c 	.word	0x0800f96c

0800ab18 <npmx_gpio_get>:

    return NPMX_SUCCESS;
}

npmx_gpio_t * npmx_gpio_get(npmx_instance_t * p_pmic, uint8_t idx)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b083      	sub	sp, #12
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	460b      	mov	r3, r1
 800ab22:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_pmic);
    NPMX_ASSERT(idx < NPM_GPIOS_COUNT);

    return &p_pmic->gpio[idx];
 800ab24:	78fb      	ldrb	r3, [r7, #3]
 800ab26:	3305      	adds	r3, #5
 800ab28:	00db      	lsls	r3, r3, #3
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	4413      	add	r3, r2
}
 800ab2e:	4618      	mov	r0, r3
 800ab30:	370c      	adds	r7, #12
 800ab32:	46bd      	mov	sp, r7
 800ab34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab38:	4770      	bx	lr

0800ab3a <npmx_gpio_mode_set>:

    return NPMX_SUCCESS;
}

npmx_error_t npmx_gpio_mode_set(npmx_gpio_t const * p_instance, npmx_gpio_mode_t mode)
{
 800ab3a:	b580      	push	{r7, lr}
 800ab3c:	b082      	sub	sp, #8
 800ab3e:	af00      	add	r7, sp, #0
 800ab40:	6078      	str	r0, [r7, #4]
 800ab42:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(mode < NPMX_GPIO_MODE_COUNT);

    return mode_set(p_instance, mode);
 800ab44:	6839      	ldr	r1, [r7, #0]
 800ab46:	6878      	ldr	r0, [r7, #4]
 800ab48:	f7ff ffc6 	bl	800aad8 <mode_set>
 800ab4c:	4603      	mov	r3, r0
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3708      	adds	r7, #8
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}

0800ab56 <npmx_ship_get>:

    return npmx_backend_register_write(p_instance->p_backend, task_addr[task], &data, 1);
}

npmx_ship_t * npmx_ship_get(npmx_instance_t * p_pmic, uint8_t idx)
{
 800ab56:	b480      	push	{r7}
 800ab58:	b083      	sub	sp, #12
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
 800ab5e:	460b      	mov	r3, r1
 800ab60:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_pmic);
    NPMX_ASSERT(idx < NPM_SHPHLD_COUNT);

    return &p_pmic->ship[idx];
 800ab62:	78fb      	ldrb	r3, [r7, #3]
 800ab64:	330f      	adds	r3, #15
 800ab66:	00db      	lsls	r3, r3, #3
 800ab68:	687a      	ldr	r2, [r7, #4]
 800ab6a:	4413      	add	r3, r2
 800ab6c:	3304      	adds	r3, #4
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	370c      	adds	r7, #12
 800ab72:	46bd      	mov	sp, r7
 800ab74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab78:	4770      	bx	lr
	...

0800ab7c <npmx_ship_config_get>:

    return task_trigger(p_instance, NPMX_SHIP_TASK_CONFIG_SHIPHOLD);
}

npmx_error_t npmx_ship_config_get(npmx_ship_t * p_instance, npmx_ship_config_t * p_config)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b084      	sub	sp, #16
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_config);

    uint8_t      data;
    npmx_error_t err_code = npmx_backend_register_read(p_instance->p_backend,
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6818      	ldr	r0, [r3, #0]
 800ab8a:	f107 020b 	add.w	r2, r7, #11
 800ab8e:	2301      	movs	r3, #1
 800ab90:	f640 3104 	movw	r1, #2820	@ 0xb04
 800ab94:	f7fe fa4c 	bl	8009030 <npmx_backend_register_read>
 800ab98:	60f8      	str	r0, [r7, #12]
                                                       NPMX_REG_TO_ADDR(NPM_SHIP->SHPHLDCONFIG),
                                                       &data,
                                                       1);
    if (err_code != NPMX_SUCCESS)
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	4a0e      	ldr	r2, [pc, #56]	@ (800abd8 <npmx_ship_config_get+0x5c>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d001      	beq.n	800aba6 <npmx_ship_config_get+0x2a>
    {
        return err_code;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	e013      	b.n	800abce <npmx_ship_config_get+0x52>
    }

    p_config->time = (npmx_ship_time_t)((data & SHPHLD_SHPHLDCONFIG_SHPHLDTIM_Msk)
 800aba6:	7afb      	ldrb	r3, [r7, #11]
                                        >> SHPHLD_SHPHLDCONFIG_SHPHLDTIM_Pos);
 800aba8:	f003 0207 	and.w	r2, r3, #7
    p_config->time = (npmx_ship_time_t)((data & SHPHLD_SHPHLDCONFIG_SHPHLDTIM_Msk)
 800abac:	683b      	ldr	r3, [r7, #0]
 800abae:	601a      	str	r2, [r3, #0]

    p_config->inverted_polarity = ((data & SHPHLD_SHPHLDCONFIG_SHPHLDPOLARITY_Msk)
                                   >> SHPHLD_SHPHLDCONFIG_SHPHLDPOLARITY_Pos) ==
 800abb0:	7afb      	ldrb	r3, [r7, #11]
 800abb2:	f003 0308 	and.w	r3, r3, #8
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	bf14      	ite	ne
 800abba:	2301      	movne	r3, #1
 800abbc:	2300      	moveq	r3, #0
 800abbe:	b2da      	uxtb	r2, r3
    p_config->inverted_polarity = ((data & SHPHLD_SHPHLDCONFIG_SHPHLDPOLARITY_Msk)
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	711a      	strb	r2, [r3, #4]
                                  SHPHLD_SHPHLDCONFIG_SHPHLDPOLARITY_INVERT;

    p_instance->ship_button_inverted = p_config->inverted_polarity;
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	791a      	ldrb	r2, [r3, #4]
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	711a      	strb	r2, [r3, #4]

    return NPMX_SUCCESS;
 800abcc:	4b02      	ldr	r3, [pc, #8]	@ (800abd8 <npmx_ship_config_get+0x5c>)
}
 800abce:	4618      	mov	r0, r3
 800abd0:	3710      	adds	r7, #16
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}
 800abd6:	bf00      	nop
 800abd8:	2bad0000 	.word	0x2bad0000

0800abdc <npmx_vbusin_get>:
                   VBUSIN_USBCDETECTSTATUS_VBUSINCC2CMP_1A5HIGHPOWER);
NPMX_STATIC_ASSERT(VBUSIN_USBCDETECTSTATUS_VBUSINCC1CMP_3AHIGHPOWER ==
                   VBUSIN_USBCDETECTSTATUS_VBUSINCC2CMP_3AHIGHPOWER);

npmx_vbusin_t * npmx_vbusin_get(npmx_instance_t * p_pmic, uint8_t idx)
{
 800abdc:	b480      	push	{r7}
 800abde:	b083      	sub	sp, #12
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	460b      	mov	r3, r1
 800abe6:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_pmic);
    NPMX_ASSERT(idx < NPM_VBUSIN_COUNT);

    return &p_pmic->vbusin[idx];
 800abe8:	78fb      	ldrb	r3, [r7, #3]
 800abea:	3322      	adds	r3, #34	@ 0x22
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	687a      	ldr	r2, [r7, #4]
 800abf0:	4413      	add	r3, r2
}
 800abf2:	4618      	mov	r0, r3
 800abf4:	370c      	adds	r7, #12
 800abf6:	46bd      	mov	sp, r7
 800abf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfc:	4770      	bx	lr

0800abfe <npmx_vbusin_current_convert>:

npmx_vbusin_current_t npmx_vbusin_current_convert(uint32_t milliamperes)
{
 800abfe:	b480      	push	{r7}
 800ac00:	b083      	sub	sp, #12
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
    switch (milliamperes)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800ac0c:	4293      	cmp	r3, r2
 800ac0e:	d06e      	beq.n	800acee <npmx_vbusin_current_convert+0xf0>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d86b      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800ac20:	d063      	beq.n	800acea <npmx_vbusin_current_convert+0xec>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800ac28:	d863      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f240 5214 	movw	r2, #1300	@ 0x514
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d058      	beq.n	800ace6 <npmx_vbusin_current_convert+0xe8>
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f240 5214 	movw	r2, #1300	@ 0x514
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d859      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800ac44:	d04d      	beq.n	800ace2 <npmx_vbusin_current_convert+0xe4>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800ac4c:	d851      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	f240 424c 	movw	r2, #1100	@ 0x44c
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d042      	beq.n	800acde <npmx_vbusin_current_convert+0xe0>
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	f240 424c 	movw	r2, #1100	@ 0x44c
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d847      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ac68:	d037      	beq.n	800acda <npmx_vbusin_current_convert+0xdc>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ac70:	d83f      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800ac78:	d02d      	beq.n	800acd6 <npmx_vbusin_current_convert+0xd8>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800ac80:	d837      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 800ac88:	d023      	beq.n	800acd2 <npmx_vbusin_current_convert+0xd4>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 800ac90:	d82f      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 800ac98:	d019      	beq.n	800acce <npmx_vbusin_current_convert+0xd0>
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 800aca0:	d827      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800aca8:	d00f      	beq.n	800acca <npmx_vbusin_current_convert+0xcc>
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800acb0:	d81f      	bhi.n	800acf2 <npmx_vbusin_current_convert+0xf4>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2b64      	cmp	r3, #100	@ 0x64
 800acb6:	d004      	beq.n	800acc2 <npmx_vbusin_current_convert+0xc4>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800acbe:	d002      	beq.n	800acc6 <npmx_vbusin_current_convert+0xc8>
 800acc0:	e017      	b.n	800acf2 <npmx_vbusin_current_convert+0xf4>
    {
        case 100:
            return NPMX_VBUSIN_CURRENT_100_MA;
 800acc2:	2301      	movs	r3, #1
 800acc4:	e017      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 500:
            return NPMX_VBUSIN_CURRENT_500_MA;
 800acc6:	2305      	movs	r3, #5
 800acc8:	e015      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 600:
            return NPMX_VBUSIN_CURRENT_600_MA;
 800acca:	2306      	movs	r3, #6
 800accc:	e013      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 700:
            return NPMX_VBUSIN_CURRENT_700_MA;
 800acce:	2307      	movs	r3, #7
 800acd0:	e011      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 800:
            return NPMX_VBUSIN_CURRENT_800_MA;
 800acd2:	2308      	movs	r3, #8
 800acd4:	e00f      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 900:
            return NPMX_VBUSIN_CURRENT_900_MA;
 800acd6:	2309      	movs	r3, #9
 800acd8:	e00d      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 1000:
            return NPMX_VBUSIN_CURRENT_1000_MA;
 800acda:	230a      	movs	r3, #10
 800acdc:	e00b      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 1100:
            return NPMX_VBUSIN_CURRENT_1100_MA;
 800acde:	230b      	movs	r3, #11
 800ace0:	e009      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 1200:
            return NPMX_VBUSIN_CURRENT_1200_MA;
 800ace2:	230c      	movs	r3, #12
 800ace4:	e007      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 1300:
            return NPMX_VBUSIN_CURRENT_1300_MA;
 800ace6:	230d      	movs	r3, #13
 800ace8:	e005      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 1400:
            return NPMX_VBUSIN_CURRENT_1400_MA;
 800acea:	230e      	movs	r3, #14
 800acec:	e003      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        case 1500:
            return NPMX_VBUSIN_CURRENT_1500_MA;
 800acee:	230f      	movs	r3, #15
 800acf0:	e001      	b.n	800acf6 <npmx_vbusin_current_convert+0xf8>
        default:
            return NPMX_VBUSIN_CURRENT_INVALID;
 800acf2:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	370c      	adds	r7, #12
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr
	...

0800ad04 <npmx_vbusin_task_trigger>:
            return "INVALID";
    }
}

npmx_error_t npmx_vbusin_task_trigger(npmx_vbusin_t const * p_instance, npmx_vbusin_task_t task)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b084      	sub	sp, #16
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	460b      	mov	r3, r1
 800ad0e:	70fb      	strb	r3, [r7, #3]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(task < NPMX_VBUSIN_TASK_COUNT);

    uint8_t data = NPMX_TASK_TRIGGER;
 800ad10:	2301      	movs	r3, #1
 800ad12:	73fb      	strb	r3, [r7, #15]
    static const uint16_t task_addr[NPMX_VBUSIN_TASK_COUNT] =
    {
        [NPMX_VBUSIN_TASK_APPLY_CURRENT_LIMIT] = NPMX_REG_TO_ADDR(NPM_VBUSIN->TASKUPDATEILIMSW),
    };

    return npmx_backend_register_write(p_instance->p_backend, task_addr[task], &data, 1);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6818      	ldr	r0, [r3, #0]
 800ad18:	78fb      	ldrb	r3, [r7, #3]
 800ad1a:	4a07      	ldr	r2, [pc, #28]	@ (800ad38 <npmx_vbusin_task_trigger+0x34>)
 800ad1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ad20:	4619      	mov	r1, r3
 800ad22:	f107 020f 	add.w	r2, r7, #15
 800ad26:	2301      	movs	r3, #1
 800ad28:	f7fe f96e 	bl	8009008 <npmx_backend_register_write>
 800ad2c:	4603      	mov	r3, r0
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	3710      	adds	r7, #16
 800ad32:	46bd      	mov	sp, r7
 800ad34:	bd80      	pop	{r7, pc}
 800ad36:	bf00      	nop
 800ad38:	0800f978 	.word	0x0800f978

0800ad3c <npmx_vbusin_current_limit_set>:

npmx_error_t npmx_vbusin_current_limit_set(npmx_vbusin_t const * p_instance,
                                           npmx_vbusin_current_t current_limit)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b084      	sub	sp, #16
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(current_limit < NPMX_VBUSIN_CURRENT_COUNT);

    uint8_t data = ((uint8_t)current_limit << VBUSIN_VBUSINILIM0_VBUSINILIM0_Pos) &
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	b2db      	uxtb	r3, r3
 800ad4a:	f003 030f 	and.w	r3, r3, #15
 800ad4e:	b2db      	uxtb	r3, r3
 800ad50:	73fb      	strb	r3, [r7, #15]
                   VBUSIN_VBUSINILIM0_VBUSINILIM0_Msk;

    return npmx_backend_register_write(p_instance->p_backend,
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6818      	ldr	r0, [r3, #0]
 800ad56:	f107 020f 	add.w	r2, r7, #15
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	f240 2101 	movw	r1, #513	@ 0x201
 800ad60:	f7fe f952 	bl	8009008 <npmx_backend_register_write>
 800ad64:	4603      	mov	r3, r0
                                       NPMX_REG_TO_ADDR(NPM_VBUSIN->VBUSINILIM0),
                                       &data,
                                       1);
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3710      	adds	r7, #16
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}

0800ad6e <npmx_vbusin_vbus_status_get>:

    return NPMX_SUCCESS;
}

npmx_error_t npmx_vbusin_vbus_status_get(npmx_vbusin_t const * p_instance, uint8_t * p_status_mask)
{
 800ad6e:	b580      	push	{r7, lr}
 800ad70:	b082      	sub	sp, #8
 800ad72:	af00      	add	r7, sp, #0
 800ad74:	6078      	str	r0, [r7, #4]
 800ad76:	6039      	str	r1, [r7, #0]
    NPMX_ASSERT(p_instance);
    NPMX_ASSERT(p_status_mask);

    return npmx_backend_register_read(p_instance->p_backend,
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6818      	ldr	r0, [r3, #0]
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	683a      	ldr	r2, [r7, #0]
 800ad80:	f240 2107 	movw	r1, #519	@ 0x207
 800ad84:	f7fe f954 	bl	8009030 <npmx_backend_register_read>
 800ad88:	4603      	mov	r3, r0
                                      NPMX_REG_TO_ADDR(NPM_VBUSIN->VBUSINSTATUS),
                                      p_status_mask,
                                      1);
}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	3708      	adds	r7, #8
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}

0800ad92 <__cvt>:
 800ad92:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad96:	ec57 6b10 	vmov	r6, r7, d0
 800ad9a:	2f00      	cmp	r7, #0
 800ad9c:	460c      	mov	r4, r1
 800ad9e:	4619      	mov	r1, r3
 800ada0:	463b      	mov	r3, r7
 800ada2:	bfbb      	ittet	lt
 800ada4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ada8:	461f      	movlt	r7, r3
 800adaa:	2300      	movge	r3, #0
 800adac:	232d      	movlt	r3, #45	@ 0x2d
 800adae:	700b      	strb	r3, [r1, #0]
 800adb0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800adb2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800adb6:	4691      	mov	r9, r2
 800adb8:	f023 0820 	bic.w	r8, r3, #32
 800adbc:	bfbc      	itt	lt
 800adbe:	4632      	movlt	r2, r6
 800adc0:	4616      	movlt	r6, r2
 800adc2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800adc6:	d005      	beq.n	800add4 <__cvt+0x42>
 800adc8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800adcc:	d100      	bne.n	800add0 <__cvt+0x3e>
 800adce:	3401      	adds	r4, #1
 800add0:	2102      	movs	r1, #2
 800add2:	e000      	b.n	800add6 <__cvt+0x44>
 800add4:	2103      	movs	r1, #3
 800add6:	ab03      	add	r3, sp, #12
 800add8:	9301      	str	r3, [sp, #4]
 800adda:	ab02      	add	r3, sp, #8
 800addc:	9300      	str	r3, [sp, #0]
 800adde:	ec47 6b10 	vmov	d0, r6, r7
 800ade2:	4653      	mov	r3, sl
 800ade4:	4622      	mov	r2, r4
 800ade6:	f000 ff4b 	bl	800bc80 <_dtoa_r>
 800adea:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800adee:	4605      	mov	r5, r0
 800adf0:	d119      	bne.n	800ae26 <__cvt+0x94>
 800adf2:	f019 0f01 	tst.w	r9, #1
 800adf6:	d00e      	beq.n	800ae16 <__cvt+0x84>
 800adf8:	eb00 0904 	add.w	r9, r0, r4
 800adfc:	2200      	movs	r2, #0
 800adfe:	2300      	movs	r3, #0
 800ae00:	4630      	mov	r0, r6
 800ae02:	4639      	mov	r1, r7
 800ae04:	f7f8 f820 	bl	8002e48 <__aeabi_dcmpeq>
 800ae08:	b108      	cbz	r0, 800ae0e <__cvt+0x7c>
 800ae0a:	f8cd 900c 	str.w	r9, [sp, #12]
 800ae0e:	2230      	movs	r2, #48	@ 0x30
 800ae10:	9b03      	ldr	r3, [sp, #12]
 800ae12:	454b      	cmp	r3, r9
 800ae14:	d31e      	bcc.n	800ae54 <__cvt+0xc2>
 800ae16:	9b03      	ldr	r3, [sp, #12]
 800ae18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae1a:	1b5b      	subs	r3, r3, r5
 800ae1c:	4628      	mov	r0, r5
 800ae1e:	6013      	str	r3, [r2, #0]
 800ae20:	b004      	add	sp, #16
 800ae22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae26:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ae2a:	eb00 0904 	add.w	r9, r0, r4
 800ae2e:	d1e5      	bne.n	800adfc <__cvt+0x6a>
 800ae30:	7803      	ldrb	r3, [r0, #0]
 800ae32:	2b30      	cmp	r3, #48	@ 0x30
 800ae34:	d10a      	bne.n	800ae4c <__cvt+0xba>
 800ae36:	2200      	movs	r2, #0
 800ae38:	2300      	movs	r3, #0
 800ae3a:	4630      	mov	r0, r6
 800ae3c:	4639      	mov	r1, r7
 800ae3e:	f7f8 f803 	bl	8002e48 <__aeabi_dcmpeq>
 800ae42:	b918      	cbnz	r0, 800ae4c <__cvt+0xba>
 800ae44:	f1c4 0401 	rsb	r4, r4, #1
 800ae48:	f8ca 4000 	str.w	r4, [sl]
 800ae4c:	f8da 3000 	ldr.w	r3, [sl]
 800ae50:	4499      	add	r9, r3
 800ae52:	e7d3      	b.n	800adfc <__cvt+0x6a>
 800ae54:	1c59      	adds	r1, r3, #1
 800ae56:	9103      	str	r1, [sp, #12]
 800ae58:	701a      	strb	r2, [r3, #0]
 800ae5a:	e7d9      	b.n	800ae10 <__cvt+0x7e>

0800ae5c <__exponent>:
 800ae5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae5e:	2900      	cmp	r1, #0
 800ae60:	bfba      	itte	lt
 800ae62:	4249      	neglt	r1, r1
 800ae64:	232d      	movlt	r3, #45	@ 0x2d
 800ae66:	232b      	movge	r3, #43	@ 0x2b
 800ae68:	2909      	cmp	r1, #9
 800ae6a:	7002      	strb	r2, [r0, #0]
 800ae6c:	7043      	strb	r3, [r0, #1]
 800ae6e:	dd29      	ble.n	800aec4 <__exponent+0x68>
 800ae70:	f10d 0307 	add.w	r3, sp, #7
 800ae74:	461d      	mov	r5, r3
 800ae76:	270a      	movs	r7, #10
 800ae78:	461a      	mov	r2, r3
 800ae7a:	fbb1 f6f7 	udiv	r6, r1, r7
 800ae7e:	fb07 1416 	mls	r4, r7, r6, r1
 800ae82:	3430      	adds	r4, #48	@ 0x30
 800ae84:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ae88:	460c      	mov	r4, r1
 800ae8a:	2c63      	cmp	r4, #99	@ 0x63
 800ae8c:	f103 33ff 	add.w	r3, r3, #4294967295
 800ae90:	4631      	mov	r1, r6
 800ae92:	dcf1      	bgt.n	800ae78 <__exponent+0x1c>
 800ae94:	3130      	adds	r1, #48	@ 0x30
 800ae96:	1e94      	subs	r4, r2, #2
 800ae98:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ae9c:	1c41      	adds	r1, r0, #1
 800ae9e:	4623      	mov	r3, r4
 800aea0:	42ab      	cmp	r3, r5
 800aea2:	d30a      	bcc.n	800aeba <__exponent+0x5e>
 800aea4:	f10d 0309 	add.w	r3, sp, #9
 800aea8:	1a9b      	subs	r3, r3, r2
 800aeaa:	42ac      	cmp	r4, r5
 800aeac:	bf88      	it	hi
 800aeae:	2300      	movhi	r3, #0
 800aeb0:	3302      	adds	r3, #2
 800aeb2:	4403      	add	r3, r0
 800aeb4:	1a18      	subs	r0, r3, r0
 800aeb6:	b003      	add	sp, #12
 800aeb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aeba:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aebe:	f801 6f01 	strb.w	r6, [r1, #1]!
 800aec2:	e7ed      	b.n	800aea0 <__exponent+0x44>
 800aec4:	2330      	movs	r3, #48	@ 0x30
 800aec6:	3130      	adds	r1, #48	@ 0x30
 800aec8:	7083      	strb	r3, [r0, #2]
 800aeca:	70c1      	strb	r1, [r0, #3]
 800aecc:	1d03      	adds	r3, r0, #4
 800aece:	e7f1      	b.n	800aeb4 <__exponent+0x58>

0800aed0 <_printf_float>:
 800aed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed4:	b08d      	sub	sp, #52	@ 0x34
 800aed6:	460c      	mov	r4, r1
 800aed8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800aedc:	4616      	mov	r6, r2
 800aede:	461f      	mov	r7, r3
 800aee0:	4605      	mov	r5, r0
 800aee2:	f000 fdbd 	bl	800ba60 <_localeconv_r>
 800aee6:	6803      	ldr	r3, [r0, #0]
 800aee8:	9304      	str	r3, [sp, #16]
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7f7 fb80 	bl	80025f0 <strlen>
 800aef0:	2300      	movs	r3, #0
 800aef2:	930a      	str	r3, [sp, #40]	@ 0x28
 800aef4:	f8d8 3000 	ldr.w	r3, [r8]
 800aef8:	9005      	str	r0, [sp, #20]
 800aefa:	3307      	adds	r3, #7
 800aefc:	f023 0307 	bic.w	r3, r3, #7
 800af00:	f103 0208 	add.w	r2, r3, #8
 800af04:	f894 a018 	ldrb.w	sl, [r4, #24]
 800af08:	f8d4 b000 	ldr.w	fp, [r4]
 800af0c:	f8c8 2000 	str.w	r2, [r8]
 800af10:	e9d3 8900 	ldrd	r8, r9, [r3]
 800af14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800af18:	9307      	str	r3, [sp, #28]
 800af1a:	f8cd 8018 	str.w	r8, [sp, #24]
 800af1e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800af22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af26:	4b9c      	ldr	r3, [pc, #624]	@ (800b198 <_printf_float+0x2c8>)
 800af28:	f04f 32ff 	mov.w	r2, #4294967295
 800af2c:	f7f7 ffbe 	bl	8002eac <__aeabi_dcmpun>
 800af30:	bb70      	cbnz	r0, 800af90 <_printf_float+0xc0>
 800af32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af36:	4b98      	ldr	r3, [pc, #608]	@ (800b198 <_printf_float+0x2c8>)
 800af38:	f04f 32ff 	mov.w	r2, #4294967295
 800af3c:	f7f7 ff98 	bl	8002e70 <__aeabi_dcmple>
 800af40:	bb30      	cbnz	r0, 800af90 <_printf_float+0xc0>
 800af42:	2200      	movs	r2, #0
 800af44:	2300      	movs	r3, #0
 800af46:	4640      	mov	r0, r8
 800af48:	4649      	mov	r1, r9
 800af4a:	f7f7 ff87 	bl	8002e5c <__aeabi_dcmplt>
 800af4e:	b110      	cbz	r0, 800af56 <_printf_float+0x86>
 800af50:	232d      	movs	r3, #45	@ 0x2d
 800af52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af56:	4a91      	ldr	r2, [pc, #580]	@ (800b19c <_printf_float+0x2cc>)
 800af58:	4b91      	ldr	r3, [pc, #580]	@ (800b1a0 <_printf_float+0x2d0>)
 800af5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800af5e:	bf8c      	ite	hi
 800af60:	4690      	movhi	r8, r2
 800af62:	4698      	movls	r8, r3
 800af64:	2303      	movs	r3, #3
 800af66:	6123      	str	r3, [r4, #16]
 800af68:	f02b 0304 	bic.w	r3, fp, #4
 800af6c:	6023      	str	r3, [r4, #0]
 800af6e:	f04f 0900 	mov.w	r9, #0
 800af72:	9700      	str	r7, [sp, #0]
 800af74:	4633      	mov	r3, r6
 800af76:	aa0b      	add	r2, sp, #44	@ 0x2c
 800af78:	4621      	mov	r1, r4
 800af7a:	4628      	mov	r0, r5
 800af7c:	f000 f9d2 	bl	800b324 <_printf_common>
 800af80:	3001      	adds	r0, #1
 800af82:	f040 808d 	bne.w	800b0a0 <_printf_float+0x1d0>
 800af86:	f04f 30ff 	mov.w	r0, #4294967295
 800af8a:	b00d      	add	sp, #52	@ 0x34
 800af8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af90:	4642      	mov	r2, r8
 800af92:	464b      	mov	r3, r9
 800af94:	4640      	mov	r0, r8
 800af96:	4649      	mov	r1, r9
 800af98:	f7f7 ff88 	bl	8002eac <__aeabi_dcmpun>
 800af9c:	b140      	cbz	r0, 800afb0 <_printf_float+0xe0>
 800af9e:	464b      	mov	r3, r9
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	bfbc      	itt	lt
 800afa4:	232d      	movlt	r3, #45	@ 0x2d
 800afa6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800afaa:	4a7e      	ldr	r2, [pc, #504]	@ (800b1a4 <_printf_float+0x2d4>)
 800afac:	4b7e      	ldr	r3, [pc, #504]	@ (800b1a8 <_printf_float+0x2d8>)
 800afae:	e7d4      	b.n	800af5a <_printf_float+0x8a>
 800afb0:	6863      	ldr	r3, [r4, #4]
 800afb2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800afb6:	9206      	str	r2, [sp, #24]
 800afb8:	1c5a      	adds	r2, r3, #1
 800afba:	d13b      	bne.n	800b034 <_printf_float+0x164>
 800afbc:	2306      	movs	r3, #6
 800afbe:	6063      	str	r3, [r4, #4]
 800afc0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800afc4:	2300      	movs	r3, #0
 800afc6:	6022      	str	r2, [r4, #0]
 800afc8:	9303      	str	r3, [sp, #12]
 800afca:	ab0a      	add	r3, sp, #40	@ 0x28
 800afcc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800afd0:	ab09      	add	r3, sp, #36	@ 0x24
 800afd2:	9300      	str	r3, [sp, #0]
 800afd4:	6861      	ldr	r1, [r4, #4]
 800afd6:	ec49 8b10 	vmov	d0, r8, r9
 800afda:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800afde:	4628      	mov	r0, r5
 800afe0:	f7ff fed7 	bl	800ad92 <__cvt>
 800afe4:	9b06      	ldr	r3, [sp, #24]
 800afe6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800afe8:	2b47      	cmp	r3, #71	@ 0x47
 800afea:	4680      	mov	r8, r0
 800afec:	d129      	bne.n	800b042 <_printf_float+0x172>
 800afee:	1cc8      	adds	r0, r1, #3
 800aff0:	db02      	blt.n	800aff8 <_printf_float+0x128>
 800aff2:	6863      	ldr	r3, [r4, #4]
 800aff4:	4299      	cmp	r1, r3
 800aff6:	dd41      	ble.n	800b07c <_printf_float+0x1ac>
 800aff8:	f1aa 0a02 	sub.w	sl, sl, #2
 800affc:	fa5f fa8a 	uxtb.w	sl, sl
 800b000:	3901      	subs	r1, #1
 800b002:	4652      	mov	r2, sl
 800b004:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b008:	9109      	str	r1, [sp, #36]	@ 0x24
 800b00a:	f7ff ff27 	bl	800ae5c <__exponent>
 800b00e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b010:	1813      	adds	r3, r2, r0
 800b012:	2a01      	cmp	r2, #1
 800b014:	4681      	mov	r9, r0
 800b016:	6123      	str	r3, [r4, #16]
 800b018:	dc02      	bgt.n	800b020 <_printf_float+0x150>
 800b01a:	6822      	ldr	r2, [r4, #0]
 800b01c:	07d2      	lsls	r2, r2, #31
 800b01e:	d501      	bpl.n	800b024 <_printf_float+0x154>
 800b020:	3301      	adds	r3, #1
 800b022:	6123      	str	r3, [r4, #16]
 800b024:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d0a2      	beq.n	800af72 <_printf_float+0xa2>
 800b02c:	232d      	movs	r3, #45	@ 0x2d
 800b02e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b032:	e79e      	b.n	800af72 <_printf_float+0xa2>
 800b034:	9a06      	ldr	r2, [sp, #24]
 800b036:	2a47      	cmp	r2, #71	@ 0x47
 800b038:	d1c2      	bne.n	800afc0 <_printf_float+0xf0>
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d1c0      	bne.n	800afc0 <_printf_float+0xf0>
 800b03e:	2301      	movs	r3, #1
 800b040:	e7bd      	b.n	800afbe <_printf_float+0xee>
 800b042:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b046:	d9db      	bls.n	800b000 <_printf_float+0x130>
 800b048:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b04c:	d118      	bne.n	800b080 <_printf_float+0x1b0>
 800b04e:	2900      	cmp	r1, #0
 800b050:	6863      	ldr	r3, [r4, #4]
 800b052:	dd0b      	ble.n	800b06c <_printf_float+0x19c>
 800b054:	6121      	str	r1, [r4, #16]
 800b056:	b913      	cbnz	r3, 800b05e <_printf_float+0x18e>
 800b058:	6822      	ldr	r2, [r4, #0]
 800b05a:	07d0      	lsls	r0, r2, #31
 800b05c:	d502      	bpl.n	800b064 <_printf_float+0x194>
 800b05e:	3301      	adds	r3, #1
 800b060:	440b      	add	r3, r1
 800b062:	6123      	str	r3, [r4, #16]
 800b064:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b066:	f04f 0900 	mov.w	r9, #0
 800b06a:	e7db      	b.n	800b024 <_printf_float+0x154>
 800b06c:	b913      	cbnz	r3, 800b074 <_printf_float+0x1a4>
 800b06e:	6822      	ldr	r2, [r4, #0]
 800b070:	07d2      	lsls	r2, r2, #31
 800b072:	d501      	bpl.n	800b078 <_printf_float+0x1a8>
 800b074:	3302      	adds	r3, #2
 800b076:	e7f4      	b.n	800b062 <_printf_float+0x192>
 800b078:	2301      	movs	r3, #1
 800b07a:	e7f2      	b.n	800b062 <_printf_float+0x192>
 800b07c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b080:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b082:	4299      	cmp	r1, r3
 800b084:	db05      	blt.n	800b092 <_printf_float+0x1c2>
 800b086:	6823      	ldr	r3, [r4, #0]
 800b088:	6121      	str	r1, [r4, #16]
 800b08a:	07d8      	lsls	r0, r3, #31
 800b08c:	d5ea      	bpl.n	800b064 <_printf_float+0x194>
 800b08e:	1c4b      	adds	r3, r1, #1
 800b090:	e7e7      	b.n	800b062 <_printf_float+0x192>
 800b092:	2900      	cmp	r1, #0
 800b094:	bfd4      	ite	le
 800b096:	f1c1 0202 	rsble	r2, r1, #2
 800b09a:	2201      	movgt	r2, #1
 800b09c:	4413      	add	r3, r2
 800b09e:	e7e0      	b.n	800b062 <_printf_float+0x192>
 800b0a0:	6823      	ldr	r3, [r4, #0]
 800b0a2:	055a      	lsls	r2, r3, #21
 800b0a4:	d407      	bmi.n	800b0b6 <_printf_float+0x1e6>
 800b0a6:	6923      	ldr	r3, [r4, #16]
 800b0a8:	4642      	mov	r2, r8
 800b0aa:	4631      	mov	r1, r6
 800b0ac:	4628      	mov	r0, r5
 800b0ae:	47b8      	blx	r7
 800b0b0:	3001      	adds	r0, #1
 800b0b2:	d12b      	bne.n	800b10c <_printf_float+0x23c>
 800b0b4:	e767      	b.n	800af86 <_printf_float+0xb6>
 800b0b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b0ba:	f240 80dd 	bls.w	800b278 <_printf_float+0x3a8>
 800b0be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	f7f7 febf 	bl	8002e48 <__aeabi_dcmpeq>
 800b0ca:	2800      	cmp	r0, #0
 800b0cc:	d033      	beq.n	800b136 <_printf_float+0x266>
 800b0ce:	4a37      	ldr	r2, [pc, #220]	@ (800b1ac <_printf_float+0x2dc>)
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	4631      	mov	r1, r6
 800b0d4:	4628      	mov	r0, r5
 800b0d6:	47b8      	blx	r7
 800b0d8:	3001      	adds	r0, #1
 800b0da:	f43f af54 	beq.w	800af86 <_printf_float+0xb6>
 800b0de:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b0e2:	4543      	cmp	r3, r8
 800b0e4:	db02      	blt.n	800b0ec <_printf_float+0x21c>
 800b0e6:	6823      	ldr	r3, [r4, #0]
 800b0e8:	07d8      	lsls	r0, r3, #31
 800b0ea:	d50f      	bpl.n	800b10c <_printf_float+0x23c>
 800b0ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0f0:	4631      	mov	r1, r6
 800b0f2:	4628      	mov	r0, r5
 800b0f4:	47b8      	blx	r7
 800b0f6:	3001      	adds	r0, #1
 800b0f8:	f43f af45 	beq.w	800af86 <_printf_float+0xb6>
 800b0fc:	f04f 0900 	mov.w	r9, #0
 800b100:	f108 38ff 	add.w	r8, r8, #4294967295
 800b104:	f104 0a1a 	add.w	sl, r4, #26
 800b108:	45c8      	cmp	r8, r9
 800b10a:	dc09      	bgt.n	800b120 <_printf_float+0x250>
 800b10c:	6823      	ldr	r3, [r4, #0]
 800b10e:	079b      	lsls	r3, r3, #30
 800b110:	f100 8103 	bmi.w	800b31a <_printf_float+0x44a>
 800b114:	68e0      	ldr	r0, [r4, #12]
 800b116:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b118:	4298      	cmp	r0, r3
 800b11a:	bfb8      	it	lt
 800b11c:	4618      	movlt	r0, r3
 800b11e:	e734      	b.n	800af8a <_printf_float+0xba>
 800b120:	2301      	movs	r3, #1
 800b122:	4652      	mov	r2, sl
 800b124:	4631      	mov	r1, r6
 800b126:	4628      	mov	r0, r5
 800b128:	47b8      	blx	r7
 800b12a:	3001      	adds	r0, #1
 800b12c:	f43f af2b 	beq.w	800af86 <_printf_float+0xb6>
 800b130:	f109 0901 	add.w	r9, r9, #1
 800b134:	e7e8      	b.n	800b108 <_printf_float+0x238>
 800b136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b138:	2b00      	cmp	r3, #0
 800b13a:	dc39      	bgt.n	800b1b0 <_printf_float+0x2e0>
 800b13c:	4a1b      	ldr	r2, [pc, #108]	@ (800b1ac <_printf_float+0x2dc>)
 800b13e:	2301      	movs	r3, #1
 800b140:	4631      	mov	r1, r6
 800b142:	4628      	mov	r0, r5
 800b144:	47b8      	blx	r7
 800b146:	3001      	adds	r0, #1
 800b148:	f43f af1d 	beq.w	800af86 <_printf_float+0xb6>
 800b14c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b150:	ea59 0303 	orrs.w	r3, r9, r3
 800b154:	d102      	bne.n	800b15c <_printf_float+0x28c>
 800b156:	6823      	ldr	r3, [r4, #0]
 800b158:	07d9      	lsls	r1, r3, #31
 800b15a:	d5d7      	bpl.n	800b10c <_printf_float+0x23c>
 800b15c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b160:	4631      	mov	r1, r6
 800b162:	4628      	mov	r0, r5
 800b164:	47b8      	blx	r7
 800b166:	3001      	adds	r0, #1
 800b168:	f43f af0d 	beq.w	800af86 <_printf_float+0xb6>
 800b16c:	f04f 0a00 	mov.w	sl, #0
 800b170:	f104 0b1a 	add.w	fp, r4, #26
 800b174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b176:	425b      	negs	r3, r3
 800b178:	4553      	cmp	r3, sl
 800b17a:	dc01      	bgt.n	800b180 <_printf_float+0x2b0>
 800b17c:	464b      	mov	r3, r9
 800b17e:	e793      	b.n	800b0a8 <_printf_float+0x1d8>
 800b180:	2301      	movs	r3, #1
 800b182:	465a      	mov	r2, fp
 800b184:	4631      	mov	r1, r6
 800b186:	4628      	mov	r0, r5
 800b188:	47b8      	blx	r7
 800b18a:	3001      	adds	r0, #1
 800b18c:	f43f aefb 	beq.w	800af86 <_printf_float+0xb6>
 800b190:	f10a 0a01 	add.w	sl, sl, #1
 800b194:	e7ee      	b.n	800b174 <_printf_float+0x2a4>
 800b196:	bf00      	nop
 800b198:	7fefffff 	.word	0x7fefffff
 800b19c:	0800f9ec 	.word	0x0800f9ec
 800b1a0:	0800f9e8 	.word	0x0800f9e8
 800b1a4:	0800f9f4 	.word	0x0800f9f4
 800b1a8:	0800f9f0 	.word	0x0800f9f0
 800b1ac:	0800f9f8 	.word	0x0800f9f8
 800b1b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b1b2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b1b6:	4553      	cmp	r3, sl
 800b1b8:	bfa8      	it	ge
 800b1ba:	4653      	movge	r3, sl
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	4699      	mov	r9, r3
 800b1c0:	dc36      	bgt.n	800b230 <_printf_float+0x360>
 800b1c2:	f04f 0b00 	mov.w	fp, #0
 800b1c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b1ca:	f104 021a 	add.w	r2, r4, #26
 800b1ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b1d0:	9306      	str	r3, [sp, #24]
 800b1d2:	eba3 0309 	sub.w	r3, r3, r9
 800b1d6:	455b      	cmp	r3, fp
 800b1d8:	dc31      	bgt.n	800b23e <_printf_float+0x36e>
 800b1da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1dc:	459a      	cmp	sl, r3
 800b1de:	dc3a      	bgt.n	800b256 <_printf_float+0x386>
 800b1e0:	6823      	ldr	r3, [r4, #0]
 800b1e2:	07da      	lsls	r2, r3, #31
 800b1e4:	d437      	bmi.n	800b256 <_printf_float+0x386>
 800b1e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1e8:	ebaa 0903 	sub.w	r9, sl, r3
 800b1ec:	9b06      	ldr	r3, [sp, #24]
 800b1ee:	ebaa 0303 	sub.w	r3, sl, r3
 800b1f2:	4599      	cmp	r9, r3
 800b1f4:	bfa8      	it	ge
 800b1f6:	4699      	movge	r9, r3
 800b1f8:	f1b9 0f00 	cmp.w	r9, #0
 800b1fc:	dc33      	bgt.n	800b266 <_printf_float+0x396>
 800b1fe:	f04f 0800 	mov.w	r8, #0
 800b202:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b206:	f104 0b1a 	add.w	fp, r4, #26
 800b20a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b20c:	ebaa 0303 	sub.w	r3, sl, r3
 800b210:	eba3 0309 	sub.w	r3, r3, r9
 800b214:	4543      	cmp	r3, r8
 800b216:	f77f af79 	ble.w	800b10c <_printf_float+0x23c>
 800b21a:	2301      	movs	r3, #1
 800b21c:	465a      	mov	r2, fp
 800b21e:	4631      	mov	r1, r6
 800b220:	4628      	mov	r0, r5
 800b222:	47b8      	blx	r7
 800b224:	3001      	adds	r0, #1
 800b226:	f43f aeae 	beq.w	800af86 <_printf_float+0xb6>
 800b22a:	f108 0801 	add.w	r8, r8, #1
 800b22e:	e7ec      	b.n	800b20a <_printf_float+0x33a>
 800b230:	4642      	mov	r2, r8
 800b232:	4631      	mov	r1, r6
 800b234:	4628      	mov	r0, r5
 800b236:	47b8      	blx	r7
 800b238:	3001      	adds	r0, #1
 800b23a:	d1c2      	bne.n	800b1c2 <_printf_float+0x2f2>
 800b23c:	e6a3      	b.n	800af86 <_printf_float+0xb6>
 800b23e:	2301      	movs	r3, #1
 800b240:	4631      	mov	r1, r6
 800b242:	4628      	mov	r0, r5
 800b244:	9206      	str	r2, [sp, #24]
 800b246:	47b8      	blx	r7
 800b248:	3001      	adds	r0, #1
 800b24a:	f43f ae9c 	beq.w	800af86 <_printf_float+0xb6>
 800b24e:	9a06      	ldr	r2, [sp, #24]
 800b250:	f10b 0b01 	add.w	fp, fp, #1
 800b254:	e7bb      	b.n	800b1ce <_printf_float+0x2fe>
 800b256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b25a:	4631      	mov	r1, r6
 800b25c:	4628      	mov	r0, r5
 800b25e:	47b8      	blx	r7
 800b260:	3001      	adds	r0, #1
 800b262:	d1c0      	bne.n	800b1e6 <_printf_float+0x316>
 800b264:	e68f      	b.n	800af86 <_printf_float+0xb6>
 800b266:	9a06      	ldr	r2, [sp, #24]
 800b268:	464b      	mov	r3, r9
 800b26a:	4442      	add	r2, r8
 800b26c:	4631      	mov	r1, r6
 800b26e:	4628      	mov	r0, r5
 800b270:	47b8      	blx	r7
 800b272:	3001      	adds	r0, #1
 800b274:	d1c3      	bne.n	800b1fe <_printf_float+0x32e>
 800b276:	e686      	b.n	800af86 <_printf_float+0xb6>
 800b278:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b27c:	f1ba 0f01 	cmp.w	sl, #1
 800b280:	dc01      	bgt.n	800b286 <_printf_float+0x3b6>
 800b282:	07db      	lsls	r3, r3, #31
 800b284:	d536      	bpl.n	800b2f4 <_printf_float+0x424>
 800b286:	2301      	movs	r3, #1
 800b288:	4642      	mov	r2, r8
 800b28a:	4631      	mov	r1, r6
 800b28c:	4628      	mov	r0, r5
 800b28e:	47b8      	blx	r7
 800b290:	3001      	adds	r0, #1
 800b292:	f43f ae78 	beq.w	800af86 <_printf_float+0xb6>
 800b296:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b29a:	4631      	mov	r1, r6
 800b29c:	4628      	mov	r0, r5
 800b29e:	47b8      	blx	r7
 800b2a0:	3001      	adds	r0, #1
 800b2a2:	f43f ae70 	beq.w	800af86 <_printf_float+0xb6>
 800b2a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b2b2:	f7f7 fdc9 	bl	8002e48 <__aeabi_dcmpeq>
 800b2b6:	b9c0      	cbnz	r0, 800b2ea <_printf_float+0x41a>
 800b2b8:	4653      	mov	r3, sl
 800b2ba:	f108 0201 	add.w	r2, r8, #1
 800b2be:	4631      	mov	r1, r6
 800b2c0:	4628      	mov	r0, r5
 800b2c2:	47b8      	blx	r7
 800b2c4:	3001      	adds	r0, #1
 800b2c6:	d10c      	bne.n	800b2e2 <_printf_float+0x412>
 800b2c8:	e65d      	b.n	800af86 <_printf_float+0xb6>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	465a      	mov	r2, fp
 800b2ce:	4631      	mov	r1, r6
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	47b8      	blx	r7
 800b2d4:	3001      	adds	r0, #1
 800b2d6:	f43f ae56 	beq.w	800af86 <_printf_float+0xb6>
 800b2da:	f108 0801 	add.w	r8, r8, #1
 800b2de:	45d0      	cmp	r8, sl
 800b2e0:	dbf3      	blt.n	800b2ca <_printf_float+0x3fa>
 800b2e2:	464b      	mov	r3, r9
 800b2e4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b2e8:	e6df      	b.n	800b0aa <_printf_float+0x1da>
 800b2ea:	f04f 0800 	mov.w	r8, #0
 800b2ee:	f104 0b1a 	add.w	fp, r4, #26
 800b2f2:	e7f4      	b.n	800b2de <_printf_float+0x40e>
 800b2f4:	2301      	movs	r3, #1
 800b2f6:	4642      	mov	r2, r8
 800b2f8:	e7e1      	b.n	800b2be <_printf_float+0x3ee>
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	464a      	mov	r2, r9
 800b2fe:	4631      	mov	r1, r6
 800b300:	4628      	mov	r0, r5
 800b302:	47b8      	blx	r7
 800b304:	3001      	adds	r0, #1
 800b306:	f43f ae3e 	beq.w	800af86 <_printf_float+0xb6>
 800b30a:	f108 0801 	add.w	r8, r8, #1
 800b30e:	68e3      	ldr	r3, [r4, #12]
 800b310:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b312:	1a5b      	subs	r3, r3, r1
 800b314:	4543      	cmp	r3, r8
 800b316:	dcf0      	bgt.n	800b2fa <_printf_float+0x42a>
 800b318:	e6fc      	b.n	800b114 <_printf_float+0x244>
 800b31a:	f04f 0800 	mov.w	r8, #0
 800b31e:	f104 0919 	add.w	r9, r4, #25
 800b322:	e7f4      	b.n	800b30e <_printf_float+0x43e>

0800b324 <_printf_common>:
 800b324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b328:	4616      	mov	r6, r2
 800b32a:	4698      	mov	r8, r3
 800b32c:	688a      	ldr	r2, [r1, #8]
 800b32e:	690b      	ldr	r3, [r1, #16]
 800b330:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b334:	4293      	cmp	r3, r2
 800b336:	bfb8      	it	lt
 800b338:	4613      	movlt	r3, r2
 800b33a:	6033      	str	r3, [r6, #0]
 800b33c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b340:	4607      	mov	r7, r0
 800b342:	460c      	mov	r4, r1
 800b344:	b10a      	cbz	r2, 800b34a <_printf_common+0x26>
 800b346:	3301      	adds	r3, #1
 800b348:	6033      	str	r3, [r6, #0]
 800b34a:	6823      	ldr	r3, [r4, #0]
 800b34c:	0699      	lsls	r1, r3, #26
 800b34e:	bf42      	ittt	mi
 800b350:	6833      	ldrmi	r3, [r6, #0]
 800b352:	3302      	addmi	r3, #2
 800b354:	6033      	strmi	r3, [r6, #0]
 800b356:	6825      	ldr	r5, [r4, #0]
 800b358:	f015 0506 	ands.w	r5, r5, #6
 800b35c:	d106      	bne.n	800b36c <_printf_common+0x48>
 800b35e:	f104 0a19 	add.w	sl, r4, #25
 800b362:	68e3      	ldr	r3, [r4, #12]
 800b364:	6832      	ldr	r2, [r6, #0]
 800b366:	1a9b      	subs	r3, r3, r2
 800b368:	42ab      	cmp	r3, r5
 800b36a:	dc26      	bgt.n	800b3ba <_printf_common+0x96>
 800b36c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b370:	6822      	ldr	r2, [r4, #0]
 800b372:	3b00      	subs	r3, #0
 800b374:	bf18      	it	ne
 800b376:	2301      	movne	r3, #1
 800b378:	0692      	lsls	r2, r2, #26
 800b37a:	d42b      	bmi.n	800b3d4 <_printf_common+0xb0>
 800b37c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b380:	4641      	mov	r1, r8
 800b382:	4638      	mov	r0, r7
 800b384:	47c8      	blx	r9
 800b386:	3001      	adds	r0, #1
 800b388:	d01e      	beq.n	800b3c8 <_printf_common+0xa4>
 800b38a:	6823      	ldr	r3, [r4, #0]
 800b38c:	6922      	ldr	r2, [r4, #16]
 800b38e:	f003 0306 	and.w	r3, r3, #6
 800b392:	2b04      	cmp	r3, #4
 800b394:	bf02      	ittt	eq
 800b396:	68e5      	ldreq	r5, [r4, #12]
 800b398:	6833      	ldreq	r3, [r6, #0]
 800b39a:	1aed      	subeq	r5, r5, r3
 800b39c:	68a3      	ldr	r3, [r4, #8]
 800b39e:	bf0c      	ite	eq
 800b3a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3a4:	2500      	movne	r5, #0
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	bfc4      	itt	gt
 800b3aa:	1a9b      	subgt	r3, r3, r2
 800b3ac:	18ed      	addgt	r5, r5, r3
 800b3ae:	2600      	movs	r6, #0
 800b3b0:	341a      	adds	r4, #26
 800b3b2:	42b5      	cmp	r5, r6
 800b3b4:	d11a      	bne.n	800b3ec <_printf_common+0xc8>
 800b3b6:	2000      	movs	r0, #0
 800b3b8:	e008      	b.n	800b3cc <_printf_common+0xa8>
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	4652      	mov	r2, sl
 800b3be:	4641      	mov	r1, r8
 800b3c0:	4638      	mov	r0, r7
 800b3c2:	47c8      	blx	r9
 800b3c4:	3001      	adds	r0, #1
 800b3c6:	d103      	bne.n	800b3d0 <_printf_common+0xac>
 800b3c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3d0:	3501      	adds	r5, #1
 800b3d2:	e7c6      	b.n	800b362 <_printf_common+0x3e>
 800b3d4:	18e1      	adds	r1, r4, r3
 800b3d6:	1c5a      	adds	r2, r3, #1
 800b3d8:	2030      	movs	r0, #48	@ 0x30
 800b3da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b3de:	4422      	add	r2, r4
 800b3e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b3e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b3e8:	3302      	adds	r3, #2
 800b3ea:	e7c7      	b.n	800b37c <_printf_common+0x58>
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	4622      	mov	r2, r4
 800b3f0:	4641      	mov	r1, r8
 800b3f2:	4638      	mov	r0, r7
 800b3f4:	47c8      	blx	r9
 800b3f6:	3001      	adds	r0, #1
 800b3f8:	d0e6      	beq.n	800b3c8 <_printf_common+0xa4>
 800b3fa:	3601      	adds	r6, #1
 800b3fc:	e7d9      	b.n	800b3b2 <_printf_common+0x8e>
	...

0800b400 <_printf_i>:
 800b400:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b404:	7e0f      	ldrb	r7, [r1, #24]
 800b406:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b408:	2f78      	cmp	r7, #120	@ 0x78
 800b40a:	4691      	mov	r9, r2
 800b40c:	4680      	mov	r8, r0
 800b40e:	460c      	mov	r4, r1
 800b410:	469a      	mov	sl, r3
 800b412:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b416:	d807      	bhi.n	800b428 <_printf_i+0x28>
 800b418:	2f62      	cmp	r7, #98	@ 0x62
 800b41a:	d80a      	bhi.n	800b432 <_printf_i+0x32>
 800b41c:	2f00      	cmp	r7, #0
 800b41e:	f000 80d1 	beq.w	800b5c4 <_printf_i+0x1c4>
 800b422:	2f58      	cmp	r7, #88	@ 0x58
 800b424:	f000 80b8 	beq.w	800b598 <_printf_i+0x198>
 800b428:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b42c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b430:	e03a      	b.n	800b4a8 <_printf_i+0xa8>
 800b432:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b436:	2b15      	cmp	r3, #21
 800b438:	d8f6      	bhi.n	800b428 <_printf_i+0x28>
 800b43a:	a101      	add	r1, pc, #4	@ (adr r1, 800b440 <_printf_i+0x40>)
 800b43c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b440:	0800b499 	.word	0x0800b499
 800b444:	0800b4ad 	.word	0x0800b4ad
 800b448:	0800b429 	.word	0x0800b429
 800b44c:	0800b429 	.word	0x0800b429
 800b450:	0800b429 	.word	0x0800b429
 800b454:	0800b429 	.word	0x0800b429
 800b458:	0800b4ad 	.word	0x0800b4ad
 800b45c:	0800b429 	.word	0x0800b429
 800b460:	0800b429 	.word	0x0800b429
 800b464:	0800b429 	.word	0x0800b429
 800b468:	0800b429 	.word	0x0800b429
 800b46c:	0800b5ab 	.word	0x0800b5ab
 800b470:	0800b4d7 	.word	0x0800b4d7
 800b474:	0800b565 	.word	0x0800b565
 800b478:	0800b429 	.word	0x0800b429
 800b47c:	0800b429 	.word	0x0800b429
 800b480:	0800b5cd 	.word	0x0800b5cd
 800b484:	0800b429 	.word	0x0800b429
 800b488:	0800b4d7 	.word	0x0800b4d7
 800b48c:	0800b429 	.word	0x0800b429
 800b490:	0800b429 	.word	0x0800b429
 800b494:	0800b56d 	.word	0x0800b56d
 800b498:	6833      	ldr	r3, [r6, #0]
 800b49a:	1d1a      	adds	r2, r3, #4
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	6032      	str	r2, [r6, #0]
 800b4a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b4a8:	2301      	movs	r3, #1
 800b4aa:	e09c      	b.n	800b5e6 <_printf_i+0x1e6>
 800b4ac:	6833      	ldr	r3, [r6, #0]
 800b4ae:	6820      	ldr	r0, [r4, #0]
 800b4b0:	1d19      	adds	r1, r3, #4
 800b4b2:	6031      	str	r1, [r6, #0]
 800b4b4:	0606      	lsls	r6, r0, #24
 800b4b6:	d501      	bpl.n	800b4bc <_printf_i+0xbc>
 800b4b8:	681d      	ldr	r5, [r3, #0]
 800b4ba:	e003      	b.n	800b4c4 <_printf_i+0xc4>
 800b4bc:	0645      	lsls	r5, r0, #25
 800b4be:	d5fb      	bpl.n	800b4b8 <_printf_i+0xb8>
 800b4c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b4c4:	2d00      	cmp	r5, #0
 800b4c6:	da03      	bge.n	800b4d0 <_printf_i+0xd0>
 800b4c8:	232d      	movs	r3, #45	@ 0x2d
 800b4ca:	426d      	negs	r5, r5
 800b4cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4d0:	4858      	ldr	r0, [pc, #352]	@ (800b634 <_printf_i+0x234>)
 800b4d2:	230a      	movs	r3, #10
 800b4d4:	e011      	b.n	800b4fa <_printf_i+0xfa>
 800b4d6:	6821      	ldr	r1, [r4, #0]
 800b4d8:	6833      	ldr	r3, [r6, #0]
 800b4da:	0608      	lsls	r0, r1, #24
 800b4dc:	f853 5b04 	ldr.w	r5, [r3], #4
 800b4e0:	d402      	bmi.n	800b4e8 <_printf_i+0xe8>
 800b4e2:	0649      	lsls	r1, r1, #25
 800b4e4:	bf48      	it	mi
 800b4e6:	b2ad      	uxthmi	r5, r5
 800b4e8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b4ea:	4852      	ldr	r0, [pc, #328]	@ (800b634 <_printf_i+0x234>)
 800b4ec:	6033      	str	r3, [r6, #0]
 800b4ee:	bf14      	ite	ne
 800b4f0:	230a      	movne	r3, #10
 800b4f2:	2308      	moveq	r3, #8
 800b4f4:	2100      	movs	r1, #0
 800b4f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b4fa:	6866      	ldr	r6, [r4, #4]
 800b4fc:	60a6      	str	r6, [r4, #8]
 800b4fe:	2e00      	cmp	r6, #0
 800b500:	db05      	blt.n	800b50e <_printf_i+0x10e>
 800b502:	6821      	ldr	r1, [r4, #0]
 800b504:	432e      	orrs	r6, r5
 800b506:	f021 0104 	bic.w	r1, r1, #4
 800b50a:	6021      	str	r1, [r4, #0]
 800b50c:	d04b      	beq.n	800b5a6 <_printf_i+0x1a6>
 800b50e:	4616      	mov	r6, r2
 800b510:	fbb5 f1f3 	udiv	r1, r5, r3
 800b514:	fb03 5711 	mls	r7, r3, r1, r5
 800b518:	5dc7      	ldrb	r7, [r0, r7]
 800b51a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b51e:	462f      	mov	r7, r5
 800b520:	42bb      	cmp	r3, r7
 800b522:	460d      	mov	r5, r1
 800b524:	d9f4      	bls.n	800b510 <_printf_i+0x110>
 800b526:	2b08      	cmp	r3, #8
 800b528:	d10b      	bne.n	800b542 <_printf_i+0x142>
 800b52a:	6823      	ldr	r3, [r4, #0]
 800b52c:	07df      	lsls	r7, r3, #31
 800b52e:	d508      	bpl.n	800b542 <_printf_i+0x142>
 800b530:	6923      	ldr	r3, [r4, #16]
 800b532:	6861      	ldr	r1, [r4, #4]
 800b534:	4299      	cmp	r1, r3
 800b536:	bfde      	ittt	le
 800b538:	2330      	movle	r3, #48	@ 0x30
 800b53a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b53e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b542:	1b92      	subs	r2, r2, r6
 800b544:	6122      	str	r2, [r4, #16]
 800b546:	f8cd a000 	str.w	sl, [sp]
 800b54a:	464b      	mov	r3, r9
 800b54c:	aa03      	add	r2, sp, #12
 800b54e:	4621      	mov	r1, r4
 800b550:	4640      	mov	r0, r8
 800b552:	f7ff fee7 	bl	800b324 <_printf_common>
 800b556:	3001      	adds	r0, #1
 800b558:	d14a      	bne.n	800b5f0 <_printf_i+0x1f0>
 800b55a:	f04f 30ff 	mov.w	r0, #4294967295
 800b55e:	b004      	add	sp, #16
 800b560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b564:	6823      	ldr	r3, [r4, #0]
 800b566:	f043 0320 	orr.w	r3, r3, #32
 800b56a:	6023      	str	r3, [r4, #0]
 800b56c:	4832      	ldr	r0, [pc, #200]	@ (800b638 <_printf_i+0x238>)
 800b56e:	2778      	movs	r7, #120	@ 0x78
 800b570:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b574:	6823      	ldr	r3, [r4, #0]
 800b576:	6831      	ldr	r1, [r6, #0]
 800b578:	061f      	lsls	r7, r3, #24
 800b57a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b57e:	d402      	bmi.n	800b586 <_printf_i+0x186>
 800b580:	065f      	lsls	r7, r3, #25
 800b582:	bf48      	it	mi
 800b584:	b2ad      	uxthmi	r5, r5
 800b586:	6031      	str	r1, [r6, #0]
 800b588:	07d9      	lsls	r1, r3, #31
 800b58a:	bf44      	itt	mi
 800b58c:	f043 0320 	orrmi.w	r3, r3, #32
 800b590:	6023      	strmi	r3, [r4, #0]
 800b592:	b11d      	cbz	r5, 800b59c <_printf_i+0x19c>
 800b594:	2310      	movs	r3, #16
 800b596:	e7ad      	b.n	800b4f4 <_printf_i+0xf4>
 800b598:	4826      	ldr	r0, [pc, #152]	@ (800b634 <_printf_i+0x234>)
 800b59a:	e7e9      	b.n	800b570 <_printf_i+0x170>
 800b59c:	6823      	ldr	r3, [r4, #0]
 800b59e:	f023 0320 	bic.w	r3, r3, #32
 800b5a2:	6023      	str	r3, [r4, #0]
 800b5a4:	e7f6      	b.n	800b594 <_printf_i+0x194>
 800b5a6:	4616      	mov	r6, r2
 800b5a8:	e7bd      	b.n	800b526 <_printf_i+0x126>
 800b5aa:	6833      	ldr	r3, [r6, #0]
 800b5ac:	6825      	ldr	r5, [r4, #0]
 800b5ae:	6961      	ldr	r1, [r4, #20]
 800b5b0:	1d18      	adds	r0, r3, #4
 800b5b2:	6030      	str	r0, [r6, #0]
 800b5b4:	062e      	lsls	r6, r5, #24
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	d501      	bpl.n	800b5be <_printf_i+0x1be>
 800b5ba:	6019      	str	r1, [r3, #0]
 800b5bc:	e002      	b.n	800b5c4 <_printf_i+0x1c4>
 800b5be:	0668      	lsls	r0, r5, #25
 800b5c0:	d5fb      	bpl.n	800b5ba <_printf_i+0x1ba>
 800b5c2:	8019      	strh	r1, [r3, #0]
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	6123      	str	r3, [r4, #16]
 800b5c8:	4616      	mov	r6, r2
 800b5ca:	e7bc      	b.n	800b546 <_printf_i+0x146>
 800b5cc:	6833      	ldr	r3, [r6, #0]
 800b5ce:	1d1a      	adds	r2, r3, #4
 800b5d0:	6032      	str	r2, [r6, #0]
 800b5d2:	681e      	ldr	r6, [r3, #0]
 800b5d4:	6862      	ldr	r2, [r4, #4]
 800b5d6:	2100      	movs	r1, #0
 800b5d8:	4630      	mov	r0, r6
 800b5da:	f7f6 ffb9 	bl	8002550 <memchr>
 800b5de:	b108      	cbz	r0, 800b5e4 <_printf_i+0x1e4>
 800b5e0:	1b80      	subs	r0, r0, r6
 800b5e2:	6060      	str	r0, [r4, #4]
 800b5e4:	6863      	ldr	r3, [r4, #4]
 800b5e6:	6123      	str	r3, [r4, #16]
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5ee:	e7aa      	b.n	800b546 <_printf_i+0x146>
 800b5f0:	6923      	ldr	r3, [r4, #16]
 800b5f2:	4632      	mov	r2, r6
 800b5f4:	4649      	mov	r1, r9
 800b5f6:	4640      	mov	r0, r8
 800b5f8:	47d0      	blx	sl
 800b5fa:	3001      	adds	r0, #1
 800b5fc:	d0ad      	beq.n	800b55a <_printf_i+0x15a>
 800b5fe:	6823      	ldr	r3, [r4, #0]
 800b600:	079b      	lsls	r3, r3, #30
 800b602:	d413      	bmi.n	800b62c <_printf_i+0x22c>
 800b604:	68e0      	ldr	r0, [r4, #12]
 800b606:	9b03      	ldr	r3, [sp, #12]
 800b608:	4298      	cmp	r0, r3
 800b60a:	bfb8      	it	lt
 800b60c:	4618      	movlt	r0, r3
 800b60e:	e7a6      	b.n	800b55e <_printf_i+0x15e>
 800b610:	2301      	movs	r3, #1
 800b612:	4632      	mov	r2, r6
 800b614:	4649      	mov	r1, r9
 800b616:	4640      	mov	r0, r8
 800b618:	47d0      	blx	sl
 800b61a:	3001      	adds	r0, #1
 800b61c:	d09d      	beq.n	800b55a <_printf_i+0x15a>
 800b61e:	3501      	adds	r5, #1
 800b620:	68e3      	ldr	r3, [r4, #12]
 800b622:	9903      	ldr	r1, [sp, #12]
 800b624:	1a5b      	subs	r3, r3, r1
 800b626:	42ab      	cmp	r3, r5
 800b628:	dcf2      	bgt.n	800b610 <_printf_i+0x210>
 800b62a:	e7eb      	b.n	800b604 <_printf_i+0x204>
 800b62c:	2500      	movs	r5, #0
 800b62e:	f104 0619 	add.w	r6, r4, #25
 800b632:	e7f5      	b.n	800b620 <_printf_i+0x220>
 800b634:	0800f9fa 	.word	0x0800f9fa
 800b638:	0800fa0b 	.word	0x0800fa0b

0800b63c <std>:
 800b63c:	2300      	movs	r3, #0
 800b63e:	b510      	push	{r4, lr}
 800b640:	4604      	mov	r4, r0
 800b642:	e9c0 3300 	strd	r3, r3, [r0]
 800b646:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b64a:	6083      	str	r3, [r0, #8]
 800b64c:	8181      	strh	r1, [r0, #12]
 800b64e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b650:	81c2      	strh	r2, [r0, #14]
 800b652:	6183      	str	r3, [r0, #24]
 800b654:	4619      	mov	r1, r3
 800b656:	2208      	movs	r2, #8
 800b658:	305c      	adds	r0, #92	@ 0x5c
 800b65a:	f000 f9f9 	bl	800ba50 <memset>
 800b65e:	4b0d      	ldr	r3, [pc, #52]	@ (800b694 <std+0x58>)
 800b660:	6263      	str	r3, [r4, #36]	@ 0x24
 800b662:	4b0d      	ldr	r3, [pc, #52]	@ (800b698 <std+0x5c>)
 800b664:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b666:	4b0d      	ldr	r3, [pc, #52]	@ (800b69c <std+0x60>)
 800b668:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b66a:	4b0d      	ldr	r3, [pc, #52]	@ (800b6a0 <std+0x64>)
 800b66c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b66e:	4b0d      	ldr	r3, [pc, #52]	@ (800b6a4 <std+0x68>)
 800b670:	6224      	str	r4, [r4, #32]
 800b672:	429c      	cmp	r4, r3
 800b674:	d006      	beq.n	800b684 <std+0x48>
 800b676:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b67a:	4294      	cmp	r4, r2
 800b67c:	d002      	beq.n	800b684 <std+0x48>
 800b67e:	33d0      	adds	r3, #208	@ 0xd0
 800b680:	429c      	cmp	r4, r3
 800b682:	d105      	bne.n	800b690 <std+0x54>
 800b684:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b68c:	f000 ba5c 	b.w	800bb48 <__retarget_lock_init_recursive>
 800b690:	bd10      	pop	{r4, pc}
 800b692:	bf00      	nop
 800b694:	0800b8a1 	.word	0x0800b8a1
 800b698:	0800b8c3 	.word	0x0800b8c3
 800b69c:	0800b8fb 	.word	0x0800b8fb
 800b6a0:	0800b91f 	.word	0x0800b91f
 800b6a4:	20004dd8 	.word	0x20004dd8

0800b6a8 <stdio_exit_handler>:
 800b6a8:	4a02      	ldr	r2, [pc, #8]	@ (800b6b4 <stdio_exit_handler+0xc>)
 800b6aa:	4903      	ldr	r1, [pc, #12]	@ (800b6b8 <stdio_exit_handler+0x10>)
 800b6ac:	4803      	ldr	r0, [pc, #12]	@ (800b6bc <stdio_exit_handler+0x14>)
 800b6ae:	f000 b869 	b.w	800b784 <_fwalk_sglue>
 800b6b2:	bf00      	nop
 800b6b4:	2000004c 	.word	0x2000004c
 800b6b8:	0800d4a1 	.word	0x0800d4a1
 800b6bc:	2000005c 	.word	0x2000005c

0800b6c0 <cleanup_stdio>:
 800b6c0:	6841      	ldr	r1, [r0, #4]
 800b6c2:	4b0c      	ldr	r3, [pc, #48]	@ (800b6f4 <cleanup_stdio+0x34>)
 800b6c4:	4299      	cmp	r1, r3
 800b6c6:	b510      	push	{r4, lr}
 800b6c8:	4604      	mov	r4, r0
 800b6ca:	d001      	beq.n	800b6d0 <cleanup_stdio+0x10>
 800b6cc:	f001 fee8 	bl	800d4a0 <_fflush_r>
 800b6d0:	68a1      	ldr	r1, [r4, #8]
 800b6d2:	4b09      	ldr	r3, [pc, #36]	@ (800b6f8 <cleanup_stdio+0x38>)
 800b6d4:	4299      	cmp	r1, r3
 800b6d6:	d002      	beq.n	800b6de <cleanup_stdio+0x1e>
 800b6d8:	4620      	mov	r0, r4
 800b6da:	f001 fee1 	bl	800d4a0 <_fflush_r>
 800b6de:	68e1      	ldr	r1, [r4, #12]
 800b6e0:	4b06      	ldr	r3, [pc, #24]	@ (800b6fc <cleanup_stdio+0x3c>)
 800b6e2:	4299      	cmp	r1, r3
 800b6e4:	d004      	beq.n	800b6f0 <cleanup_stdio+0x30>
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6ec:	f001 bed8 	b.w	800d4a0 <_fflush_r>
 800b6f0:	bd10      	pop	{r4, pc}
 800b6f2:	bf00      	nop
 800b6f4:	20004dd8 	.word	0x20004dd8
 800b6f8:	20004e40 	.word	0x20004e40
 800b6fc:	20004ea8 	.word	0x20004ea8

0800b700 <global_stdio_init.part.0>:
 800b700:	b510      	push	{r4, lr}
 800b702:	4b0b      	ldr	r3, [pc, #44]	@ (800b730 <global_stdio_init.part.0+0x30>)
 800b704:	4c0b      	ldr	r4, [pc, #44]	@ (800b734 <global_stdio_init.part.0+0x34>)
 800b706:	4a0c      	ldr	r2, [pc, #48]	@ (800b738 <global_stdio_init.part.0+0x38>)
 800b708:	601a      	str	r2, [r3, #0]
 800b70a:	4620      	mov	r0, r4
 800b70c:	2200      	movs	r2, #0
 800b70e:	2104      	movs	r1, #4
 800b710:	f7ff ff94 	bl	800b63c <std>
 800b714:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b718:	2201      	movs	r2, #1
 800b71a:	2109      	movs	r1, #9
 800b71c:	f7ff ff8e 	bl	800b63c <std>
 800b720:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b724:	2202      	movs	r2, #2
 800b726:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b72a:	2112      	movs	r1, #18
 800b72c:	f7ff bf86 	b.w	800b63c <std>
 800b730:	20004f10 	.word	0x20004f10
 800b734:	20004dd8 	.word	0x20004dd8
 800b738:	0800b6a9 	.word	0x0800b6a9

0800b73c <__sfp_lock_acquire>:
 800b73c:	4801      	ldr	r0, [pc, #4]	@ (800b744 <__sfp_lock_acquire+0x8>)
 800b73e:	f000 ba04 	b.w	800bb4a <__retarget_lock_acquire_recursive>
 800b742:	bf00      	nop
 800b744:	20004f19 	.word	0x20004f19

0800b748 <__sfp_lock_release>:
 800b748:	4801      	ldr	r0, [pc, #4]	@ (800b750 <__sfp_lock_release+0x8>)
 800b74a:	f000 b9ff 	b.w	800bb4c <__retarget_lock_release_recursive>
 800b74e:	bf00      	nop
 800b750:	20004f19 	.word	0x20004f19

0800b754 <__sinit>:
 800b754:	b510      	push	{r4, lr}
 800b756:	4604      	mov	r4, r0
 800b758:	f7ff fff0 	bl	800b73c <__sfp_lock_acquire>
 800b75c:	6a23      	ldr	r3, [r4, #32]
 800b75e:	b11b      	cbz	r3, 800b768 <__sinit+0x14>
 800b760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b764:	f7ff bff0 	b.w	800b748 <__sfp_lock_release>
 800b768:	4b04      	ldr	r3, [pc, #16]	@ (800b77c <__sinit+0x28>)
 800b76a:	6223      	str	r3, [r4, #32]
 800b76c:	4b04      	ldr	r3, [pc, #16]	@ (800b780 <__sinit+0x2c>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d1f5      	bne.n	800b760 <__sinit+0xc>
 800b774:	f7ff ffc4 	bl	800b700 <global_stdio_init.part.0>
 800b778:	e7f2      	b.n	800b760 <__sinit+0xc>
 800b77a:	bf00      	nop
 800b77c:	0800b6c1 	.word	0x0800b6c1
 800b780:	20004f10 	.word	0x20004f10

0800b784 <_fwalk_sglue>:
 800b784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b788:	4607      	mov	r7, r0
 800b78a:	4688      	mov	r8, r1
 800b78c:	4614      	mov	r4, r2
 800b78e:	2600      	movs	r6, #0
 800b790:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b794:	f1b9 0901 	subs.w	r9, r9, #1
 800b798:	d505      	bpl.n	800b7a6 <_fwalk_sglue+0x22>
 800b79a:	6824      	ldr	r4, [r4, #0]
 800b79c:	2c00      	cmp	r4, #0
 800b79e:	d1f7      	bne.n	800b790 <_fwalk_sglue+0xc>
 800b7a0:	4630      	mov	r0, r6
 800b7a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7a6:	89ab      	ldrh	r3, [r5, #12]
 800b7a8:	2b01      	cmp	r3, #1
 800b7aa:	d907      	bls.n	800b7bc <_fwalk_sglue+0x38>
 800b7ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b7b0:	3301      	adds	r3, #1
 800b7b2:	d003      	beq.n	800b7bc <_fwalk_sglue+0x38>
 800b7b4:	4629      	mov	r1, r5
 800b7b6:	4638      	mov	r0, r7
 800b7b8:	47c0      	blx	r8
 800b7ba:	4306      	orrs	r6, r0
 800b7bc:	3568      	adds	r5, #104	@ 0x68
 800b7be:	e7e9      	b.n	800b794 <_fwalk_sglue+0x10>

0800b7c0 <iprintf>:
 800b7c0:	b40f      	push	{r0, r1, r2, r3}
 800b7c2:	b507      	push	{r0, r1, r2, lr}
 800b7c4:	4906      	ldr	r1, [pc, #24]	@ (800b7e0 <iprintf+0x20>)
 800b7c6:	ab04      	add	r3, sp, #16
 800b7c8:	6808      	ldr	r0, [r1, #0]
 800b7ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7ce:	6881      	ldr	r1, [r0, #8]
 800b7d0:	9301      	str	r3, [sp, #4]
 800b7d2:	f001 fcc9 	bl	800d168 <_vfiprintf_r>
 800b7d6:	b003      	add	sp, #12
 800b7d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7dc:	b004      	add	sp, #16
 800b7de:	4770      	bx	lr
 800b7e0:	20000058 	.word	0x20000058

0800b7e4 <_puts_r>:
 800b7e4:	6a03      	ldr	r3, [r0, #32]
 800b7e6:	b570      	push	{r4, r5, r6, lr}
 800b7e8:	6884      	ldr	r4, [r0, #8]
 800b7ea:	4605      	mov	r5, r0
 800b7ec:	460e      	mov	r6, r1
 800b7ee:	b90b      	cbnz	r3, 800b7f4 <_puts_r+0x10>
 800b7f0:	f7ff ffb0 	bl	800b754 <__sinit>
 800b7f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b7f6:	07db      	lsls	r3, r3, #31
 800b7f8:	d405      	bmi.n	800b806 <_puts_r+0x22>
 800b7fa:	89a3      	ldrh	r3, [r4, #12]
 800b7fc:	0598      	lsls	r0, r3, #22
 800b7fe:	d402      	bmi.n	800b806 <_puts_r+0x22>
 800b800:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b802:	f000 f9a2 	bl	800bb4a <__retarget_lock_acquire_recursive>
 800b806:	89a3      	ldrh	r3, [r4, #12]
 800b808:	0719      	lsls	r1, r3, #28
 800b80a:	d502      	bpl.n	800b812 <_puts_r+0x2e>
 800b80c:	6923      	ldr	r3, [r4, #16]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d135      	bne.n	800b87e <_puts_r+0x9a>
 800b812:	4621      	mov	r1, r4
 800b814:	4628      	mov	r0, r5
 800b816:	f000 f8c5 	bl	800b9a4 <__swsetup_r>
 800b81a:	b380      	cbz	r0, 800b87e <_puts_r+0x9a>
 800b81c:	f04f 35ff 	mov.w	r5, #4294967295
 800b820:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b822:	07da      	lsls	r2, r3, #31
 800b824:	d405      	bmi.n	800b832 <_puts_r+0x4e>
 800b826:	89a3      	ldrh	r3, [r4, #12]
 800b828:	059b      	lsls	r3, r3, #22
 800b82a:	d402      	bmi.n	800b832 <_puts_r+0x4e>
 800b82c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b82e:	f000 f98d 	bl	800bb4c <__retarget_lock_release_recursive>
 800b832:	4628      	mov	r0, r5
 800b834:	bd70      	pop	{r4, r5, r6, pc}
 800b836:	2b00      	cmp	r3, #0
 800b838:	da04      	bge.n	800b844 <_puts_r+0x60>
 800b83a:	69a2      	ldr	r2, [r4, #24]
 800b83c:	429a      	cmp	r2, r3
 800b83e:	dc17      	bgt.n	800b870 <_puts_r+0x8c>
 800b840:	290a      	cmp	r1, #10
 800b842:	d015      	beq.n	800b870 <_puts_r+0x8c>
 800b844:	6823      	ldr	r3, [r4, #0]
 800b846:	1c5a      	adds	r2, r3, #1
 800b848:	6022      	str	r2, [r4, #0]
 800b84a:	7019      	strb	r1, [r3, #0]
 800b84c:	68a3      	ldr	r3, [r4, #8]
 800b84e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b852:	3b01      	subs	r3, #1
 800b854:	60a3      	str	r3, [r4, #8]
 800b856:	2900      	cmp	r1, #0
 800b858:	d1ed      	bne.n	800b836 <_puts_r+0x52>
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	da11      	bge.n	800b882 <_puts_r+0x9e>
 800b85e:	4622      	mov	r2, r4
 800b860:	210a      	movs	r1, #10
 800b862:	4628      	mov	r0, r5
 800b864:	f000 f85f 	bl	800b926 <__swbuf_r>
 800b868:	3001      	adds	r0, #1
 800b86a:	d0d7      	beq.n	800b81c <_puts_r+0x38>
 800b86c:	250a      	movs	r5, #10
 800b86e:	e7d7      	b.n	800b820 <_puts_r+0x3c>
 800b870:	4622      	mov	r2, r4
 800b872:	4628      	mov	r0, r5
 800b874:	f000 f857 	bl	800b926 <__swbuf_r>
 800b878:	3001      	adds	r0, #1
 800b87a:	d1e7      	bne.n	800b84c <_puts_r+0x68>
 800b87c:	e7ce      	b.n	800b81c <_puts_r+0x38>
 800b87e:	3e01      	subs	r6, #1
 800b880:	e7e4      	b.n	800b84c <_puts_r+0x68>
 800b882:	6823      	ldr	r3, [r4, #0]
 800b884:	1c5a      	adds	r2, r3, #1
 800b886:	6022      	str	r2, [r4, #0]
 800b888:	220a      	movs	r2, #10
 800b88a:	701a      	strb	r2, [r3, #0]
 800b88c:	e7ee      	b.n	800b86c <_puts_r+0x88>
	...

0800b890 <puts>:
 800b890:	4b02      	ldr	r3, [pc, #8]	@ (800b89c <puts+0xc>)
 800b892:	4601      	mov	r1, r0
 800b894:	6818      	ldr	r0, [r3, #0]
 800b896:	f7ff bfa5 	b.w	800b7e4 <_puts_r>
 800b89a:	bf00      	nop
 800b89c:	20000058 	.word	0x20000058

0800b8a0 <__sread>:
 800b8a0:	b510      	push	{r4, lr}
 800b8a2:	460c      	mov	r4, r1
 800b8a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8a8:	f000 f900 	bl	800baac <_read_r>
 800b8ac:	2800      	cmp	r0, #0
 800b8ae:	bfab      	itete	ge
 800b8b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b8b2:	89a3      	ldrhlt	r3, [r4, #12]
 800b8b4:	181b      	addge	r3, r3, r0
 800b8b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b8ba:	bfac      	ite	ge
 800b8bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b8be:	81a3      	strhlt	r3, [r4, #12]
 800b8c0:	bd10      	pop	{r4, pc}

0800b8c2 <__swrite>:
 800b8c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8c6:	461f      	mov	r7, r3
 800b8c8:	898b      	ldrh	r3, [r1, #12]
 800b8ca:	05db      	lsls	r3, r3, #23
 800b8cc:	4605      	mov	r5, r0
 800b8ce:	460c      	mov	r4, r1
 800b8d0:	4616      	mov	r6, r2
 800b8d2:	d505      	bpl.n	800b8e0 <__swrite+0x1e>
 800b8d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8d8:	2302      	movs	r3, #2
 800b8da:	2200      	movs	r2, #0
 800b8dc:	f000 f8d4 	bl	800ba88 <_lseek_r>
 800b8e0:	89a3      	ldrh	r3, [r4, #12]
 800b8e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b8ea:	81a3      	strh	r3, [r4, #12]
 800b8ec:	4632      	mov	r2, r6
 800b8ee:	463b      	mov	r3, r7
 800b8f0:	4628      	mov	r0, r5
 800b8f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8f6:	f000 b8eb 	b.w	800bad0 <_write_r>

0800b8fa <__sseek>:
 800b8fa:	b510      	push	{r4, lr}
 800b8fc:	460c      	mov	r4, r1
 800b8fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b902:	f000 f8c1 	bl	800ba88 <_lseek_r>
 800b906:	1c43      	adds	r3, r0, #1
 800b908:	89a3      	ldrh	r3, [r4, #12]
 800b90a:	bf15      	itete	ne
 800b90c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b90e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b912:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b916:	81a3      	strheq	r3, [r4, #12]
 800b918:	bf18      	it	ne
 800b91a:	81a3      	strhne	r3, [r4, #12]
 800b91c:	bd10      	pop	{r4, pc}

0800b91e <__sclose>:
 800b91e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b922:	f000 b8a1 	b.w	800ba68 <_close_r>

0800b926 <__swbuf_r>:
 800b926:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b928:	460e      	mov	r6, r1
 800b92a:	4614      	mov	r4, r2
 800b92c:	4605      	mov	r5, r0
 800b92e:	b118      	cbz	r0, 800b938 <__swbuf_r+0x12>
 800b930:	6a03      	ldr	r3, [r0, #32]
 800b932:	b90b      	cbnz	r3, 800b938 <__swbuf_r+0x12>
 800b934:	f7ff ff0e 	bl	800b754 <__sinit>
 800b938:	69a3      	ldr	r3, [r4, #24]
 800b93a:	60a3      	str	r3, [r4, #8]
 800b93c:	89a3      	ldrh	r3, [r4, #12]
 800b93e:	071a      	lsls	r2, r3, #28
 800b940:	d501      	bpl.n	800b946 <__swbuf_r+0x20>
 800b942:	6923      	ldr	r3, [r4, #16]
 800b944:	b943      	cbnz	r3, 800b958 <__swbuf_r+0x32>
 800b946:	4621      	mov	r1, r4
 800b948:	4628      	mov	r0, r5
 800b94a:	f000 f82b 	bl	800b9a4 <__swsetup_r>
 800b94e:	b118      	cbz	r0, 800b958 <__swbuf_r+0x32>
 800b950:	f04f 37ff 	mov.w	r7, #4294967295
 800b954:	4638      	mov	r0, r7
 800b956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b958:	6823      	ldr	r3, [r4, #0]
 800b95a:	6922      	ldr	r2, [r4, #16]
 800b95c:	1a98      	subs	r0, r3, r2
 800b95e:	6963      	ldr	r3, [r4, #20]
 800b960:	b2f6      	uxtb	r6, r6
 800b962:	4283      	cmp	r3, r0
 800b964:	4637      	mov	r7, r6
 800b966:	dc05      	bgt.n	800b974 <__swbuf_r+0x4e>
 800b968:	4621      	mov	r1, r4
 800b96a:	4628      	mov	r0, r5
 800b96c:	f001 fd98 	bl	800d4a0 <_fflush_r>
 800b970:	2800      	cmp	r0, #0
 800b972:	d1ed      	bne.n	800b950 <__swbuf_r+0x2a>
 800b974:	68a3      	ldr	r3, [r4, #8]
 800b976:	3b01      	subs	r3, #1
 800b978:	60a3      	str	r3, [r4, #8]
 800b97a:	6823      	ldr	r3, [r4, #0]
 800b97c:	1c5a      	adds	r2, r3, #1
 800b97e:	6022      	str	r2, [r4, #0]
 800b980:	701e      	strb	r6, [r3, #0]
 800b982:	6962      	ldr	r2, [r4, #20]
 800b984:	1c43      	adds	r3, r0, #1
 800b986:	429a      	cmp	r2, r3
 800b988:	d004      	beq.n	800b994 <__swbuf_r+0x6e>
 800b98a:	89a3      	ldrh	r3, [r4, #12]
 800b98c:	07db      	lsls	r3, r3, #31
 800b98e:	d5e1      	bpl.n	800b954 <__swbuf_r+0x2e>
 800b990:	2e0a      	cmp	r6, #10
 800b992:	d1df      	bne.n	800b954 <__swbuf_r+0x2e>
 800b994:	4621      	mov	r1, r4
 800b996:	4628      	mov	r0, r5
 800b998:	f001 fd82 	bl	800d4a0 <_fflush_r>
 800b99c:	2800      	cmp	r0, #0
 800b99e:	d0d9      	beq.n	800b954 <__swbuf_r+0x2e>
 800b9a0:	e7d6      	b.n	800b950 <__swbuf_r+0x2a>
	...

0800b9a4 <__swsetup_r>:
 800b9a4:	b538      	push	{r3, r4, r5, lr}
 800b9a6:	4b29      	ldr	r3, [pc, #164]	@ (800ba4c <__swsetup_r+0xa8>)
 800b9a8:	4605      	mov	r5, r0
 800b9aa:	6818      	ldr	r0, [r3, #0]
 800b9ac:	460c      	mov	r4, r1
 800b9ae:	b118      	cbz	r0, 800b9b8 <__swsetup_r+0x14>
 800b9b0:	6a03      	ldr	r3, [r0, #32]
 800b9b2:	b90b      	cbnz	r3, 800b9b8 <__swsetup_r+0x14>
 800b9b4:	f7ff fece 	bl	800b754 <__sinit>
 800b9b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9bc:	0719      	lsls	r1, r3, #28
 800b9be:	d422      	bmi.n	800ba06 <__swsetup_r+0x62>
 800b9c0:	06da      	lsls	r2, r3, #27
 800b9c2:	d407      	bmi.n	800b9d4 <__swsetup_r+0x30>
 800b9c4:	2209      	movs	r2, #9
 800b9c6:	602a      	str	r2, [r5, #0]
 800b9c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9cc:	81a3      	strh	r3, [r4, #12]
 800b9ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b9d2:	e033      	b.n	800ba3c <__swsetup_r+0x98>
 800b9d4:	0758      	lsls	r0, r3, #29
 800b9d6:	d512      	bpl.n	800b9fe <__swsetup_r+0x5a>
 800b9d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b9da:	b141      	cbz	r1, 800b9ee <__swsetup_r+0x4a>
 800b9dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b9e0:	4299      	cmp	r1, r3
 800b9e2:	d002      	beq.n	800b9ea <__swsetup_r+0x46>
 800b9e4:	4628      	mov	r0, r5
 800b9e6:	f000 ff1b 	bl	800c820 <_free_r>
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	6363      	str	r3, [r4, #52]	@ 0x34
 800b9ee:	89a3      	ldrh	r3, [r4, #12]
 800b9f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b9f4:	81a3      	strh	r3, [r4, #12]
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	6063      	str	r3, [r4, #4]
 800b9fa:	6923      	ldr	r3, [r4, #16]
 800b9fc:	6023      	str	r3, [r4, #0]
 800b9fe:	89a3      	ldrh	r3, [r4, #12]
 800ba00:	f043 0308 	orr.w	r3, r3, #8
 800ba04:	81a3      	strh	r3, [r4, #12]
 800ba06:	6923      	ldr	r3, [r4, #16]
 800ba08:	b94b      	cbnz	r3, 800ba1e <__swsetup_r+0x7a>
 800ba0a:	89a3      	ldrh	r3, [r4, #12]
 800ba0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ba10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba14:	d003      	beq.n	800ba1e <__swsetup_r+0x7a>
 800ba16:	4621      	mov	r1, r4
 800ba18:	4628      	mov	r0, r5
 800ba1a:	f001 fd8f 	bl	800d53c <__smakebuf_r>
 800ba1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba22:	f013 0201 	ands.w	r2, r3, #1
 800ba26:	d00a      	beq.n	800ba3e <__swsetup_r+0x9a>
 800ba28:	2200      	movs	r2, #0
 800ba2a:	60a2      	str	r2, [r4, #8]
 800ba2c:	6962      	ldr	r2, [r4, #20]
 800ba2e:	4252      	negs	r2, r2
 800ba30:	61a2      	str	r2, [r4, #24]
 800ba32:	6922      	ldr	r2, [r4, #16]
 800ba34:	b942      	cbnz	r2, 800ba48 <__swsetup_r+0xa4>
 800ba36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ba3a:	d1c5      	bne.n	800b9c8 <__swsetup_r+0x24>
 800ba3c:	bd38      	pop	{r3, r4, r5, pc}
 800ba3e:	0799      	lsls	r1, r3, #30
 800ba40:	bf58      	it	pl
 800ba42:	6962      	ldrpl	r2, [r4, #20]
 800ba44:	60a2      	str	r2, [r4, #8]
 800ba46:	e7f4      	b.n	800ba32 <__swsetup_r+0x8e>
 800ba48:	2000      	movs	r0, #0
 800ba4a:	e7f7      	b.n	800ba3c <__swsetup_r+0x98>
 800ba4c:	20000058 	.word	0x20000058

0800ba50 <memset>:
 800ba50:	4402      	add	r2, r0
 800ba52:	4603      	mov	r3, r0
 800ba54:	4293      	cmp	r3, r2
 800ba56:	d100      	bne.n	800ba5a <memset+0xa>
 800ba58:	4770      	bx	lr
 800ba5a:	f803 1b01 	strb.w	r1, [r3], #1
 800ba5e:	e7f9      	b.n	800ba54 <memset+0x4>

0800ba60 <_localeconv_r>:
 800ba60:	4800      	ldr	r0, [pc, #0]	@ (800ba64 <_localeconv_r+0x4>)
 800ba62:	4770      	bx	lr
 800ba64:	20000198 	.word	0x20000198

0800ba68 <_close_r>:
 800ba68:	b538      	push	{r3, r4, r5, lr}
 800ba6a:	4d06      	ldr	r5, [pc, #24]	@ (800ba84 <_close_r+0x1c>)
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	4604      	mov	r4, r0
 800ba70:	4608      	mov	r0, r1
 800ba72:	602b      	str	r3, [r5, #0]
 800ba74:	f7f8 fce0 	bl	8004438 <_close>
 800ba78:	1c43      	adds	r3, r0, #1
 800ba7a:	d102      	bne.n	800ba82 <_close_r+0x1a>
 800ba7c:	682b      	ldr	r3, [r5, #0]
 800ba7e:	b103      	cbz	r3, 800ba82 <_close_r+0x1a>
 800ba80:	6023      	str	r3, [r4, #0]
 800ba82:	bd38      	pop	{r3, r4, r5, pc}
 800ba84:	20004f14 	.word	0x20004f14

0800ba88 <_lseek_r>:
 800ba88:	b538      	push	{r3, r4, r5, lr}
 800ba8a:	4d07      	ldr	r5, [pc, #28]	@ (800baa8 <_lseek_r+0x20>)
 800ba8c:	4604      	mov	r4, r0
 800ba8e:	4608      	mov	r0, r1
 800ba90:	4611      	mov	r1, r2
 800ba92:	2200      	movs	r2, #0
 800ba94:	602a      	str	r2, [r5, #0]
 800ba96:	461a      	mov	r2, r3
 800ba98:	f7f8 fcf5 	bl	8004486 <_lseek>
 800ba9c:	1c43      	adds	r3, r0, #1
 800ba9e:	d102      	bne.n	800baa6 <_lseek_r+0x1e>
 800baa0:	682b      	ldr	r3, [r5, #0]
 800baa2:	b103      	cbz	r3, 800baa6 <_lseek_r+0x1e>
 800baa4:	6023      	str	r3, [r4, #0]
 800baa6:	bd38      	pop	{r3, r4, r5, pc}
 800baa8:	20004f14 	.word	0x20004f14

0800baac <_read_r>:
 800baac:	b538      	push	{r3, r4, r5, lr}
 800baae:	4d07      	ldr	r5, [pc, #28]	@ (800bacc <_read_r+0x20>)
 800bab0:	4604      	mov	r4, r0
 800bab2:	4608      	mov	r0, r1
 800bab4:	4611      	mov	r1, r2
 800bab6:	2200      	movs	r2, #0
 800bab8:	602a      	str	r2, [r5, #0]
 800baba:	461a      	mov	r2, r3
 800babc:	f7f8 fc83 	bl	80043c6 <_read>
 800bac0:	1c43      	adds	r3, r0, #1
 800bac2:	d102      	bne.n	800baca <_read_r+0x1e>
 800bac4:	682b      	ldr	r3, [r5, #0]
 800bac6:	b103      	cbz	r3, 800baca <_read_r+0x1e>
 800bac8:	6023      	str	r3, [r4, #0]
 800baca:	bd38      	pop	{r3, r4, r5, pc}
 800bacc:	20004f14 	.word	0x20004f14

0800bad0 <_write_r>:
 800bad0:	b538      	push	{r3, r4, r5, lr}
 800bad2:	4d07      	ldr	r5, [pc, #28]	@ (800baf0 <_write_r+0x20>)
 800bad4:	4604      	mov	r4, r0
 800bad6:	4608      	mov	r0, r1
 800bad8:	4611      	mov	r1, r2
 800bada:	2200      	movs	r2, #0
 800badc:	602a      	str	r2, [r5, #0]
 800bade:	461a      	mov	r2, r3
 800bae0:	f7f8 fc8e 	bl	8004400 <_write>
 800bae4:	1c43      	adds	r3, r0, #1
 800bae6:	d102      	bne.n	800baee <_write_r+0x1e>
 800bae8:	682b      	ldr	r3, [r5, #0]
 800baea:	b103      	cbz	r3, 800baee <_write_r+0x1e>
 800baec:	6023      	str	r3, [r4, #0]
 800baee:	bd38      	pop	{r3, r4, r5, pc}
 800baf0:	20004f14 	.word	0x20004f14

0800baf4 <__errno>:
 800baf4:	4b01      	ldr	r3, [pc, #4]	@ (800bafc <__errno+0x8>)
 800baf6:	6818      	ldr	r0, [r3, #0]
 800baf8:	4770      	bx	lr
 800bafa:	bf00      	nop
 800bafc:	20000058 	.word	0x20000058

0800bb00 <__libc_init_array>:
 800bb00:	b570      	push	{r4, r5, r6, lr}
 800bb02:	4d0d      	ldr	r5, [pc, #52]	@ (800bb38 <__libc_init_array+0x38>)
 800bb04:	4c0d      	ldr	r4, [pc, #52]	@ (800bb3c <__libc_init_array+0x3c>)
 800bb06:	1b64      	subs	r4, r4, r5
 800bb08:	10a4      	asrs	r4, r4, #2
 800bb0a:	2600      	movs	r6, #0
 800bb0c:	42a6      	cmp	r6, r4
 800bb0e:	d109      	bne.n	800bb24 <__libc_init_array+0x24>
 800bb10:	4d0b      	ldr	r5, [pc, #44]	@ (800bb40 <__libc_init_array+0x40>)
 800bb12:	4c0c      	ldr	r4, [pc, #48]	@ (800bb44 <__libc_init_array+0x44>)
 800bb14:	f002 f94e 	bl	800ddb4 <_init>
 800bb18:	1b64      	subs	r4, r4, r5
 800bb1a:	10a4      	asrs	r4, r4, #2
 800bb1c:	2600      	movs	r6, #0
 800bb1e:	42a6      	cmp	r6, r4
 800bb20:	d105      	bne.n	800bb2e <__libc_init_array+0x2e>
 800bb22:	bd70      	pop	{r4, r5, r6, pc}
 800bb24:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb28:	4798      	blx	r3
 800bb2a:	3601      	adds	r6, #1
 800bb2c:	e7ee      	b.n	800bb0c <__libc_init_array+0xc>
 800bb2e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb32:	4798      	blx	r3
 800bb34:	3601      	adds	r6, #1
 800bb36:	e7f2      	b.n	800bb1e <__libc_init_array+0x1e>
 800bb38:	0800fd7c 	.word	0x0800fd7c
 800bb3c:	0800fd7c 	.word	0x0800fd7c
 800bb40:	0800fd7c 	.word	0x0800fd7c
 800bb44:	0800fd80 	.word	0x0800fd80

0800bb48 <__retarget_lock_init_recursive>:
 800bb48:	4770      	bx	lr

0800bb4a <__retarget_lock_acquire_recursive>:
 800bb4a:	4770      	bx	lr

0800bb4c <__retarget_lock_release_recursive>:
 800bb4c:	4770      	bx	lr

0800bb4e <memcpy>:
 800bb4e:	440a      	add	r2, r1
 800bb50:	4291      	cmp	r1, r2
 800bb52:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb56:	d100      	bne.n	800bb5a <memcpy+0xc>
 800bb58:	4770      	bx	lr
 800bb5a:	b510      	push	{r4, lr}
 800bb5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb60:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb64:	4291      	cmp	r1, r2
 800bb66:	d1f9      	bne.n	800bb5c <memcpy+0xe>
 800bb68:	bd10      	pop	{r4, pc}

0800bb6a <quorem>:
 800bb6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb6e:	6903      	ldr	r3, [r0, #16]
 800bb70:	690c      	ldr	r4, [r1, #16]
 800bb72:	42a3      	cmp	r3, r4
 800bb74:	4607      	mov	r7, r0
 800bb76:	db7e      	blt.n	800bc76 <quorem+0x10c>
 800bb78:	3c01      	subs	r4, #1
 800bb7a:	f101 0814 	add.w	r8, r1, #20
 800bb7e:	00a3      	lsls	r3, r4, #2
 800bb80:	f100 0514 	add.w	r5, r0, #20
 800bb84:	9300      	str	r3, [sp, #0]
 800bb86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb8a:	9301      	str	r3, [sp, #4]
 800bb8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bb90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb94:	3301      	adds	r3, #1
 800bb96:	429a      	cmp	r2, r3
 800bb98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bb9c:	fbb2 f6f3 	udiv	r6, r2, r3
 800bba0:	d32e      	bcc.n	800bc00 <quorem+0x96>
 800bba2:	f04f 0a00 	mov.w	sl, #0
 800bba6:	46c4      	mov	ip, r8
 800bba8:	46ae      	mov	lr, r5
 800bbaa:	46d3      	mov	fp, sl
 800bbac:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bbb0:	b298      	uxth	r0, r3
 800bbb2:	fb06 a000 	mla	r0, r6, r0, sl
 800bbb6:	0c02      	lsrs	r2, r0, #16
 800bbb8:	0c1b      	lsrs	r3, r3, #16
 800bbba:	fb06 2303 	mla	r3, r6, r3, r2
 800bbbe:	f8de 2000 	ldr.w	r2, [lr]
 800bbc2:	b280      	uxth	r0, r0
 800bbc4:	b292      	uxth	r2, r2
 800bbc6:	1a12      	subs	r2, r2, r0
 800bbc8:	445a      	add	r2, fp
 800bbca:	f8de 0000 	ldr.w	r0, [lr]
 800bbce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bbd2:	b29b      	uxth	r3, r3
 800bbd4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bbd8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bbdc:	b292      	uxth	r2, r2
 800bbde:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bbe2:	45e1      	cmp	r9, ip
 800bbe4:	f84e 2b04 	str.w	r2, [lr], #4
 800bbe8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bbec:	d2de      	bcs.n	800bbac <quorem+0x42>
 800bbee:	9b00      	ldr	r3, [sp, #0]
 800bbf0:	58eb      	ldr	r3, [r5, r3]
 800bbf2:	b92b      	cbnz	r3, 800bc00 <quorem+0x96>
 800bbf4:	9b01      	ldr	r3, [sp, #4]
 800bbf6:	3b04      	subs	r3, #4
 800bbf8:	429d      	cmp	r5, r3
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	d32f      	bcc.n	800bc5e <quorem+0xf4>
 800bbfe:	613c      	str	r4, [r7, #16]
 800bc00:	4638      	mov	r0, r7
 800bc02:	f001 f97f 	bl	800cf04 <__mcmp>
 800bc06:	2800      	cmp	r0, #0
 800bc08:	db25      	blt.n	800bc56 <quorem+0xec>
 800bc0a:	4629      	mov	r1, r5
 800bc0c:	2000      	movs	r0, #0
 800bc0e:	f858 2b04 	ldr.w	r2, [r8], #4
 800bc12:	f8d1 c000 	ldr.w	ip, [r1]
 800bc16:	fa1f fe82 	uxth.w	lr, r2
 800bc1a:	fa1f f38c 	uxth.w	r3, ip
 800bc1e:	eba3 030e 	sub.w	r3, r3, lr
 800bc22:	4403      	add	r3, r0
 800bc24:	0c12      	lsrs	r2, r2, #16
 800bc26:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bc2a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bc2e:	b29b      	uxth	r3, r3
 800bc30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc34:	45c1      	cmp	r9, r8
 800bc36:	f841 3b04 	str.w	r3, [r1], #4
 800bc3a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bc3e:	d2e6      	bcs.n	800bc0e <quorem+0xa4>
 800bc40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc48:	b922      	cbnz	r2, 800bc54 <quorem+0xea>
 800bc4a:	3b04      	subs	r3, #4
 800bc4c:	429d      	cmp	r5, r3
 800bc4e:	461a      	mov	r2, r3
 800bc50:	d30b      	bcc.n	800bc6a <quorem+0x100>
 800bc52:	613c      	str	r4, [r7, #16]
 800bc54:	3601      	adds	r6, #1
 800bc56:	4630      	mov	r0, r6
 800bc58:	b003      	add	sp, #12
 800bc5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc5e:	6812      	ldr	r2, [r2, #0]
 800bc60:	3b04      	subs	r3, #4
 800bc62:	2a00      	cmp	r2, #0
 800bc64:	d1cb      	bne.n	800bbfe <quorem+0x94>
 800bc66:	3c01      	subs	r4, #1
 800bc68:	e7c6      	b.n	800bbf8 <quorem+0x8e>
 800bc6a:	6812      	ldr	r2, [r2, #0]
 800bc6c:	3b04      	subs	r3, #4
 800bc6e:	2a00      	cmp	r2, #0
 800bc70:	d1ef      	bne.n	800bc52 <quorem+0xe8>
 800bc72:	3c01      	subs	r4, #1
 800bc74:	e7ea      	b.n	800bc4c <quorem+0xe2>
 800bc76:	2000      	movs	r0, #0
 800bc78:	e7ee      	b.n	800bc58 <quorem+0xee>
 800bc7a:	0000      	movs	r0, r0
 800bc7c:	0000      	movs	r0, r0
	...

0800bc80 <_dtoa_r>:
 800bc80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc84:	69c7      	ldr	r7, [r0, #28]
 800bc86:	b097      	sub	sp, #92	@ 0x5c
 800bc88:	ed8d 0b04 	vstr	d0, [sp, #16]
 800bc8c:	ec55 4b10 	vmov	r4, r5, d0
 800bc90:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bc92:	9107      	str	r1, [sp, #28]
 800bc94:	4681      	mov	r9, r0
 800bc96:	920c      	str	r2, [sp, #48]	@ 0x30
 800bc98:	9311      	str	r3, [sp, #68]	@ 0x44
 800bc9a:	b97f      	cbnz	r7, 800bcbc <_dtoa_r+0x3c>
 800bc9c:	2010      	movs	r0, #16
 800bc9e:	f000 fe09 	bl	800c8b4 <malloc>
 800bca2:	4602      	mov	r2, r0
 800bca4:	f8c9 001c 	str.w	r0, [r9, #28]
 800bca8:	b920      	cbnz	r0, 800bcb4 <_dtoa_r+0x34>
 800bcaa:	4ba9      	ldr	r3, [pc, #676]	@ (800bf50 <_dtoa_r+0x2d0>)
 800bcac:	21ef      	movs	r1, #239	@ 0xef
 800bcae:	48a9      	ldr	r0, [pc, #676]	@ (800bf54 <_dtoa_r+0x2d4>)
 800bcb0:	f001 fcb2 	bl	800d618 <__assert_func>
 800bcb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bcb8:	6007      	str	r7, [r0, #0]
 800bcba:	60c7      	str	r7, [r0, #12]
 800bcbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bcc0:	6819      	ldr	r1, [r3, #0]
 800bcc2:	b159      	cbz	r1, 800bcdc <_dtoa_r+0x5c>
 800bcc4:	685a      	ldr	r2, [r3, #4]
 800bcc6:	604a      	str	r2, [r1, #4]
 800bcc8:	2301      	movs	r3, #1
 800bcca:	4093      	lsls	r3, r2
 800bccc:	608b      	str	r3, [r1, #8]
 800bcce:	4648      	mov	r0, r9
 800bcd0:	f000 fee6 	bl	800caa0 <_Bfree>
 800bcd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bcd8:	2200      	movs	r2, #0
 800bcda:	601a      	str	r2, [r3, #0]
 800bcdc:	1e2b      	subs	r3, r5, #0
 800bcde:	bfb9      	ittee	lt
 800bce0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bce4:	9305      	strlt	r3, [sp, #20]
 800bce6:	2300      	movge	r3, #0
 800bce8:	6033      	strge	r3, [r6, #0]
 800bcea:	9f05      	ldr	r7, [sp, #20]
 800bcec:	4b9a      	ldr	r3, [pc, #616]	@ (800bf58 <_dtoa_r+0x2d8>)
 800bcee:	bfbc      	itt	lt
 800bcf0:	2201      	movlt	r2, #1
 800bcf2:	6032      	strlt	r2, [r6, #0]
 800bcf4:	43bb      	bics	r3, r7
 800bcf6:	d112      	bne.n	800bd1e <_dtoa_r+0x9e>
 800bcf8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bcfa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bcfe:	6013      	str	r3, [r2, #0]
 800bd00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bd04:	4323      	orrs	r3, r4
 800bd06:	f000 855a 	beq.w	800c7be <_dtoa_r+0xb3e>
 800bd0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd0c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bf6c <_dtoa_r+0x2ec>
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	f000 855c 	beq.w	800c7ce <_dtoa_r+0xb4e>
 800bd16:	f10a 0303 	add.w	r3, sl, #3
 800bd1a:	f000 bd56 	b.w	800c7ca <_dtoa_r+0xb4a>
 800bd1e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bd22:	2200      	movs	r2, #0
 800bd24:	ec51 0b17 	vmov	r0, r1, d7
 800bd28:	2300      	movs	r3, #0
 800bd2a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bd2e:	f7f7 f88b 	bl	8002e48 <__aeabi_dcmpeq>
 800bd32:	4680      	mov	r8, r0
 800bd34:	b158      	cbz	r0, 800bd4e <_dtoa_r+0xce>
 800bd36:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bd38:	2301      	movs	r3, #1
 800bd3a:	6013      	str	r3, [r2, #0]
 800bd3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd3e:	b113      	cbz	r3, 800bd46 <_dtoa_r+0xc6>
 800bd40:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bd42:	4b86      	ldr	r3, [pc, #536]	@ (800bf5c <_dtoa_r+0x2dc>)
 800bd44:	6013      	str	r3, [r2, #0]
 800bd46:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bf70 <_dtoa_r+0x2f0>
 800bd4a:	f000 bd40 	b.w	800c7ce <_dtoa_r+0xb4e>
 800bd4e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800bd52:	aa14      	add	r2, sp, #80	@ 0x50
 800bd54:	a915      	add	r1, sp, #84	@ 0x54
 800bd56:	4648      	mov	r0, r9
 800bd58:	f001 f984 	bl	800d064 <__d2b>
 800bd5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bd60:	9002      	str	r0, [sp, #8]
 800bd62:	2e00      	cmp	r6, #0
 800bd64:	d078      	beq.n	800be58 <_dtoa_r+0x1d8>
 800bd66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd68:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bd6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd70:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bd74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bd78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bd7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bd80:	4619      	mov	r1, r3
 800bd82:	2200      	movs	r2, #0
 800bd84:	4b76      	ldr	r3, [pc, #472]	@ (800bf60 <_dtoa_r+0x2e0>)
 800bd86:	f7f6 fc3f 	bl	8002608 <__aeabi_dsub>
 800bd8a:	a36b      	add	r3, pc, #428	@ (adr r3, 800bf38 <_dtoa_r+0x2b8>)
 800bd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd90:	f7f6 fdf2 	bl	8002978 <__aeabi_dmul>
 800bd94:	a36a      	add	r3, pc, #424	@ (adr r3, 800bf40 <_dtoa_r+0x2c0>)
 800bd96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9a:	f7f6 fc37 	bl	800260c <__adddf3>
 800bd9e:	4604      	mov	r4, r0
 800bda0:	4630      	mov	r0, r6
 800bda2:	460d      	mov	r5, r1
 800bda4:	f7f6 fd7e 	bl	80028a4 <__aeabi_i2d>
 800bda8:	a367      	add	r3, pc, #412	@ (adr r3, 800bf48 <_dtoa_r+0x2c8>)
 800bdaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdae:	f7f6 fde3 	bl	8002978 <__aeabi_dmul>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	4620      	mov	r0, r4
 800bdb8:	4629      	mov	r1, r5
 800bdba:	f7f6 fc27 	bl	800260c <__adddf3>
 800bdbe:	4604      	mov	r4, r0
 800bdc0:	460d      	mov	r5, r1
 800bdc2:	f7f7 f889 	bl	8002ed8 <__aeabi_d2iz>
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	4607      	mov	r7, r0
 800bdca:	2300      	movs	r3, #0
 800bdcc:	4620      	mov	r0, r4
 800bdce:	4629      	mov	r1, r5
 800bdd0:	f7f7 f844 	bl	8002e5c <__aeabi_dcmplt>
 800bdd4:	b140      	cbz	r0, 800bde8 <_dtoa_r+0x168>
 800bdd6:	4638      	mov	r0, r7
 800bdd8:	f7f6 fd64 	bl	80028a4 <__aeabi_i2d>
 800bddc:	4622      	mov	r2, r4
 800bdde:	462b      	mov	r3, r5
 800bde0:	f7f7 f832 	bl	8002e48 <__aeabi_dcmpeq>
 800bde4:	b900      	cbnz	r0, 800bde8 <_dtoa_r+0x168>
 800bde6:	3f01      	subs	r7, #1
 800bde8:	2f16      	cmp	r7, #22
 800bdea:	d852      	bhi.n	800be92 <_dtoa_r+0x212>
 800bdec:	4b5d      	ldr	r3, [pc, #372]	@ (800bf64 <_dtoa_r+0x2e4>)
 800bdee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bdfa:	f7f7 f82f 	bl	8002e5c <__aeabi_dcmplt>
 800bdfe:	2800      	cmp	r0, #0
 800be00:	d049      	beq.n	800be96 <_dtoa_r+0x216>
 800be02:	3f01      	subs	r7, #1
 800be04:	2300      	movs	r3, #0
 800be06:	9310      	str	r3, [sp, #64]	@ 0x40
 800be08:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800be0a:	1b9b      	subs	r3, r3, r6
 800be0c:	1e5a      	subs	r2, r3, #1
 800be0e:	bf45      	ittet	mi
 800be10:	f1c3 0301 	rsbmi	r3, r3, #1
 800be14:	9300      	strmi	r3, [sp, #0]
 800be16:	2300      	movpl	r3, #0
 800be18:	2300      	movmi	r3, #0
 800be1a:	9206      	str	r2, [sp, #24]
 800be1c:	bf54      	ite	pl
 800be1e:	9300      	strpl	r3, [sp, #0]
 800be20:	9306      	strmi	r3, [sp, #24]
 800be22:	2f00      	cmp	r7, #0
 800be24:	db39      	blt.n	800be9a <_dtoa_r+0x21a>
 800be26:	9b06      	ldr	r3, [sp, #24]
 800be28:	970d      	str	r7, [sp, #52]	@ 0x34
 800be2a:	443b      	add	r3, r7
 800be2c:	9306      	str	r3, [sp, #24]
 800be2e:	2300      	movs	r3, #0
 800be30:	9308      	str	r3, [sp, #32]
 800be32:	9b07      	ldr	r3, [sp, #28]
 800be34:	2b09      	cmp	r3, #9
 800be36:	d863      	bhi.n	800bf00 <_dtoa_r+0x280>
 800be38:	2b05      	cmp	r3, #5
 800be3a:	bfc4      	itt	gt
 800be3c:	3b04      	subgt	r3, #4
 800be3e:	9307      	strgt	r3, [sp, #28]
 800be40:	9b07      	ldr	r3, [sp, #28]
 800be42:	f1a3 0302 	sub.w	r3, r3, #2
 800be46:	bfcc      	ite	gt
 800be48:	2400      	movgt	r4, #0
 800be4a:	2401      	movle	r4, #1
 800be4c:	2b03      	cmp	r3, #3
 800be4e:	d863      	bhi.n	800bf18 <_dtoa_r+0x298>
 800be50:	e8df f003 	tbb	[pc, r3]
 800be54:	2b375452 	.word	0x2b375452
 800be58:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800be5c:	441e      	add	r6, r3
 800be5e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800be62:	2b20      	cmp	r3, #32
 800be64:	bfc1      	itttt	gt
 800be66:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800be6a:	409f      	lslgt	r7, r3
 800be6c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800be70:	fa24 f303 	lsrgt.w	r3, r4, r3
 800be74:	bfd6      	itet	le
 800be76:	f1c3 0320 	rsble	r3, r3, #32
 800be7a:	ea47 0003 	orrgt.w	r0, r7, r3
 800be7e:	fa04 f003 	lslle.w	r0, r4, r3
 800be82:	f7f6 fcff 	bl	8002884 <__aeabi_ui2d>
 800be86:	2201      	movs	r2, #1
 800be88:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800be8c:	3e01      	subs	r6, #1
 800be8e:	9212      	str	r2, [sp, #72]	@ 0x48
 800be90:	e776      	b.n	800bd80 <_dtoa_r+0x100>
 800be92:	2301      	movs	r3, #1
 800be94:	e7b7      	b.n	800be06 <_dtoa_r+0x186>
 800be96:	9010      	str	r0, [sp, #64]	@ 0x40
 800be98:	e7b6      	b.n	800be08 <_dtoa_r+0x188>
 800be9a:	9b00      	ldr	r3, [sp, #0]
 800be9c:	1bdb      	subs	r3, r3, r7
 800be9e:	9300      	str	r3, [sp, #0]
 800bea0:	427b      	negs	r3, r7
 800bea2:	9308      	str	r3, [sp, #32]
 800bea4:	2300      	movs	r3, #0
 800bea6:	930d      	str	r3, [sp, #52]	@ 0x34
 800bea8:	e7c3      	b.n	800be32 <_dtoa_r+0x1b2>
 800beaa:	2301      	movs	r3, #1
 800beac:	9309      	str	r3, [sp, #36]	@ 0x24
 800beae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800beb0:	eb07 0b03 	add.w	fp, r7, r3
 800beb4:	f10b 0301 	add.w	r3, fp, #1
 800beb8:	2b01      	cmp	r3, #1
 800beba:	9303      	str	r3, [sp, #12]
 800bebc:	bfb8      	it	lt
 800bebe:	2301      	movlt	r3, #1
 800bec0:	e006      	b.n	800bed0 <_dtoa_r+0x250>
 800bec2:	2301      	movs	r3, #1
 800bec4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bec6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bec8:	2b00      	cmp	r3, #0
 800beca:	dd28      	ble.n	800bf1e <_dtoa_r+0x29e>
 800becc:	469b      	mov	fp, r3
 800bece:	9303      	str	r3, [sp, #12]
 800bed0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bed4:	2100      	movs	r1, #0
 800bed6:	2204      	movs	r2, #4
 800bed8:	f102 0514 	add.w	r5, r2, #20
 800bedc:	429d      	cmp	r5, r3
 800bede:	d926      	bls.n	800bf2e <_dtoa_r+0x2ae>
 800bee0:	6041      	str	r1, [r0, #4]
 800bee2:	4648      	mov	r0, r9
 800bee4:	f000 fd9c 	bl	800ca20 <_Balloc>
 800bee8:	4682      	mov	sl, r0
 800beea:	2800      	cmp	r0, #0
 800beec:	d142      	bne.n	800bf74 <_dtoa_r+0x2f4>
 800beee:	4b1e      	ldr	r3, [pc, #120]	@ (800bf68 <_dtoa_r+0x2e8>)
 800bef0:	4602      	mov	r2, r0
 800bef2:	f240 11af 	movw	r1, #431	@ 0x1af
 800bef6:	e6da      	b.n	800bcae <_dtoa_r+0x2e>
 800bef8:	2300      	movs	r3, #0
 800befa:	e7e3      	b.n	800bec4 <_dtoa_r+0x244>
 800befc:	2300      	movs	r3, #0
 800befe:	e7d5      	b.n	800beac <_dtoa_r+0x22c>
 800bf00:	2401      	movs	r4, #1
 800bf02:	2300      	movs	r3, #0
 800bf04:	9307      	str	r3, [sp, #28]
 800bf06:	9409      	str	r4, [sp, #36]	@ 0x24
 800bf08:	f04f 3bff 	mov.w	fp, #4294967295
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	f8cd b00c 	str.w	fp, [sp, #12]
 800bf12:	2312      	movs	r3, #18
 800bf14:	920c      	str	r2, [sp, #48]	@ 0x30
 800bf16:	e7db      	b.n	800bed0 <_dtoa_r+0x250>
 800bf18:	2301      	movs	r3, #1
 800bf1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf1c:	e7f4      	b.n	800bf08 <_dtoa_r+0x288>
 800bf1e:	f04f 0b01 	mov.w	fp, #1
 800bf22:	f8cd b00c 	str.w	fp, [sp, #12]
 800bf26:	465b      	mov	r3, fp
 800bf28:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bf2c:	e7d0      	b.n	800bed0 <_dtoa_r+0x250>
 800bf2e:	3101      	adds	r1, #1
 800bf30:	0052      	lsls	r2, r2, #1
 800bf32:	e7d1      	b.n	800bed8 <_dtoa_r+0x258>
 800bf34:	f3af 8000 	nop.w
 800bf38:	636f4361 	.word	0x636f4361
 800bf3c:	3fd287a7 	.word	0x3fd287a7
 800bf40:	8b60c8b3 	.word	0x8b60c8b3
 800bf44:	3fc68a28 	.word	0x3fc68a28
 800bf48:	509f79fb 	.word	0x509f79fb
 800bf4c:	3fd34413 	.word	0x3fd34413
 800bf50:	0800fa29 	.word	0x0800fa29
 800bf54:	0800fa40 	.word	0x0800fa40
 800bf58:	7ff00000 	.word	0x7ff00000
 800bf5c:	0800f9f9 	.word	0x0800f9f9
 800bf60:	3ff80000 	.word	0x3ff80000
 800bf64:	0800fb90 	.word	0x0800fb90
 800bf68:	0800fa98 	.word	0x0800fa98
 800bf6c:	0800fa25 	.word	0x0800fa25
 800bf70:	0800f9f8 	.word	0x0800f9f8
 800bf74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf78:	6018      	str	r0, [r3, #0]
 800bf7a:	9b03      	ldr	r3, [sp, #12]
 800bf7c:	2b0e      	cmp	r3, #14
 800bf7e:	f200 80a1 	bhi.w	800c0c4 <_dtoa_r+0x444>
 800bf82:	2c00      	cmp	r4, #0
 800bf84:	f000 809e 	beq.w	800c0c4 <_dtoa_r+0x444>
 800bf88:	2f00      	cmp	r7, #0
 800bf8a:	dd33      	ble.n	800bff4 <_dtoa_r+0x374>
 800bf8c:	4b9c      	ldr	r3, [pc, #624]	@ (800c200 <_dtoa_r+0x580>)
 800bf8e:	f007 020f 	and.w	r2, r7, #15
 800bf92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf96:	ed93 7b00 	vldr	d7, [r3]
 800bf9a:	05f8      	lsls	r0, r7, #23
 800bf9c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bfa0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bfa4:	d516      	bpl.n	800bfd4 <_dtoa_r+0x354>
 800bfa6:	4b97      	ldr	r3, [pc, #604]	@ (800c204 <_dtoa_r+0x584>)
 800bfa8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bfac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bfb0:	f7f6 fe0c 	bl	8002bcc <__aeabi_ddiv>
 800bfb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bfb8:	f004 040f 	and.w	r4, r4, #15
 800bfbc:	2603      	movs	r6, #3
 800bfbe:	4d91      	ldr	r5, [pc, #580]	@ (800c204 <_dtoa_r+0x584>)
 800bfc0:	b954      	cbnz	r4, 800bfd8 <_dtoa_r+0x358>
 800bfc2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bfc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bfca:	f7f6 fdff 	bl	8002bcc <__aeabi_ddiv>
 800bfce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bfd2:	e028      	b.n	800c026 <_dtoa_r+0x3a6>
 800bfd4:	2602      	movs	r6, #2
 800bfd6:	e7f2      	b.n	800bfbe <_dtoa_r+0x33e>
 800bfd8:	07e1      	lsls	r1, r4, #31
 800bfda:	d508      	bpl.n	800bfee <_dtoa_r+0x36e>
 800bfdc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bfe0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bfe4:	f7f6 fcc8 	bl	8002978 <__aeabi_dmul>
 800bfe8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bfec:	3601      	adds	r6, #1
 800bfee:	1064      	asrs	r4, r4, #1
 800bff0:	3508      	adds	r5, #8
 800bff2:	e7e5      	b.n	800bfc0 <_dtoa_r+0x340>
 800bff4:	f000 80af 	beq.w	800c156 <_dtoa_r+0x4d6>
 800bff8:	427c      	negs	r4, r7
 800bffa:	4b81      	ldr	r3, [pc, #516]	@ (800c200 <_dtoa_r+0x580>)
 800bffc:	4d81      	ldr	r5, [pc, #516]	@ (800c204 <_dtoa_r+0x584>)
 800bffe:	f004 020f 	and.w	r2, r4, #15
 800c002:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c00a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c00e:	f7f6 fcb3 	bl	8002978 <__aeabi_dmul>
 800c012:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c016:	1124      	asrs	r4, r4, #4
 800c018:	2300      	movs	r3, #0
 800c01a:	2602      	movs	r6, #2
 800c01c:	2c00      	cmp	r4, #0
 800c01e:	f040 808f 	bne.w	800c140 <_dtoa_r+0x4c0>
 800c022:	2b00      	cmp	r3, #0
 800c024:	d1d3      	bne.n	800bfce <_dtoa_r+0x34e>
 800c026:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c028:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	f000 8094 	beq.w	800c15a <_dtoa_r+0x4da>
 800c032:	4b75      	ldr	r3, [pc, #468]	@ (800c208 <_dtoa_r+0x588>)
 800c034:	2200      	movs	r2, #0
 800c036:	4620      	mov	r0, r4
 800c038:	4629      	mov	r1, r5
 800c03a:	f7f6 ff0f 	bl	8002e5c <__aeabi_dcmplt>
 800c03e:	2800      	cmp	r0, #0
 800c040:	f000 808b 	beq.w	800c15a <_dtoa_r+0x4da>
 800c044:	9b03      	ldr	r3, [sp, #12]
 800c046:	2b00      	cmp	r3, #0
 800c048:	f000 8087 	beq.w	800c15a <_dtoa_r+0x4da>
 800c04c:	f1bb 0f00 	cmp.w	fp, #0
 800c050:	dd34      	ble.n	800c0bc <_dtoa_r+0x43c>
 800c052:	4620      	mov	r0, r4
 800c054:	4b6d      	ldr	r3, [pc, #436]	@ (800c20c <_dtoa_r+0x58c>)
 800c056:	2200      	movs	r2, #0
 800c058:	4629      	mov	r1, r5
 800c05a:	f7f6 fc8d 	bl	8002978 <__aeabi_dmul>
 800c05e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c062:	f107 38ff 	add.w	r8, r7, #4294967295
 800c066:	3601      	adds	r6, #1
 800c068:	465c      	mov	r4, fp
 800c06a:	4630      	mov	r0, r6
 800c06c:	f7f6 fc1a 	bl	80028a4 <__aeabi_i2d>
 800c070:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c074:	f7f6 fc80 	bl	8002978 <__aeabi_dmul>
 800c078:	4b65      	ldr	r3, [pc, #404]	@ (800c210 <_dtoa_r+0x590>)
 800c07a:	2200      	movs	r2, #0
 800c07c:	f7f6 fac6 	bl	800260c <__adddf3>
 800c080:	4605      	mov	r5, r0
 800c082:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c086:	2c00      	cmp	r4, #0
 800c088:	d16a      	bne.n	800c160 <_dtoa_r+0x4e0>
 800c08a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c08e:	4b61      	ldr	r3, [pc, #388]	@ (800c214 <_dtoa_r+0x594>)
 800c090:	2200      	movs	r2, #0
 800c092:	f7f6 fab9 	bl	8002608 <__aeabi_dsub>
 800c096:	4602      	mov	r2, r0
 800c098:	460b      	mov	r3, r1
 800c09a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c09e:	462a      	mov	r2, r5
 800c0a0:	4633      	mov	r3, r6
 800c0a2:	f7f6 fef9 	bl	8002e98 <__aeabi_dcmpgt>
 800c0a6:	2800      	cmp	r0, #0
 800c0a8:	f040 8298 	bne.w	800c5dc <_dtoa_r+0x95c>
 800c0ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c0b0:	462a      	mov	r2, r5
 800c0b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c0b6:	f7f6 fed1 	bl	8002e5c <__aeabi_dcmplt>
 800c0ba:	bb38      	cbnz	r0, 800c10c <_dtoa_r+0x48c>
 800c0bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c0c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c0c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	f2c0 8157 	blt.w	800c37a <_dtoa_r+0x6fa>
 800c0cc:	2f0e      	cmp	r7, #14
 800c0ce:	f300 8154 	bgt.w	800c37a <_dtoa_r+0x6fa>
 800c0d2:	4b4b      	ldr	r3, [pc, #300]	@ (800c200 <_dtoa_r+0x580>)
 800c0d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c0d8:	ed93 7b00 	vldr	d7, [r3]
 800c0dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	ed8d 7b00 	vstr	d7, [sp]
 800c0e4:	f280 80e5 	bge.w	800c2b2 <_dtoa_r+0x632>
 800c0e8:	9b03      	ldr	r3, [sp, #12]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	f300 80e1 	bgt.w	800c2b2 <_dtoa_r+0x632>
 800c0f0:	d10c      	bne.n	800c10c <_dtoa_r+0x48c>
 800c0f2:	4b48      	ldr	r3, [pc, #288]	@ (800c214 <_dtoa_r+0x594>)
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	ec51 0b17 	vmov	r0, r1, d7
 800c0fa:	f7f6 fc3d 	bl	8002978 <__aeabi_dmul>
 800c0fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c102:	f7f6 febf 	bl	8002e84 <__aeabi_dcmpge>
 800c106:	2800      	cmp	r0, #0
 800c108:	f000 8266 	beq.w	800c5d8 <_dtoa_r+0x958>
 800c10c:	2400      	movs	r4, #0
 800c10e:	4625      	mov	r5, r4
 800c110:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c112:	4656      	mov	r6, sl
 800c114:	ea6f 0803 	mvn.w	r8, r3
 800c118:	2700      	movs	r7, #0
 800c11a:	4621      	mov	r1, r4
 800c11c:	4648      	mov	r0, r9
 800c11e:	f000 fcbf 	bl	800caa0 <_Bfree>
 800c122:	2d00      	cmp	r5, #0
 800c124:	f000 80bd 	beq.w	800c2a2 <_dtoa_r+0x622>
 800c128:	b12f      	cbz	r7, 800c136 <_dtoa_r+0x4b6>
 800c12a:	42af      	cmp	r7, r5
 800c12c:	d003      	beq.n	800c136 <_dtoa_r+0x4b6>
 800c12e:	4639      	mov	r1, r7
 800c130:	4648      	mov	r0, r9
 800c132:	f000 fcb5 	bl	800caa0 <_Bfree>
 800c136:	4629      	mov	r1, r5
 800c138:	4648      	mov	r0, r9
 800c13a:	f000 fcb1 	bl	800caa0 <_Bfree>
 800c13e:	e0b0      	b.n	800c2a2 <_dtoa_r+0x622>
 800c140:	07e2      	lsls	r2, r4, #31
 800c142:	d505      	bpl.n	800c150 <_dtoa_r+0x4d0>
 800c144:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c148:	f7f6 fc16 	bl	8002978 <__aeabi_dmul>
 800c14c:	3601      	adds	r6, #1
 800c14e:	2301      	movs	r3, #1
 800c150:	1064      	asrs	r4, r4, #1
 800c152:	3508      	adds	r5, #8
 800c154:	e762      	b.n	800c01c <_dtoa_r+0x39c>
 800c156:	2602      	movs	r6, #2
 800c158:	e765      	b.n	800c026 <_dtoa_r+0x3a6>
 800c15a:	9c03      	ldr	r4, [sp, #12]
 800c15c:	46b8      	mov	r8, r7
 800c15e:	e784      	b.n	800c06a <_dtoa_r+0x3ea>
 800c160:	4b27      	ldr	r3, [pc, #156]	@ (800c200 <_dtoa_r+0x580>)
 800c162:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c164:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c168:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c16c:	4454      	add	r4, sl
 800c16e:	2900      	cmp	r1, #0
 800c170:	d054      	beq.n	800c21c <_dtoa_r+0x59c>
 800c172:	4929      	ldr	r1, [pc, #164]	@ (800c218 <_dtoa_r+0x598>)
 800c174:	2000      	movs	r0, #0
 800c176:	f7f6 fd29 	bl	8002bcc <__aeabi_ddiv>
 800c17a:	4633      	mov	r3, r6
 800c17c:	462a      	mov	r2, r5
 800c17e:	f7f6 fa43 	bl	8002608 <__aeabi_dsub>
 800c182:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c186:	4656      	mov	r6, sl
 800c188:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c18c:	f7f6 fea4 	bl	8002ed8 <__aeabi_d2iz>
 800c190:	4605      	mov	r5, r0
 800c192:	f7f6 fb87 	bl	80028a4 <__aeabi_i2d>
 800c196:	4602      	mov	r2, r0
 800c198:	460b      	mov	r3, r1
 800c19a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c19e:	f7f6 fa33 	bl	8002608 <__aeabi_dsub>
 800c1a2:	3530      	adds	r5, #48	@ 0x30
 800c1a4:	4602      	mov	r2, r0
 800c1a6:	460b      	mov	r3, r1
 800c1a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c1ac:	f806 5b01 	strb.w	r5, [r6], #1
 800c1b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c1b4:	f7f6 fe52 	bl	8002e5c <__aeabi_dcmplt>
 800c1b8:	2800      	cmp	r0, #0
 800c1ba:	d172      	bne.n	800c2a2 <_dtoa_r+0x622>
 800c1bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1c0:	4911      	ldr	r1, [pc, #68]	@ (800c208 <_dtoa_r+0x588>)
 800c1c2:	2000      	movs	r0, #0
 800c1c4:	f7f6 fa20 	bl	8002608 <__aeabi_dsub>
 800c1c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c1cc:	f7f6 fe46 	bl	8002e5c <__aeabi_dcmplt>
 800c1d0:	2800      	cmp	r0, #0
 800c1d2:	f040 80b4 	bne.w	800c33e <_dtoa_r+0x6be>
 800c1d6:	42a6      	cmp	r6, r4
 800c1d8:	f43f af70 	beq.w	800c0bc <_dtoa_r+0x43c>
 800c1dc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c1e0:	4b0a      	ldr	r3, [pc, #40]	@ (800c20c <_dtoa_r+0x58c>)
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	f7f6 fbc8 	bl	8002978 <__aeabi_dmul>
 800c1e8:	4b08      	ldr	r3, [pc, #32]	@ (800c20c <_dtoa_r+0x58c>)
 800c1ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1f4:	f7f6 fbc0 	bl	8002978 <__aeabi_dmul>
 800c1f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c1fc:	e7c4      	b.n	800c188 <_dtoa_r+0x508>
 800c1fe:	bf00      	nop
 800c200:	0800fb90 	.word	0x0800fb90
 800c204:	0800fb68 	.word	0x0800fb68
 800c208:	3ff00000 	.word	0x3ff00000
 800c20c:	40240000 	.word	0x40240000
 800c210:	401c0000 	.word	0x401c0000
 800c214:	40140000 	.word	0x40140000
 800c218:	3fe00000 	.word	0x3fe00000
 800c21c:	4631      	mov	r1, r6
 800c21e:	4628      	mov	r0, r5
 800c220:	f7f6 fbaa 	bl	8002978 <__aeabi_dmul>
 800c224:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c228:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c22a:	4656      	mov	r6, sl
 800c22c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c230:	f7f6 fe52 	bl	8002ed8 <__aeabi_d2iz>
 800c234:	4605      	mov	r5, r0
 800c236:	f7f6 fb35 	bl	80028a4 <__aeabi_i2d>
 800c23a:	4602      	mov	r2, r0
 800c23c:	460b      	mov	r3, r1
 800c23e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c242:	f7f6 f9e1 	bl	8002608 <__aeabi_dsub>
 800c246:	3530      	adds	r5, #48	@ 0x30
 800c248:	f806 5b01 	strb.w	r5, [r6], #1
 800c24c:	4602      	mov	r2, r0
 800c24e:	460b      	mov	r3, r1
 800c250:	42a6      	cmp	r6, r4
 800c252:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c256:	f04f 0200 	mov.w	r2, #0
 800c25a:	d124      	bne.n	800c2a6 <_dtoa_r+0x626>
 800c25c:	4baf      	ldr	r3, [pc, #700]	@ (800c51c <_dtoa_r+0x89c>)
 800c25e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c262:	f7f6 f9d3 	bl	800260c <__adddf3>
 800c266:	4602      	mov	r2, r0
 800c268:	460b      	mov	r3, r1
 800c26a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c26e:	f7f6 fe13 	bl	8002e98 <__aeabi_dcmpgt>
 800c272:	2800      	cmp	r0, #0
 800c274:	d163      	bne.n	800c33e <_dtoa_r+0x6be>
 800c276:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c27a:	49a8      	ldr	r1, [pc, #672]	@ (800c51c <_dtoa_r+0x89c>)
 800c27c:	2000      	movs	r0, #0
 800c27e:	f7f6 f9c3 	bl	8002608 <__aeabi_dsub>
 800c282:	4602      	mov	r2, r0
 800c284:	460b      	mov	r3, r1
 800c286:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c28a:	f7f6 fde7 	bl	8002e5c <__aeabi_dcmplt>
 800c28e:	2800      	cmp	r0, #0
 800c290:	f43f af14 	beq.w	800c0bc <_dtoa_r+0x43c>
 800c294:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c296:	1e73      	subs	r3, r6, #1
 800c298:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c29a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c29e:	2b30      	cmp	r3, #48	@ 0x30
 800c2a0:	d0f8      	beq.n	800c294 <_dtoa_r+0x614>
 800c2a2:	4647      	mov	r7, r8
 800c2a4:	e03b      	b.n	800c31e <_dtoa_r+0x69e>
 800c2a6:	4b9e      	ldr	r3, [pc, #632]	@ (800c520 <_dtoa_r+0x8a0>)
 800c2a8:	f7f6 fb66 	bl	8002978 <__aeabi_dmul>
 800c2ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c2b0:	e7bc      	b.n	800c22c <_dtoa_r+0x5ac>
 800c2b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c2b6:	4656      	mov	r6, sl
 800c2b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2bc:	4620      	mov	r0, r4
 800c2be:	4629      	mov	r1, r5
 800c2c0:	f7f6 fc84 	bl	8002bcc <__aeabi_ddiv>
 800c2c4:	f7f6 fe08 	bl	8002ed8 <__aeabi_d2iz>
 800c2c8:	4680      	mov	r8, r0
 800c2ca:	f7f6 faeb 	bl	80028a4 <__aeabi_i2d>
 800c2ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c2d2:	f7f6 fb51 	bl	8002978 <__aeabi_dmul>
 800c2d6:	4602      	mov	r2, r0
 800c2d8:	460b      	mov	r3, r1
 800c2da:	4620      	mov	r0, r4
 800c2dc:	4629      	mov	r1, r5
 800c2de:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c2e2:	f7f6 f991 	bl	8002608 <__aeabi_dsub>
 800c2e6:	f806 4b01 	strb.w	r4, [r6], #1
 800c2ea:	9d03      	ldr	r5, [sp, #12]
 800c2ec:	eba6 040a 	sub.w	r4, r6, sl
 800c2f0:	42a5      	cmp	r5, r4
 800c2f2:	4602      	mov	r2, r0
 800c2f4:	460b      	mov	r3, r1
 800c2f6:	d133      	bne.n	800c360 <_dtoa_r+0x6e0>
 800c2f8:	f7f6 f988 	bl	800260c <__adddf3>
 800c2fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c300:	4604      	mov	r4, r0
 800c302:	460d      	mov	r5, r1
 800c304:	f7f6 fdc8 	bl	8002e98 <__aeabi_dcmpgt>
 800c308:	b9c0      	cbnz	r0, 800c33c <_dtoa_r+0x6bc>
 800c30a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c30e:	4620      	mov	r0, r4
 800c310:	4629      	mov	r1, r5
 800c312:	f7f6 fd99 	bl	8002e48 <__aeabi_dcmpeq>
 800c316:	b110      	cbz	r0, 800c31e <_dtoa_r+0x69e>
 800c318:	f018 0f01 	tst.w	r8, #1
 800c31c:	d10e      	bne.n	800c33c <_dtoa_r+0x6bc>
 800c31e:	9902      	ldr	r1, [sp, #8]
 800c320:	4648      	mov	r0, r9
 800c322:	f000 fbbd 	bl	800caa0 <_Bfree>
 800c326:	2300      	movs	r3, #0
 800c328:	7033      	strb	r3, [r6, #0]
 800c32a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c32c:	3701      	adds	r7, #1
 800c32e:	601f      	str	r7, [r3, #0]
 800c330:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c332:	2b00      	cmp	r3, #0
 800c334:	f000 824b 	beq.w	800c7ce <_dtoa_r+0xb4e>
 800c338:	601e      	str	r6, [r3, #0]
 800c33a:	e248      	b.n	800c7ce <_dtoa_r+0xb4e>
 800c33c:	46b8      	mov	r8, r7
 800c33e:	4633      	mov	r3, r6
 800c340:	461e      	mov	r6, r3
 800c342:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c346:	2a39      	cmp	r2, #57	@ 0x39
 800c348:	d106      	bne.n	800c358 <_dtoa_r+0x6d8>
 800c34a:	459a      	cmp	sl, r3
 800c34c:	d1f8      	bne.n	800c340 <_dtoa_r+0x6c0>
 800c34e:	2230      	movs	r2, #48	@ 0x30
 800c350:	f108 0801 	add.w	r8, r8, #1
 800c354:	f88a 2000 	strb.w	r2, [sl]
 800c358:	781a      	ldrb	r2, [r3, #0]
 800c35a:	3201      	adds	r2, #1
 800c35c:	701a      	strb	r2, [r3, #0]
 800c35e:	e7a0      	b.n	800c2a2 <_dtoa_r+0x622>
 800c360:	4b6f      	ldr	r3, [pc, #444]	@ (800c520 <_dtoa_r+0x8a0>)
 800c362:	2200      	movs	r2, #0
 800c364:	f7f6 fb08 	bl	8002978 <__aeabi_dmul>
 800c368:	2200      	movs	r2, #0
 800c36a:	2300      	movs	r3, #0
 800c36c:	4604      	mov	r4, r0
 800c36e:	460d      	mov	r5, r1
 800c370:	f7f6 fd6a 	bl	8002e48 <__aeabi_dcmpeq>
 800c374:	2800      	cmp	r0, #0
 800c376:	d09f      	beq.n	800c2b8 <_dtoa_r+0x638>
 800c378:	e7d1      	b.n	800c31e <_dtoa_r+0x69e>
 800c37a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c37c:	2a00      	cmp	r2, #0
 800c37e:	f000 80ea 	beq.w	800c556 <_dtoa_r+0x8d6>
 800c382:	9a07      	ldr	r2, [sp, #28]
 800c384:	2a01      	cmp	r2, #1
 800c386:	f300 80cd 	bgt.w	800c524 <_dtoa_r+0x8a4>
 800c38a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c38c:	2a00      	cmp	r2, #0
 800c38e:	f000 80c1 	beq.w	800c514 <_dtoa_r+0x894>
 800c392:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c396:	9c08      	ldr	r4, [sp, #32]
 800c398:	9e00      	ldr	r6, [sp, #0]
 800c39a:	9a00      	ldr	r2, [sp, #0]
 800c39c:	441a      	add	r2, r3
 800c39e:	9200      	str	r2, [sp, #0]
 800c3a0:	9a06      	ldr	r2, [sp, #24]
 800c3a2:	2101      	movs	r1, #1
 800c3a4:	441a      	add	r2, r3
 800c3a6:	4648      	mov	r0, r9
 800c3a8:	9206      	str	r2, [sp, #24]
 800c3aa:	f000 fc2d 	bl	800cc08 <__i2b>
 800c3ae:	4605      	mov	r5, r0
 800c3b0:	b166      	cbz	r6, 800c3cc <_dtoa_r+0x74c>
 800c3b2:	9b06      	ldr	r3, [sp, #24]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	dd09      	ble.n	800c3cc <_dtoa_r+0x74c>
 800c3b8:	42b3      	cmp	r3, r6
 800c3ba:	9a00      	ldr	r2, [sp, #0]
 800c3bc:	bfa8      	it	ge
 800c3be:	4633      	movge	r3, r6
 800c3c0:	1ad2      	subs	r2, r2, r3
 800c3c2:	9200      	str	r2, [sp, #0]
 800c3c4:	9a06      	ldr	r2, [sp, #24]
 800c3c6:	1af6      	subs	r6, r6, r3
 800c3c8:	1ad3      	subs	r3, r2, r3
 800c3ca:	9306      	str	r3, [sp, #24]
 800c3cc:	9b08      	ldr	r3, [sp, #32]
 800c3ce:	b30b      	cbz	r3, 800c414 <_dtoa_r+0x794>
 800c3d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	f000 80c6 	beq.w	800c564 <_dtoa_r+0x8e4>
 800c3d8:	2c00      	cmp	r4, #0
 800c3da:	f000 80c0 	beq.w	800c55e <_dtoa_r+0x8de>
 800c3de:	4629      	mov	r1, r5
 800c3e0:	4622      	mov	r2, r4
 800c3e2:	4648      	mov	r0, r9
 800c3e4:	f000 fcc8 	bl	800cd78 <__pow5mult>
 800c3e8:	9a02      	ldr	r2, [sp, #8]
 800c3ea:	4601      	mov	r1, r0
 800c3ec:	4605      	mov	r5, r0
 800c3ee:	4648      	mov	r0, r9
 800c3f0:	f000 fc20 	bl	800cc34 <__multiply>
 800c3f4:	9902      	ldr	r1, [sp, #8]
 800c3f6:	4680      	mov	r8, r0
 800c3f8:	4648      	mov	r0, r9
 800c3fa:	f000 fb51 	bl	800caa0 <_Bfree>
 800c3fe:	9b08      	ldr	r3, [sp, #32]
 800c400:	1b1b      	subs	r3, r3, r4
 800c402:	9308      	str	r3, [sp, #32]
 800c404:	f000 80b1 	beq.w	800c56a <_dtoa_r+0x8ea>
 800c408:	9a08      	ldr	r2, [sp, #32]
 800c40a:	4641      	mov	r1, r8
 800c40c:	4648      	mov	r0, r9
 800c40e:	f000 fcb3 	bl	800cd78 <__pow5mult>
 800c412:	9002      	str	r0, [sp, #8]
 800c414:	2101      	movs	r1, #1
 800c416:	4648      	mov	r0, r9
 800c418:	f000 fbf6 	bl	800cc08 <__i2b>
 800c41c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c41e:	4604      	mov	r4, r0
 800c420:	2b00      	cmp	r3, #0
 800c422:	f000 81d8 	beq.w	800c7d6 <_dtoa_r+0xb56>
 800c426:	461a      	mov	r2, r3
 800c428:	4601      	mov	r1, r0
 800c42a:	4648      	mov	r0, r9
 800c42c:	f000 fca4 	bl	800cd78 <__pow5mult>
 800c430:	9b07      	ldr	r3, [sp, #28]
 800c432:	2b01      	cmp	r3, #1
 800c434:	4604      	mov	r4, r0
 800c436:	f300 809f 	bgt.w	800c578 <_dtoa_r+0x8f8>
 800c43a:	9b04      	ldr	r3, [sp, #16]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	f040 8097 	bne.w	800c570 <_dtoa_r+0x8f0>
 800c442:	9b05      	ldr	r3, [sp, #20]
 800c444:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c448:	2b00      	cmp	r3, #0
 800c44a:	f040 8093 	bne.w	800c574 <_dtoa_r+0x8f4>
 800c44e:	9b05      	ldr	r3, [sp, #20]
 800c450:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c454:	0d1b      	lsrs	r3, r3, #20
 800c456:	051b      	lsls	r3, r3, #20
 800c458:	b133      	cbz	r3, 800c468 <_dtoa_r+0x7e8>
 800c45a:	9b00      	ldr	r3, [sp, #0]
 800c45c:	3301      	adds	r3, #1
 800c45e:	9300      	str	r3, [sp, #0]
 800c460:	9b06      	ldr	r3, [sp, #24]
 800c462:	3301      	adds	r3, #1
 800c464:	9306      	str	r3, [sp, #24]
 800c466:	2301      	movs	r3, #1
 800c468:	9308      	str	r3, [sp, #32]
 800c46a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	f000 81b8 	beq.w	800c7e2 <_dtoa_r+0xb62>
 800c472:	6923      	ldr	r3, [r4, #16]
 800c474:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c478:	6918      	ldr	r0, [r3, #16]
 800c47a:	f000 fb79 	bl	800cb70 <__hi0bits>
 800c47e:	f1c0 0020 	rsb	r0, r0, #32
 800c482:	9b06      	ldr	r3, [sp, #24]
 800c484:	4418      	add	r0, r3
 800c486:	f010 001f 	ands.w	r0, r0, #31
 800c48a:	f000 8082 	beq.w	800c592 <_dtoa_r+0x912>
 800c48e:	f1c0 0320 	rsb	r3, r0, #32
 800c492:	2b04      	cmp	r3, #4
 800c494:	dd73      	ble.n	800c57e <_dtoa_r+0x8fe>
 800c496:	9b00      	ldr	r3, [sp, #0]
 800c498:	f1c0 001c 	rsb	r0, r0, #28
 800c49c:	4403      	add	r3, r0
 800c49e:	9300      	str	r3, [sp, #0]
 800c4a0:	9b06      	ldr	r3, [sp, #24]
 800c4a2:	4403      	add	r3, r0
 800c4a4:	4406      	add	r6, r0
 800c4a6:	9306      	str	r3, [sp, #24]
 800c4a8:	9b00      	ldr	r3, [sp, #0]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	dd05      	ble.n	800c4ba <_dtoa_r+0x83a>
 800c4ae:	9902      	ldr	r1, [sp, #8]
 800c4b0:	461a      	mov	r2, r3
 800c4b2:	4648      	mov	r0, r9
 800c4b4:	f000 fcba 	bl	800ce2c <__lshift>
 800c4b8:	9002      	str	r0, [sp, #8]
 800c4ba:	9b06      	ldr	r3, [sp, #24]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	dd05      	ble.n	800c4cc <_dtoa_r+0x84c>
 800c4c0:	4621      	mov	r1, r4
 800c4c2:	461a      	mov	r2, r3
 800c4c4:	4648      	mov	r0, r9
 800c4c6:	f000 fcb1 	bl	800ce2c <__lshift>
 800c4ca:	4604      	mov	r4, r0
 800c4cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d061      	beq.n	800c596 <_dtoa_r+0x916>
 800c4d2:	9802      	ldr	r0, [sp, #8]
 800c4d4:	4621      	mov	r1, r4
 800c4d6:	f000 fd15 	bl	800cf04 <__mcmp>
 800c4da:	2800      	cmp	r0, #0
 800c4dc:	da5b      	bge.n	800c596 <_dtoa_r+0x916>
 800c4de:	2300      	movs	r3, #0
 800c4e0:	9902      	ldr	r1, [sp, #8]
 800c4e2:	220a      	movs	r2, #10
 800c4e4:	4648      	mov	r0, r9
 800c4e6:	f000 fafd 	bl	800cae4 <__multadd>
 800c4ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4ec:	9002      	str	r0, [sp, #8]
 800c4ee:	f107 38ff 	add.w	r8, r7, #4294967295
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	f000 8177 	beq.w	800c7e6 <_dtoa_r+0xb66>
 800c4f8:	4629      	mov	r1, r5
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	220a      	movs	r2, #10
 800c4fe:	4648      	mov	r0, r9
 800c500:	f000 faf0 	bl	800cae4 <__multadd>
 800c504:	f1bb 0f00 	cmp.w	fp, #0
 800c508:	4605      	mov	r5, r0
 800c50a:	dc6f      	bgt.n	800c5ec <_dtoa_r+0x96c>
 800c50c:	9b07      	ldr	r3, [sp, #28]
 800c50e:	2b02      	cmp	r3, #2
 800c510:	dc49      	bgt.n	800c5a6 <_dtoa_r+0x926>
 800c512:	e06b      	b.n	800c5ec <_dtoa_r+0x96c>
 800c514:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c516:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c51a:	e73c      	b.n	800c396 <_dtoa_r+0x716>
 800c51c:	3fe00000 	.word	0x3fe00000
 800c520:	40240000 	.word	0x40240000
 800c524:	9b03      	ldr	r3, [sp, #12]
 800c526:	1e5c      	subs	r4, r3, #1
 800c528:	9b08      	ldr	r3, [sp, #32]
 800c52a:	42a3      	cmp	r3, r4
 800c52c:	db09      	blt.n	800c542 <_dtoa_r+0x8c2>
 800c52e:	1b1c      	subs	r4, r3, r4
 800c530:	9b03      	ldr	r3, [sp, #12]
 800c532:	2b00      	cmp	r3, #0
 800c534:	f6bf af30 	bge.w	800c398 <_dtoa_r+0x718>
 800c538:	9b00      	ldr	r3, [sp, #0]
 800c53a:	9a03      	ldr	r2, [sp, #12]
 800c53c:	1a9e      	subs	r6, r3, r2
 800c53e:	2300      	movs	r3, #0
 800c540:	e72b      	b.n	800c39a <_dtoa_r+0x71a>
 800c542:	9b08      	ldr	r3, [sp, #32]
 800c544:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c546:	9408      	str	r4, [sp, #32]
 800c548:	1ae3      	subs	r3, r4, r3
 800c54a:	441a      	add	r2, r3
 800c54c:	9e00      	ldr	r6, [sp, #0]
 800c54e:	9b03      	ldr	r3, [sp, #12]
 800c550:	920d      	str	r2, [sp, #52]	@ 0x34
 800c552:	2400      	movs	r4, #0
 800c554:	e721      	b.n	800c39a <_dtoa_r+0x71a>
 800c556:	9c08      	ldr	r4, [sp, #32]
 800c558:	9e00      	ldr	r6, [sp, #0]
 800c55a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c55c:	e728      	b.n	800c3b0 <_dtoa_r+0x730>
 800c55e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c562:	e751      	b.n	800c408 <_dtoa_r+0x788>
 800c564:	9a08      	ldr	r2, [sp, #32]
 800c566:	9902      	ldr	r1, [sp, #8]
 800c568:	e750      	b.n	800c40c <_dtoa_r+0x78c>
 800c56a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c56e:	e751      	b.n	800c414 <_dtoa_r+0x794>
 800c570:	2300      	movs	r3, #0
 800c572:	e779      	b.n	800c468 <_dtoa_r+0x7e8>
 800c574:	9b04      	ldr	r3, [sp, #16]
 800c576:	e777      	b.n	800c468 <_dtoa_r+0x7e8>
 800c578:	2300      	movs	r3, #0
 800c57a:	9308      	str	r3, [sp, #32]
 800c57c:	e779      	b.n	800c472 <_dtoa_r+0x7f2>
 800c57e:	d093      	beq.n	800c4a8 <_dtoa_r+0x828>
 800c580:	9a00      	ldr	r2, [sp, #0]
 800c582:	331c      	adds	r3, #28
 800c584:	441a      	add	r2, r3
 800c586:	9200      	str	r2, [sp, #0]
 800c588:	9a06      	ldr	r2, [sp, #24]
 800c58a:	441a      	add	r2, r3
 800c58c:	441e      	add	r6, r3
 800c58e:	9206      	str	r2, [sp, #24]
 800c590:	e78a      	b.n	800c4a8 <_dtoa_r+0x828>
 800c592:	4603      	mov	r3, r0
 800c594:	e7f4      	b.n	800c580 <_dtoa_r+0x900>
 800c596:	9b03      	ldr	r3, [sp, #12]
 800c598:	2b00      	cmp	r3, #0
 800c59a:	46b8      	mov	r8, r7
 800c59c:	dc20      	bgt.n	800c5e0 <_dtoa_r+0x960>
 800c59e:	469b      	mov	fp, r3
 800c5a0:	9b07      	ldr	r3, [sp, #28]
 800c5a2:	2b02      	cmp	r3, #2
 800c5a4:	dd1e      	ble.n	800c5e4 <_dtoa_r+0x964>
 800c5a6:	f1bb 0f00 	cmp.w	fp, #0
 800c5aa:	f47f adb1 	bne.w	800c110 <_dtoa_r+0x490>
 800c5ae:	4621      	mov	r1, r4
 800c5b0:	465b      	mov	r3, fp
 800c5b2:	2205      	movs	r2, #5
 800c5b4:	4648      	mov	r0, r9
 800c5b6:	f000 fa95 	bl	800cae4 <__multadd>
 800c5ba:	4601      	mov	r1, r0
 800c5bc:	4604      	mov	r4, r0
 800c5be:	9802      	ldr	r0, [sp, #8]
 800c5c0:	f000 fca0 	bl	800cf04 <__mcmp>
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	f77f ada3 	ble.w	800c110 <_dtoa_r+0x490>
 800c5ca:	4656      	mov	r6, sl
 800c5cc:	2331      	movs	r3, #49	@ 0x31
 800c5ce:	f806 3b01 	strb.w	r3, [r6], #1
 800c5d2:	f108 0801 	add.w	r8, r8, #1
 800c5d6:	e59f      	b.n	800c118 <_dtoa_r+0x498>
 800c5d8:	9c03      	ldr	r4, [sp, #12]
 800c5da:	46b8      	mov	r8, r7
 800c5dc:	4625      	mov	r5, r4
 800c5de:	e7f4      	b.n	800c5ca <_dtoa_r+0x94a>
 800c5e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c5e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	f000 8101 	beq.w	800c7ee <_dtoa_r+0xb6e>
 800c5ec:	2e00      	cmp	r6, #0
 800c5ee:	dd05      	ble.n	800c5fc <_dtoa_r+0x97c>
 800c5f0:	4629      	mov	r1, r5
 800c5f2:	4632      	mov	r2, r6
 800c5f4:	4648      	mov	r0, r9
 800c5f6:	f000 fc19 	bl	800ce2c <__lshift>
 800c5fa:	4605      	mov	r5, r0
 800c5fc:	9b08      	ldr	r3, [sp, #32]
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d05c      	beq.n	800c6bc <_dtoa_r+0xa3c>
 800c602:	6869      	ldr	r1, [r5, #4]
 800c604:	4648      	mov	r0, r9
 800c606:	f000 fa0b 	bl	800ca20 <_Balloc>
 800c60a:	4606      	mov	r6, r0
 800c60c:	b928      	cbnz	r0, 800c61a <_dtoa_r+0x99a>
 800c60e:	4b82      	ldr	r3, [pc, #520]	@ (800c818 <_dtoa_r+0xb98>)
 800c610:	4602      	mov	r2, r0
 800c612:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c616:	f7ff bb4a 	b.w	800bcae <_dtoa_r+0x2e>
 800c61a:	692a      	ldr	r2, [r5, #16]
 800c61c:	3202      	adds	r2, #2
 800c61e:	0092      	lsls	r2, r2, #2
 800c620:	f105 010c 	add.w	r1, r5, #12
 800c624:	300c      	adds	r0, #12
 800c626:	f7ff fa92 	bl	800bb4e <memcpy>
 800c62a:	2201      	movs	r2, #1
 800c62c:	4631      	mov	r1, r6
 800c62e:	4648      	mov	r0, r9
 800c630:	f000 fbfc 	bl	800ce2c <__lshift>
 800c634:	f10a 0301 	add.w	r3, sl, #1
 800c638:	9300      	str	r3, [sp, #0]
 800c63a:	eb0a 030b 	add.w	r3, sl, fp
 800c63e:	9308      	str	r3, [sp, #32]
 800c640:	9b04      	ldr	r3, [sp, #16]
 800c642:	f003 0301 	and.w	r3, r3, #1
 800c646:	462f      	mov	r7, r5
 800c648:	9306      	str	r3, [sp, #24]
 800c64a:	4605      	mov	r5, r0
 800c64c:	9b00      	ldr	r3, [sp, #0]
 800c64e:	9802      	ldr	r0, [sp, #8]
 800c650:	4621      	mov	r1, r4
 800c652:	f103 3bff 	add.w	fp, r3, #4294967295
 800c656:	f7ff fa88 	bl	800bb6a <quorem>
 800c65a:	4603      	mov	r3, r0
 800c65c:	3330      	adds	r3, #48	@ 0x30
 800c65e:	9003      	str	r0, [sp, #12]
 800c660:	4639      	mov	r1, r7
 800c662:	9802      	ldr	r0, [sp, #8]
 800c664:	9309      	str	r3, [sp, #36]	@ 0x24
 800c666:	f000 fc4d 	bl	800cf04 <__mcmp>
 800c66a:	462a      	mov	r2, r5
 800c66c:	9004      	str	r0, [sp, #16]
 800c66e:	4621      	mov	r1, r4
 800c670:	4648      	mov	r0, r9
 800c672:	f000 fc63 	bl	800cf3c <__mdiff>
 800c676:	68c2      	ldr	r2, [r0, #12]
 800c678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c67a:	4606      	mov	r6, r0
 800c67c:	bb02      	cbnz	r2, 800c6c0 <_dtoa_r+0xa40>
 800c67e:	4601      	mov	r1, r0
 800c680:	9802      	ldr	r0, [sp, #8]
 800c682:	f000 fc3f 	bl	800cf04 <__mcmp>
 800c686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c688:	4602      	mov	r2, r0
 800c68a:	4631      	mov	r1, r6
 800c68c:	4648      	mov	r0, r9
 800c68e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c690:	9309      	str	r3, [sp, #36]	@ 0x24
 800c692:	f000 fa05 	bl	800caa0 <_Bfree>
 800c696:	9b07      	ldr	r3, [sp, #28]
 800c698:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c69a:	9e00      	ldr	r6, [sp, #0]
 800c69c:	ea42 0103 	orr.w	r1, r2, r3
 800c6a0:	9b06      	ldr	r3, [sp, #24]
 800c6a2:	4319      	orrs	r1, r3
 800c6a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6a6:	d10d      	bne.n	800c6c4 <_dtoa_r+0xa44>
 800c6a8:	2b39      	cmp	r3, #57	@ 0x39
 800c6aa:	d027      	beq.n	800c6fc <_dtoa_r+0xa7c>
 800c6ac:	9a04      	ldr	r2, [sp, #16]
 800c6ae:	2a00      	cmp	r2, #0
 800c6b0:	dd01      	ble.n	800c6b6 <_dtoa_r+0xa36>
 800c6b2:	9b03      	ldr	r3, [sp, #12]
 800c6b4:	3331      	adds	r3, #49	@ 0x31
 800c6b6:	f88b 3000 	strb.w	r3, [fp]
 800c6ba:	e52e      	b.n	800c11a <_dtoa_r+0x49a>
 800c6bc:	4628      	mov	r0, r5
 800c6be:	e7b9      	b.n	800c634 <_dtoa_r+0x9b4>
 800c6c0:	2201      	movs	r2, #1
 800c6c2:	e7e2      	b.n	800c68a <_dtoa_r+0xa0a>
 800c6c4:	9904      	ldr	r1, [sp, #16]
 800c6c6:	2900      	cmp	r1, #0
 800c6c8:	db04      	blt.n	800c6d4 <_dtoa_r+0xa54>
 800c6ca:	9807      	ldr	r0, [sp, #28]
 800c6cc:	4301      	orrs	r1, r0
 800c6ce:	9806      	ldr	r0, [sp, #24]
 800c6d0:	4301      	orrs	r1, r0
 800c6d2:	d120      	bne.n	800c716 <_dtoa_r+0xa96>
 800c6d4:	2a00      	cmp	r2, #0
 800c6d6:	ddee      	ble.n	800c6b6 <_dtoa_r+0xa36>
 800c6d8:	9902      	ldr	r1, [sp, #8]
 800c6da:	9300      	str	r3, [sp, #0]
 800c6dc:	2201      	movs	r2, #1
 800c6de:	4648      	mov	r0, r9
 800c6e0:	f000 fba4 	bl	800ce2c <__lshift>
 800c6e4:	4621      	mov	r1, r4
 800c6e6:	9002      	str	r0, [sp, #8]
 800c6e8:	f000 fc0c 	bl	800cf04 <__mcmp>
 800c6ec:	2800      	cmp	r0, #0
 800c6ee:	9b00      	ldr	r3, [sp, #0]
 800c6f0:	dc02      	bgt.n	800c6f8 <_dtoa_r+0xa78>
 800c6f2:	d1e0      	bne.n	800c6b6 <_dtoa_r+0xa36>
 800c6f4:	07da      	lsls	r2, r3, #31
 800c6f6:	d5de      	bpl.n	800c6b6 <_dtoa_r+0xa36>
 800c6f8:	2b39      	cmp	r3, #57	@ 0x39
 800c6fa:	d1da      	bne.n	800c6b2 <_dtoa_r+0xa32>
 800c6fc:	2339      	movs	r3, #57	@ 0x39
 800c6fe:	f88b 3000 	strb.w	r3, [fp]
 800c702:	4633      	mov	r3, r6
 800c704:	461e      	mov	r6, r3
 800c706:	3b01      	subs	r3, #1
 800c708:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c70c:	2a39      	cmp	r2, #57	@ 0x39
 800c70e:	d04e      	beq.n	800c7ae <_dtoa_r+0xb2e>
 800c710:	3201      	adds	r2, #1
 800c712:	701a      	strb	r2, [r3, #0]
 800c714:	e501      	b.n	800c11a <_dtoa_r+0x49a>
 800c716:	2a00      	cmp	r2, #0
 800c718:	dd03      	ble.n	800c722 <_dtoa_r+0xaa2>
 800c71a:	2b39      	cmp	r3, #57	@ 0x39
 800c71c:	d0ee      	beq.n	800c6fc <_dtoa_r+0xa7c>
 800c71e:	3301      	adds	r3, #1
 800c720:	e7c9      	b.n	800c6b6 <_dtoa_r+0xa36>
 800c722:	9a00      	ldr	r2, [sp, #0]
 800c724:	9908      	ldr	r1, [sp, #32]
 800c726:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c72a:	428a      	cmp	r2, r1
 800c72c:	d028      	beq.n	800c780 <_dtoa_r+0xb00>
 800c72e:	9902      	ldr	r1, [sp, #8]
 800c730:	2300      	movs	r3, #0
 800c732:	220a      	movs	r2, #10
 800c734:	4648      	mov	r0, r9
 800c736:	f000 f9d5 	bl	800cae4 <__multadd>
 800c73a:	42af      	cmp	r7, r5
 800c73c:	9002      	str	r0, [sp, #8]
 800c73e:	f04f 0300 	mov.w	r3, #0
 800c742:	f04f 020a 	mov.w	r2, #10
 800c746:	4639      	mov	r1, r7
 800c748:	4648      	mov	r0, r9
 800c74a:	d107      	bne.n	800c75c <_dtoa_r+0xadc>
 800c74c:	f000 f9ca 	bl	800cae4 <__multadd>
 800c750:	4607      	mov	r7, r0
 800c752:	4605      	mov	r5, r0
 800c754:	9b00      	ldr	r3, [sp, #0]
 800c756:	3301      	adds	r3, #1
 800c758:	9300      	str	r3, [sp, #0]
 800c75a:	e777      	b.n	800c64c <_dtoa_r+0x9cc>
 800c75c:	f000 f9c2 	bl	800cae4 <__multadd>
 800c760:	4629      	mov	r1, r5
 800c762:	4607      	mov	r7, r0
 800c764:	2300      	movs	r3, #0
 800c766:	220a      	movs	r2, #10
 800c768:	4648      	mov	r0, r9
 800c76a:	f000 f9bb 	bl	800cae4 <__multadd>
 800c76e:	4605      	mov	r5, r0
 800c770:	e7f0      	b.n	800c754 <_dtoa_r+0xad4>
 800c772:	f1bb 0f00 	cmp.w	fp, #0
 800c776:	bfcc      	ite	gt
 800c778:	465e      	movgt	r6, fp
 800c77a:	2601      	movle	r6, #1
 800c77c:	4456      	add	r6, sl
 800c77e:	2700      	movs	r7, #0
 800c780:	9902      	ldr	r1, [sp, #8]
 800c782:	9300      	str	r3, [sp, #0]
 800c784:	2201      	movs	r2, #1
 800c786:	4648      	mov	r0, r9
 800c788:	f000 fb50 	bl	800ce2c <__lshift>
 800c78c:	4621      	mov	r1, r4
 800c78e:	9002      	str	r0, [sp, #8]
 800c790:	f000 fbb8 	bl	800cf04 <__mcmp>
 800c794:	2800      	cmp	r0, #0
 800c796:	dcb4      	bgt.n	800c702 <_dtoa_r+0xa82>
 800c798:	d102      	bne.n	800c7a0 <_dtoa_r+0xb20>
 800c79a:	9b00      	ldr	r3, [sp, #0]
 800c79c:	07db      	lsls	r3, r3, #31
 800c79e:	d4b0      	bmi.n	800c702 <_dtoa_r+0xa82>
 800c7a0:	4633      	mov	r3, r6
 800c7a2:	461e      	mov	r6, r3
 800c7a4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7a8:	2a30      	cmp	r2, #48	@ 0x30
 800c7aa:	d0fa      	beq.n	800c7a2 <_dtoa_r+0xb22>
 800c7ac:	e4b5      	b.n	800c11a <_dtoa_r+0x49a>
 800c7ae:	459a      	cmp	sl, r3
 800c7b0:	d1a8      	bne.n	800c704 <_dtoa_r+0xa84>
 800c7b2:	2331      	movs	r3, #49	@ 0x31
 800c7b4:	f108 0801 	add.w	r8, r8, #1
 800c7b8:	f88a 3000 	strb.w	r3, [sl]
 800c7bc:	e4ad      	b.n	800c11a <_dtoa_r+0x49a>
 800c7be:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c7c0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c81c <_dtoa_r+0xb9c>
 800c7c4:	b11b      	cbz	r3, 800c7ce <_dtoa_r+0xb4e>
 800c7c6:	f10a 0308 	add.w	r3, sl, #8
 800c7ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c7cc:	6013      	str	r3, [r2, #0]
 800c7ce:	4650      	mov	r0, sl
 800c7d0:	b017      	add	sp, #92	@ 0x5c
 800c7d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7d6:	9b07      	ldr	r3, [sp, #28]
 800c7d8:	2b01      	cmp	r3, #1
 800c7da:	f77f ae2e 	ble.w	800c43a <_dtoa_r+0x7ba>
 800c7de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7e0:	9308      	str	r3, [sp, #32]
 800c7e2:	2001      	movs	r0, #1
 800c7e4:	e64d      	b.n	800c482 <_dtoa_r+0x802>
 800c7e6:	f1bb 0f00 	cmp.w	fp, #0
 800c7ea:	f77f aed9 	ble.w	800c5a0 <_dtoa_r+0x920>
 800c7ee:	4656      	mov	r6, sl
 800c7f0:	9802      	ldr	r0, [sp, #8]
 800c7f2:	4621      	mov	r1, r4
 800c7f4:	f7ff f9b9 	bl	800bb6a <quorem>
 800c7f8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c7fc:	f806 3b01 	strb.w	r3, [r6], #1
 800c800:	eba6 020a 	sub.w	r2, r6, sl
 800c804:	4593      	cmp	fp, r2
 800c806:	ddb4      	ble.n	800c772 <_dtoa_r+0xaf2>
 800c808:	9902      	ldr	r1, [sp, #8]
 800c80a:	2300      	movs	r3, #0
 800c80c:	220a      	movs	r2, #10
 800c80e:	4648      	mov	r0, r9
 800c810:	f000 f968 	bl	800cae4 <__multadd>
 800c814:	9002      	str	r0, [sp, #8]
 800c816:	e7eb      	b.n	800c7f0 <_dtoa_r+0xb70>
 800c818:	0800fa98 	.word	0x0800fa98
 800c81c:	0800fa1c 	.word	0x0800fa1c

0800c820 <_free_r>:
 800c820:	b538      	push	{r3, r4, r5, lr}
 800c822:	4605      	mov	r5, r0
 800c824:	2900      	cmp	r1, #0
 800c826:	d041      	beq.n	800c8ac <_free_r+0x8c>
 800c828:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c82c:	1f0c      	subs	r4, r1, #4
 800c82e:	2b00      	cmp	r3, #0
 800c830:	bfb8      	it	lt
 800c832:	18e4      	addlt	r4, r4, r3
 800c834:	f000 f8e8 	bl	800ca08 <__malloc_lock>
 800c838:	4a1d      	ldr	r2, [pc, #116]	@ (800c8b0 <_free_r+0x90>)
 800c83a:	6813      	ldr	r3, [r2, #0]
 800c83c:	b933      	cbnz	r3, 800c84c <_free_r+0x2c>
 800c83e:	6063      	str	r3, [r4, #4]
 800c840:	6014      	str	r4, [r2, #0]
 800c842:	4628      	mov	r0, r5
 800c844:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c848:	f000 b8e4 	b.w	800ca14 <__malloc_unlock>
 800c84c:	42a3      	cmp	r3, r4
 800c84e:	d908      	bls.n	800c862 <_free_r+0x42>
 800c850:	6820      	ldr	r0, [r4, #0]
 800c852:	1821      	adds	r1, r4, r0
 800c854:	428b      	cmp	r3, r1
 800c856:	bf01      	itttt	eq
 800c858:	6819      	ldreq	r1, [r3, #0]
 800c85a:	685b      	ldreq	r3, [r3, #4]
 800c85c:	1809      	addeq	r1, r1, r0
 800c85e:	6021      	streq	r1, [r4, #0]
 800c860:	e7ed      	b.n	800c83e <_free_r+0x1e>
 800c862:	461a      	mov	r2, r3
 800c864:	685b      	ldr	r3, [r3, #4]
 800c866:	b10b      	cbz	r3, 800c86c <_free_r+0x4c>
 800c868:	42a3      	cmp	r3, r4
 800c86a:	d9fa      	bls.n	800c862 <_free_r+0x42>
 800c86c:	6811      	ldr	r1, [r2, #0]
 800c86e:	1850      	adds	r0, r2, r1
 800c870:	42a0      	cmp	r0, r4
 800c872:	d10b      	bne.n	800c88c <_free_r+0x6c>
 800c874:	6820      	ldr	r0, [r4, #0]
 800c876:	4401      	add	r1, r0
 800c878:	1850      	adds	r0, r2, r1
 800c87a:	4283      	cmp	r3, r0
 800c87c:	6011      	str	r1, [r2, #0]
 800c87e:	d1e0      	bne.n	800c842 <_free_r+0x22>
 800c880:	6818      	ldr	r0, [r3, #0]
 800c882:	685b      	ldr	r3, [r3, #4]
 800c884:	6053      	str	r3, [r2, #4]
 800c886:	4408      	add	r0, r1
 800c888:	6010      	str	r0, [r2, #0]
 800c88a:	e7da      	b.n	800c842 <_free_r+0x22>
 800c88c:	d902      	bls.n	800c894 <_free_r+0x74>
 800c88e:	230c      	movs	r3, #12
 800c890:	602b      	str	r3, [r5, #0]
 800c892:	e7d6      	b.n	800c842 <_free_r+0x22>
 800c894:	6820      	ldr	r0, [r4, #0]
 800c896:	1821      	adds	r1, r4, r0
 800c898:	428b      	cmp	r3, r1
 800c89a:	bf04      	itt	eq
 800c89c:	6819      	ldreq	r1, [r3, #0]
 800c89e:	685b      	ldreq	r3, [r3, #4]
 800c8a0:	6063      	str	r3, [r4, #4]
 800c8a2:	bf04      	itt	eq
 800c8a4:	1809      	addeq	r1, r1, r0
 800c8a6:	6021      	streq	r1, [r4, #0]
 800c8a8:	6054      	str	r4, [r2, #4]
 800c8aa:	e7ca      	b.n	800c842 <_free_r+0x22>
 800c8ac:	bd38      	pop	{r3, r4, r5, pc}
 800c8ae:	bf00      	nop
 800c8b0:	20004f20 	.word	0x20004f20

0800c8b4 <malloc>:
 800c8b4:	4b02      	ldr	r3, [pc, #8]	@ (800c8c0 <malloc+0xc>)
 800c8b6:	4601      	mov	r1, r0
 800c8b8:	6818      	ldr	r0, [r3, #0]
 800c8ba:	f000 b825 	b.w	800c908 <_malloc_r>
 800c8be:	bf00      	nop
 800c8c0:	20000058 	.word	0x20000058

0800c8c4 <sbrk_aligned>:
 800c8c4:	b570      	push	{r4, r5, r6, lr}
 800c8c6:	4e0f      	ldr	r6, [pc, #60]	@ (800c904 <sbrk_aligned+0x40>)
 800c8c8:	460c      	mov	r4, r1
 800c8ca:	6831      	ldr	r1, [r6, #0]
 800c8cc:	4605      	mov	r5, r0
 800c8ce:	b911      	cbnz	r1, 800c8d6 <sbrk_aligned+0x12>
 800c8d0:	f000 fe92 	bl	800d5f8 <_sbrk_r>
 800c8d4:	6030      	str	r0, [r6, #0]
 800c8d6:	4621      	mov	r1, r4
 800c8d8:	4628      	mov	r0, r5
 800c8da:	f000 fe8d 	bl	800d5f8 <_sbrk_r>
 800c8de:	1c43      	adds	r3, r0, #1
 800c8e0:	d103      	bne.n	800c8ea <sbrk_aligned+0x26>
 800c8e2:	f04f 34ff 	mov.w	r4, #4294967295
 800c8e6:	4620      	mov	r0, r4
 800c8e8:	bd70      	pop	{r4, r5, r6, pc}
 800c8ea:	1cc4      	adds	r4, r0, #3
 800c8ec:	f024 0403 	bic.w	r4, r4, #3
 800c8f0:	42a0      	cmp	r0, r4
 800c8f2:	d0f8      	beq.n	800c8e6 <sbrk_aligned+0x22>
 800c8f4:	1a21      	subs	r1, r4, r0
 800c8f6:	4628      	mov	r0, r5
 800c8f8:	f000 fe7e 	bl	800d5f8 <_sbrk_r>
 800c8fc:	3001      	adds	r0, #1
 800c8fe:	d1f2      	bne.n	800c8e6 <sbrk_aligned+0x22>
 800c900:	e7ef      	b.n	800c8e2 <sbrk_aligned+0x1e>
 800c902:	bf00      	nop
 800c904:	20004f1c 	.word	0x20004f1c

0800c908 <_malloc_r>:
 800c908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c90c:	1ccd      	adds	r5, r1, #3
 800c90e:	f025 0503 	bic.w	r5, r5, #3
 800c912:	3508      	adds	r5, #8
 800c914:	2d0c      	cmp	r5, #12
 800c916:	bf38      	it	cc
 800c918:	250c      	movcc	r5, #12
 800c91a:	2d00      	cmp	r5, #0
 800c91c:	4606      	mov	r6, r0
 800c91e:	db01      	blt.n	800c924 <_malloc_r+0x1c>
 800c920:	42a9      	cmp	r1, r5
 800c922:	d904      	bls.n	800c92e <_malloc_r+0x26>
 800c924:	230c      	movs	r3, #12
 800c926:	6033      	str	r3, [r6, #0]
 800c928:	2000      	movs	r0, #0
 800c92a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c92e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ca04 <_malloc_r+0xfc>
 800c932:	f000 f869 	bl	800ca08 <__malloc_lock>
 800c936:	f8d8 3000 	ldr.w	r3, [r8]
 800c93a:	461c      	mov	r4, r3
 800c93c:	bb44      	cbnz	r4, 800c990 <_malloc_r+0x88>
 800c93e:	4629      	mov	r1, r5
 800c940:	4630      	mov	r0, r6
 800c942:	f7ff ffbf 	bl	800c8c4 <sbrk_aligned>
 800c946:	1c43      	adds	r3, r0, #1
 800c948:	4604      	mov	r4, r0
 800c94a:	d158      	bne.n	800c9fe <_malloc_r+0xf6>
 800c94c:	f8d8 4000 	ldr.w	r4, [r8]
 800c950:	4627      	mov	r7, r4
 800c952:	2f00      	cmp	r7, #0
 800c954:	d143      	bne.n	800c9de <_malloc_r+0xd6>
 800c956:	2c00      	cmp	r4, #0
 800c958:	d04b      	beq.n	800c9f2 <_malloc_r+0xea>
 800c95a:	6823      	ldr	r3, [r4, #0]
 800c95c:	4639      	mov	r1, r7
 800c95e:	4630      	mov	r0, r6
 800c960:	eb04 0903 	add.w	r9, r4, r3
 800c964:	f000 fe48 	bl	800d5f8 <_sbrk_r>
 800c968:	4581      	cmp	r9, r0
 800c96a:	d142      	bne.n	800c9f2 <_malloc_r+0xea>
 800c96c:	6821      	ldr	r1, [r4, #0]
 800c96e:	1a6d      	subs	r5, r5, r1
 800c970:	4629      	mov	r1, r5
 800c972:	4630      	mov	r0, r6
 800c974:	f7ff ffa6 	bl	800c8c4 <sbrk_aligned>
 800c978:	3001      	adds	r0, #1
 800c97a:	d03a      	beq.n	800c9f2 <_malloc_r+0xea>
 800c97c:	6823      	ldr	r3, [r4, #0]
 800c97e:	442b      	add	r3, r5
 800c980:	6023      	str	r3, [r4, #0]
 800c982:	f8d8 3000 	ldr.w	r3, [r8]
 800c986:	685a      	ldr	r2, [r3, #4]
 800c988:	bb62      	cbnz	r2, 800c9e4 <_malloc_r+0xdc>
 800c98a:	f8c8 7000 	str.w	r7, [r8]
 800c98e:	e00f      	b.n	800c9b0 <_malloc_r+0xa8>
 800c990:	6822      	ldr	r2, [r4, #0]
 800c992:	1b52      	subs	r2, r2, r5
 800c994:	d420      	bmi.n	800c9d8 <_malloc_r+0xd0>
 800c996:	2a0b      	cmp	r2, #11
 800c998:	d917      	bls.n	800c9ca <_malloc_r+0xc2>
 800c99a:	1961      	adds	r1, r4, r5
 800c99c:	42a3      	cmp	r3, r4
 800c99e:	6025      	str	r5, [r4, #0]
 800c9a0:	bf18      	it	ne
 800c9a2:	6059      	strne	r1, [r3, #4]
 800c9a4:	6863      	ldr	r3, [r4, #4]
 800c9a6:	bf08      	it	eq
 800c9a8:	f8c8 1000 	streq.w	r1, [r8]
 800c9ac:	5162      	str	r2, [r4, r5]
 800c9ae:	604b      	str	r3, [r1, #4]
 800c9b0:	4630      	mov	r0, r6
 800c9b2:	f000 f82f 	bl	800ca14 <__malloc_unlock>
 800c9b6:	f104 000b 	add.w	r0, r4, #11
 800c9ba:	1d23      	adds	r3, r4, #4
 800c9bc:	f020 0007 	bic.w	r0, r0, #7
 800c9c0:	1ac2      	subs	r2, r0, r3
 800c9c2:	bf1c      	itt	ne
 800c9c4:	1a1b      	subne	r3, r3, r0
 800c9c6:	50a3      	strne	r3, [r4, r2]
 800c9c8:	e7af      	b.n	800c92a <_malloc_r+0x22>
 800c9ca:	6862      	ldr	r2, [r4, #4]
 800c9cc:	42a3      	cmp	r3, r4
 800c9ce:	bf0c      	ite	eq
 800c9d0:	f8c8 2000 	streq.w	r2, [r8]
 800c9d4:	605a      	strne	r2, [r3, #4]
 800c9d6:	e7eb      	b.n	800c9b0 <_malloc_r+0xa8>
 800c9d8:	4623      	mov	r3, r4
 800c9da:	6864      	ldr	r4, [r4, #4]
 800c9dc:	e7ae      	b.n	800c93c <_malloc_r+0x34>
 800c9de:	463c      	mov	r4, r7
 800c9e0:	687f      	ldr	r7, [r7, #4]
 800c9e2:	e7b6      	b.n	800c952 <_malloc_r+0x4a>
 800c9e4:	461a      	mov	r2, r3
 800c9e6:	685b      	ldr	r3, [r3, #4]
 800c9e8:	42a3      	cmp	r3, r4
 800c9ea:	d1fb      	bne.n	800c9e4 <_malloc_r+0xdc>
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	6053      	str	r3, [r2, #4]
 800c9f0:	e7de      	b.n	800c9b0 <_malloc_r+0xa8>
 800c9f2:	230c      	movs	r3, #12
 800c9f4:	6033      	str	r3, [r6, #0]
 800c9f6:	4630      	mov	r0, r6
 800c9f8:	f000 f80c 	bl	800ca14 <__malloc_unlock>
 800c9fc:	e794      	b.n	800c928 <_malloc_r+0x20>
 800c9fe:	6005      	str	r5, [r0, #0]
 800ca00:	e7d6      	b.n	800c9b0 <_malloc_r+0xa8>
 800ca02:	bf00      	nop
 800ca04:	20004f20 	.word	0x20004f20

0800ca08 <__malloc_lock>:
 800ca08:	4801      	ldr	r0, [pc, #4]	@ (800ca10 <__malloc_lock+0x8>)
 800ca0a:	f7ff b89e 	b.w	800bb4a <__retarget_lock_acquire_recursive>
 800ca0e:	bf00      	nop
 800ca10:	20004f18 	.word	0x20004f18

0800ca14 <__malloc_unlock>:
 800ca14:	4801      	ldr	r0, [pc, #4]	@ (800ca1c <__malloc_unlock+0x8>)
 800ca16:	f7ff b899 	b.w	800bb4c <__retarget_lock_release_recursive>
 800ca1a:	bf00      	nop
 800ca1c:	20004f18 	.word	0x20004f18

0800ca20 <_Balloc>:
 800ca20:	b570      	push	{r4, r5, r6, lr}
 800ca22:	69c6      	ldr	r6, [r0, #28]
 800ca24:	4604      	mov	r4, r0
 800ca26:	460d      	mov	r5, r1
 800ca28:	b976      	cbnz	r6, 800ca48 <_Balloc+0x28>
 800ca2a:	2010      	movs	r0, #16
 800ca2c:	f7ff ff42 	bl	800c8b4 <malloc>
 800ca30:	4602      	mov	r2, r0
 800ca32:	61e0      	str	r0, [r4, #28]
 800ca34:	b920      	cbnz	r0, 800ca40 <_Balloc+0x20>
 800ca36:	4b18      	ldr	r3, [pc, #96]	@ (800ca98 <_Balloc+0x78>)
 800ca38:	4818      	ldr	r0, [pc, #96]	@ (800ca9c <_Balloc+0x7c>)
 800ca3a:	216b      	movs	r1, #107	@ 0x6b
 800ca3c:	f000 fdec 	bl	800d618 <__assert_func>
 800ca40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca44:	6006      	str	r6, [r0, #0]
 800ca46:	60c6      	str	r6, [r0, #12]
 800ca48:	69e6      	ldr	r6, [r4, #28]
 800ca4a:	68f3      	ldr	r3, [r6, #12]
 800ca4c:	b183      	cbz	r3, 800ca70 <_Balloc+0x50>
 800ca4e:	69e3      	ldr	r3, [r4, #28]
 800ca50:	68db      	ldr	r3, [r3, #12]
 800ca52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ca56:	b9b8      	cbnz	r0, 800ca88 <_Balloc+0x68>
 800ca58:	2101      	movs	r1, #1
 800ca5a:	fa01 f605 	lsl.w	r6, r1, r5
 800ca5e:	1d72      	adds	r2, r6, #5
 800ca60:	0092      	lsls	r2, r2, #2
 800ca62:	4620      	mov	r0, r4
 800ca64:	f000 fdf6 	bl	800d654 <_calloc_r>
 800ca68:	b160      	cbz	r0, 800ca84 <_Balloc+0x64>
 800ca6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca6e:	e00e      	b.n	800ca8e <_Balloc+0x6e>
 800ca70:	2221      	movs	r2, #33	@ 0x21
 800ca72:	2104      	movs	r1, #4
 800ca74:	4620      	mov	r0, r4
 800ca76:	f000 fded 	bl	800d654 <_calloc_r>
 800ca7a:	69e3      	ldr	r3, [r4, #28]
 800ca7c:	60f0      	str	r0, [r6, #12]
 800ca7e:	68db      	ldr	r3, [r3, #12]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d1e4      	bne.n	800ca4e <_Balloc+0x2e>
 800ca84:	2000      	movs	r0, #0
 800ca86:	bd70      	pop	{r4, r5, r6, pc}
 800ca88:	6802      	ldr	r2, [r0, #0]
 800ca8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca8e:	2300      	movs	r3, #0
 800ca90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca94:	e7f7      	b.n	800ca86 <_Balloc+0x66>
 800ca96:	bf00      	nop
 800ca98:	0800fa29 	.word	0x0800fa29
 800ca9c:	0800faa9 	.word	0x0800faa9

0800caa0 <_Bfree>:
 800caa0:	b570      	push	{r4, r5, r6, lr}
 800caa2:	69c6      	ldr	r6, [r0, #28]
 800caa4:	4605      	mov	r5, r0
 800caa6:	460c      	mov	r4, r1
 800caa8:	b976      	cbnz	r6, 800cac8 <_Bfree+0x28>
 800caaa:	2010      	movs	r0, #16
 800caac:	f7ff ff02 	bl	800c8b4 <malloc>
 800cab0:	4602      	mov	r2, r0
 800cab2:	61e8      	str	r0, [r5, #28]
 800cab4:	b920      	cbnz	r0, 800cac0 <_Bfree+0x20>
 800cab6:	4b09      	ldr	r3, [pc, #36]	@ (800cadc <_Bfree+0x3c>)
 800cab8:	4809      	ldr	r0, [pc, #36]	@ (800cae0 <_Bfree+0x40>)
 800caba:	218f      	movs	r1, #143	@ 0x8f
 800cabc:	f000 fdac 	bl	800d618 <__assert_func>
 800cac0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cac4:	6006      	str	r6, [r0, #0]
 800cac6:	60c6      	str	r6, [r0, #12]
 800cac8:	b13c      	cbz	r4, 800cada <_Bfree+0x3a>
 800caca:	69eb      	ldr	r3, [r5, #28]
 800cacc:	6862      	ldr	r2, [r4, #4]
 800cace:	68db      	ldr	r3, [r3, #12]
 800cad0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cad4:	6021      	str	r1, [r4, #0]
 800cad6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cada:	bd70      	pop	{r4, r5, r6, pc}
 800cadc:	0800fa29 	.word	0x0800fa29
 800cae0:	0800faa9 	.word	0x0800faa9

0800cae4 <__multadd>:
 800cae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cae8:	690d      	ldr	r5, [r1, #16]
 800caea:	4607      	mov	r7, r0
 800caec:	460c      	mov	r4, r1
 800caee:	461e      	mov	r6, r3
 800caf0:	f101 0c14 	add.w	ip, r1, #20
 800caf4:	2000      	movs	r0, #0
 800caf6:	f8dc 3000 	ldr.w	r3, [ip]
 800cafa:	b299      	uxth	r1, r3
 800cafc:	fb02 6101 	mla	r1, r2, r1, r6
 800cb00:	0c1e      	lsrs	r6, r3, #16
 800cb02:	0c0b      	lsrs	r3, r1, #16
 800cb04:	fb02 3306 	mla	r3, r2, r6, r3
 800cb08:	b289      	uxth	r1, r1
 800cb0a:	3001      	adds	r0, #1
 800cb0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cb10:	4285      	cmp	r5, r0
 800cb12:	f84c 1b04 	str.w	r1, [ip], #4
 800cb16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cb1a:	dcec      	bgt.n	800caf6 <__multadd+0x12>
 800cb1c:	b30e      	cbz	r6, 800cb62 <__multadd+0x7e>
 800cb1e:	68a3      	ldr	r3, [r4, #8]
 800cb20:	42ab      	cmp	r3, r5
 800cb22:	dc19      	bgt.n	800cb58 <__multadd+0x74>
 800cb24:	6861      	ldr	r1, [r4, #4]
 800cb26:	4638      	mov	r0, r7
 800cb28:	3101      	adds	r1, #1
 800cb2a:	f7ff ff79 	bl	800ca20 <_Balloc>
 800cb2e:	4680      	mov	r8, r0
 800cb30:	b928      	cbnz	r0, 800cb3e <__multadd+0x5a>
 800cb32:	4602      	mov	r2, r0
 800cb34:	4b0c      	ldr	r3, [pc, #48]	@ (800cb68 <__multadd+0x84>)
 800cb36:	480d      	ldr	r0, [pc, #52]	@ (800cb6c <__multadd+0x88>)
 800cb38:	21ba      	movs	r1, #186	@ 0xba
 800cb3a:	f000 fd6d 	bl	800d618 <__assert_func>
 800cb3e:	6922      	ldr	r2, [r4, #16]
 800cb40:	3202      	adds	r2, #2
 800cb42:	f104 010c 	add.w	r1, r4, #12
 800cb46:	0092      	lsls	r2, r2, #2
 800cb48:	300c      	adds	r0, #12
 800cb4a:	f7ff f800 	bl	800bb4e <memcpy>
 800cb4e:	4621      	mov	r1, r4
 800cb50:	4638      	mov	r0, r7
 800cb52:	f7ff ffa5 	bl	800caa0 <_Bfree>
 800cb56:	4644      	mov	r4, r8
 800cb58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cb5c:	3501      	adds	r5, #1
 800cb5e:	615e      	str	r6, [r3, #20]
 800cb60:	6125      	str	r5, [r4, #16]
 800cb62:	4620      	mov	r0, r4
 800cb64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb68:	0800fa98 	.word	0x0800fa98
 800cb6c:	0800faa9 	.word	0x0800faa9

0800cb70 <__hi0bits>:
 800cb70:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cb74:	4603      	mov	r3, r0
 800cb76:	bf36      	itet	cc
 800cb78:	0403      	lslcc	r3, r0, #16
 800cb7a:	2000      	movcs	r0, #0
 800cb7c:	2010      	movcc	r0, #16
 800cb7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cb82:	bf3c      	itt	cc
 800cb84:	021b      	lslcc	r3, r3, #8
 800cb86:	3008      	addcc	r0, #8
 800cb88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb8c:	bf3c      	itt	cc
 800cb8e:	011b      	lslcc	r3, r3, #4
 800cb90:	3004      	addcc	r0, #4
 800cb92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb96:	bf3c      	itt	cc
 800cb98:	009b      	lslcc	r3, r3, #2
 800cb9a:	3002      	addcc	r0, #2
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	db05      	blt.n	800cbac <__hi0bits+0x3c>
 800cba0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cba4:	f100 0001 	add.w	r0, r0, #1
 800cba8:	bf08      	it	eq
 800cbaa:	2020      	moveq	r0, #32
 800cbac:	4770      	bx	lr

0800cbae <__lo0bits>:
 800cbae:	6803      	ldr	r3, [r0, #0]
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	f013 0007 	ands.w	r0, r3, #7
 800cbb6:	d00b      	beq.n	800cbd0 <__lo0bits+0x22>
 800cbb8:	07d9      	lsls	r1, r3, #31
 800cbba:	d421      	bmi.n	800cc00 <__lo0bits+0x52>
 800cbbc:	0798      	lsls	r0, r3, #30
 800cbbe:	bf49      	itett	mi
 800cbc0:	085b      	lsrmi	r3, r3, #1
 800cbc2:	089b      	lsrpl	r3, r3, #2
 800cbc4:	2001      	movmi	r0, #1
 800cbc6:	6013      	strmi	r3, [r2, #0]
 800cbc8:	bf5c      	itt	pl
 800cbca:	6013      	strpl	r3, [r2, #0]
 800cbcc:	2002      	movpl	r0, #2
 800cbce:	4770      	bx	lr
 800cbd0:	b299      	uxth	r1, r3
 800cbd2:	b909      	cbnz	r1, 800cbd8 <__lo0bits+0x2a>
 800cbd4:	0c1b      	lsrs	r3, r3, #16
 800cbd6:	2010      	movs	r0, #16
 800cbd8:	b2d9      	uxtb	r1, r3
 800cbda:	b909      	cbnz	r1, 800cbe0 <__lo0bits+0x32>
 800cbdc:	3008      	adds	r0, #8
 800cbde:	0a1b      	lsrs	r3, r3, #8
 800cbe0:	0719      	lsls	r1, r3, #28
 800cbe2:	bf04      	itt	eq
 800cbe4:	091b      	lsreq	r3, r3, #4
 800cbe6:	3004      	addeq	r0, #4
 800cbe8:	0799      	lsls	r1, r3, #30
 800cbea:	bf04      	itt	eq
 800cbec:	089b      	lsreq	r3, r3, #2
 800cbee:	3002      	addeq	r0, #2
 800cbf0:	07d9      	lsls	r1, r3, #31
 800cbf2:	d403      	bmi.n	800cbfc <__lo0bits+0x4e>
 800cbf4:	085b      	lsrs	r3, r3, #1
 800cbf6:	f100 0001 	add.w	r0, r0, #1
 800cbfa:	d003      	beq.n	800cc04 <__lo0bits+0x56>
 800cbfc:	6013      	str	r3, [r2, #0]
 800cbfe:	4770      	bx	lr
 800cc00:	2000      	movs	r0, #0
 800cc02:	4770      	bx	lr
 800cc04:	2020      	movs	r0, #32
 800cc06:	4770      	bx	lr

0800cc08 <__i2b>:
 800cc08:	b510      	push	{r4, lr}
 800cc0a:	460c      	mov	r4, r1
 800cc0c:	2101      	movs	r1, #1
 800cc0e:	f7ff ff07 	bl	800ca20 <_Balloc>
 800cc12:	4602      	mov	r2, r0
 800cc14:	b928      	cbnz	r0, 800cc22 <__i2b+0x1a>
 800cc16:	4b05      	ldr	r3, [pc, #20]	@ (800cc2c <__i2b+0x24>)
 800cc18:	4805      	ldr	r0, [pc, #20]	@ (800cc30 <__i2b+0x28>)
 800cc1a:	f240 1145 	movw	r1, #325	@ 0x145
 800cc1e:	f000 fcfb 	bl	800d618 <__assert_func>
 800cc22:	2301      	movs	r3, #1
 800cc24:	6144      	str	r4, [r0, #20]
 800cc26:	6103      	str	r3, [r0, #16]
 800cc28:	bd10      	pop	{r4, pc}
 800cc2a:	bf00      	nop
 800cc2c:	0800fa98 	.word	0x0800fa98
 800cc30:	0800faa9 	.word	0x0800faa9

0800cc34 <__multiply>:
 800cc34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc38:	4617      	mov	r7, r2
 800cc3a:	690a      	ldr	r2, [r1, #16]
 800cc3c:	693b      	ldr	r3, [r7, #16]
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	bfa8      	it	ge
 800cc42:	463b      	movge	r3, r7
 800cc44:	4689      	mov	r9, r1
 800cc46:	bfa4      	itt	ge
 800cc48:	460f      	movge	r7, r1
 800cc4a:	4699      	movge	r9, r3
 800cc4c:	693d      	ldr	r5, [r7, #16]
 800cc4e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cc52:	68bb      	ldr	r3, [r7, #8]
 800cc54:	6879      	ldr	r1, [r7, #4]
 800cc56:	eb05 060a 	add.w	r6, r5, sl
 800cc5a:	42b3      	cmp	r3, r6
 800cc5c:	b085      	sub	sp, #20
 800cc5e:	bfb8      	it	lt
 800cc60:	3101      	addlt	r1, #1
 800cc62:	f7ff fedd 	bl	800ca20 <_Balloc>
 800cc66:	b930      	cbnz	r0, 800cc76 <__multiply+0x42>
 800cc68:	4602      	mov	r2, r0
 800cc6a:	4b41      	ldr	r3, [pc, #260]	@ (800cd70 <__multiply+0x13c>)
 800cc6c:	4841      	ldr	r0, [pc, #260]	@ (800cd74 <__multiply+0x140>)
 800cc6e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cc72:	f000 fcd1 	bl	800d618 <__assert_func>
 800cc76:	f100 0414 	add.w	r4, r0, #20
 800cc7a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cc7e:	4623      	mov	r3, r4
 800cc80:	2200      	movs	r2, #0
 800cc82:	4573      	cmp	r3, lr
 800cc84:	d320      	bcc.n	800ccc8 <__multiply+0x94>
 800cc86:	f107 0814 	add.w	r8, r7, #20
 800cc8a:	f109 0114 	add.w	r1, r9, #20
 800cc8e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cc92:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cc96:	9302      	str	r3, [sp, #8]
 800cc98:	1beb      	subs	r3, r5, r7
 800cc9a:	3b15      	subs	r3, #21
 800cc9c:	f023 0303 	bic.w	r3, r3, #3
 800cca0:	3304      	adds	r3, #4
 800cca2:	3715      	adds	r7, #21
 800cca4:	42bd      	cmp	r5, r7
 800cca6:	bf38      	it	cc
 800cca8:	2304      	movcc	r3, #4
 800ccaa:	9301      	str	r3, [sp, #4]
 800ccac:	9b02      	ldr	r3, [sp, #8]
 800ccae:	9103      	str	r1, [sp, #12]
 800ccb0:	428b      	cmp	r3, r1
 800ccb2:	d80c      	bhi.n	800ccce <__multiply+0x9a>
 800ccb4:	2e00      	cmp	r6, #0
 800ccb6:	dd03      	ble.n	800ccc0 <__multiply+0x8c>
 800ccb8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d055      	beq.n	800cd6c <__multiply+0x138>
 800ccc0:	6106      	str	r6, [r0, #16]
 800ccc2:	b005      	add	sp, #20
 800ccc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccc8:	f843 2b04 	str.w	r2, [r3], #4
 800cccc:	e7d9      	b.n	800cc82 <__multiply+0x4e>
 800ccce:	f8b1 a000 	ldrh.w	sl, [r1]
 800ccd2:	f1ba 0f00 	cmp.w	sl, #0
 800ccd6:	d01f      	beq.n	800cd18 <__multiply+0xe4>
 800ccd8:	46c4      	mov	ip, r8
 800ccda:	46a1      	mov	r9, r4
 800ccdc:	2700      	movs	r7, #0
 800ccde:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cce2:	f8d9 3000 	ldr.w	r3, [r9]
 800cce6:	fa1f fb82 	uxth.w	fp, r2
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	fb0a 330b 	mla	r3, sl, fp, r3
 800ccf0:	443b      	add	r3, r7
 800ccf2:	f8d9 7000 	ldr.w	r7, [r9]
 800ccf6:	0c12      	lsrs	r2, r2, #16
 800ccf8:	0c3f      	lsrs	r7, r7, #16
 800ccfa:	fb0a 7202 	mla	r2, sl, r2, r7
 800ccfe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cd02:	b29b      	uxth	r3, r3
 800cd04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd08:	4565      	cmp	r5, ip
 800cd0a:	f849 3b04 	str.w	r3, [r9], #4
 800cd0e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cd12:	d8e4      	bhi.n	800ccde <__multiply+0xaa>
 800cd14:	9b01      	ldr	r3, [sp, #4]
 800cd16:	50e7      	str	r7, [r4, r3]
 800cd18:	9b03      	ldr	r3, [sp, #12]
 800cd1a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cd1e:	3104      	adds	r1, #4
 800cd20:	f1b9 0f00 	cmp.w	r9, #0
 800cd24:	d020      	beq.n	800cd68 <__multiply+0x134>
 800cd26:	6823      	ldr	r3, [r4, #0]
 800cd28:	4647      	mov	r7, r8
 800cd2a:	46a4      	mov	ip, r4
 800cd2c:	f04f 0a00 	mov.w	sl, #0
 800cd30:	f8b7 b000 	ldrh.w	fp, [r7]
 800cd34:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cd38:	fb09 220b 	mla	r2, r9, fp, r2
 800cd3c:	4452      	add	r2, sl
 800cd3e:	b29b      	uxth	r3, r3
 800cd40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd44:	f84c 3b04 	str.w	r3, [ip], #4
 800cd48:	f857 3b04 	ldr.w	r3, [r7], #4
 800cd4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd50:	f8bc 3000 	ldrh.w	r3, [ip]
 800cd54:	fb09 330a 	mla	r3, r9, sl, r3
 800cd58:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cd5c:	42bd      	cmp	r5, r7
 800cd5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd62:	d8e5      	bhi.n	800cd30 <__multiply+0xfc>
 800cd64:	9a01      	ldr	r2, [sp, #4]
 800cd66:	50a3      	str	r3, [r4, r2]
 800cd68:	3404      	adds	r4, #4
 800cd6a:	e79f      	b.n	800ccac <__multiply+0x78>
 800cd6c:	3e01      	subs	r6, #1
 800cd6e:	e7a1      	b.n	800ccb4 <__multiply+0x80>
 800cd70:	0800fa98 	.word	0x0800fa98
 800cd74:	0800faa9 	.word	0x0800faa9

0800cd78 <__pow5mult>:
 800cd78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd7c:	4615      	mov	r5, r2
 800cd7e:	f012 0203 	ands.w	r2, r2, #3
 800cd82:	4607      	mov	r7, r0
 800cd84:	460e      	mov	r6, r1
 800cd86:	d007      	beq.n	800cd98 <__pow5mult+0x20>
 800cd88:	4c25      	ldr	r4, [pc, #148]	@ (800ce20 <__pow5mult+0xa8>)
 800cd8a:	3a01      	subs	r2, #1
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cd92:	f7ff fea7 	bl	800cae4 <__multadd>
 800cd96:	4606      	mov	r6, r0
 800cd98:	10ad      	asrs	r5, r5, #2
 800cd9a:	d03d      	beq.n	800ce18 <__pow5mult+0xa0>
 800cd9c:	69fc      	ldr	r4, [r7, #28]
 800cd9e:	b97c      	cbnz	r4, 800cdc0 <__pow5mult+0x48>
 800cda0:	2010      	movs	r0, #16
 800cda2:	f7ff fd87 	bl	800c8b4 <malloc>
 800cda6:	4602      	mov	r2, r0
 800cda8:	61f8      	str	r0, [r7, #28]
 800cdaa:	b928      	cbnz	r0, 800cdb8 <__pow5mult+0x40>
 800cdac:	4b1d      	ldr	r3, [pc, #116]	@ (800ce24 <__pow5mult+0xac>)
 800cdae:	481e      	ldr	r0, [pc, #120]	@ (800ce28 <__pow5mult+0xb0>)
 800cdb0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cdb4:	f000 fc30 	bl	800d618 <__assert_func>
 800cdb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cdbc:	6004      	str	r4, [r0, #0]
 800cdbe:	60c4      	str	r4, [r0, #12]
 800cdc0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cdc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cdc8:	b94c      	cbnz	r4, 800cdde <__pow5mult+0x66>
 800cdca:	f240 2171 	movw	r1, #625	@ 0x271
 800cdce:	4638      	mov	r0, r7
 800cdd0:	f7ff ff1a 	bl	800cc08 <__i2b>
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	f8c8 0008 	str.w	r0, [r8, #8]
 800cdda:	4604      	mov	r4, r0
 800cddc:	6003      	str	r3, [r0, #0]
 800cdde:	f04f 0900 	mov.w	r9, #0
 800cde2:	07eb      	lsls	r3, r5, #31
 800cde4:	d50a      	bpl.n	800cdfc <__pow5mult+0x84>
 800cde6:	4631      	mov	r1, r6
 800cde8:	4622      	mov	r2, r4
 800cdea:	4638      	mov	r0, r7
 800cdec:	f7ff ff22 	bl	800cc34 <__multiply>
 800cdf0:	4631      	mov	r1, r6
 800cdf2:	4680      	mov	r8, r0
 800cdf4:	4638      	mov	r0, r7
 800cdf6:	f7ff fe53 	bl	800caa0 <_Bfree>
 800cdfa:	4646      	mov	r6, r8
 800cdfc:	106d      	asrs	r5, r5, #1
 800cdfe:	d00b      	beq.n	800ce18 <__pow5mult+0xa0>
 800ce00:	6820      	ldr	r0, [r4, #0]
 800ce02:	b938      	cbnz	r0, 800ce14 <__pow5mult+0x9c>
 800ce04:	4622      	mov	r2, r4
 800ce06:	4621      	mov	r1, r4
 800ce08:	4638      	mov	r0, r7
 800ce0a:	f7ff ff13 	bl	800cc34 <__multiply>
 800ce0e:	6020      	str	r0, [r4, #0]
 800ce10:	f8c0 9000 	str.w	r9, [r0]
 800ce14:	4604      	mov	r4, r0
 800ce16:	e7e4      	b.n	800cde2 <__pow5mult+0x6a>
 800ce18:	4630      	mov	r0, r6
 800ce1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce1e:	bf00      	nop
 800ce20:	0800fb5c 	.word	0x0800fb5c
 800ce24:	0800fa29 	.word	0x0800fa29
 800ce28:	0800faa9 	.word	0x0800faa9

0800ce2c <__lshift>:
 800ce2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce30:	460c      	mov	r4, r1
 800ce32:	6849      	ldr	r1, [r1, #4]
 800ce34:	6923      	ldr	r3, [r4, #16]
 800ce36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce3a:	68a3      	ldr	r3, [r4, #8]
 800ce3c:	4607      	mov	r7, r0
 800ce3e:	4691      	mov	r9, r2
 800ce40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ce44:	f108 0601 	add.w	r6, r8, #1
 800ce48:	42b3      	cmp	r3, r6
 800ce4a:	db0b      	blt.n	800ce64 <__lshift+0x38>
 800ce4c:	4638      	mov	r0, r7
 800ce4e:	f7ff fde7 	bl	800ca20 <_Balloc>
 800ce52:	4605      	mov	r5, r0
 800ce54:	b948      	cbnz	r0, 800ce6a <__lshift+0x3e>
 800ce56:	4602      	mov	r2, r0
 800ce58:	4b28      	ldr	r3, [pc, #160]	@ (800cefc <__lshift+0xd0>)
 800ce5a:	4829      	ldr	r0, [pc, #164]	@ (800cf00 <__lshift+0xd4>)
 800ce5c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ce60:	f000 fbda 	bl	800d618 <__assert_func>
 800ce64:	3101      	adds	r1, #1
 800ce66:	005b      	lsls	r3, r3, #1
 800ce68:	e7ee      	b.n	800ce48 <__lshift+0x1c>
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	f100 0114 	add.w	r1, r0, #20
 800ce70:	f100 0210 	add.w	r2, r0, #16
 800ce74:	4618      	mov	r0, r3
 800ce76:	4553      	cmp	r3, sl
 800ce78:	db33      	blt.n	800cee2 <__lshift+0xb6>
 800ce7a:	6920      	ldr	r0, [r4, #16]
 800ce7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ce80:	f104 0314 	add.w	r3, r4, #20
 800ce84:	f019 091f 	ands.w	r9, r9, #31
 800ce88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ce8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ce90:	d02b      	beq.n	800ceea <__lshift+0xbe>
 800ce92:	f1c9 0e20 	rsb	lr, r9, #32
 800ce96:	468a      	mov	sl, r1
 800ce98:	2200      	movs	r2, #0
 800ce9a:	6818      	ldr	r0, [r3, #0]
 800ce9c:	fa00 f009 	lsl.w	r0, r0, r9
 800cea0:	4310      	orrs	r0, r2
 800cea2:	f84a 0b04 	str.w	r0, [sl], #4
 800cea6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceaa:	459c      	cmp	ip, r3
 800ceac:	fa22 f20e 	lsr.w	r2, r2, lr
 800ceb0:	d8f3      	bhi.n	800ce9a <__lshift+0x6e>
 800ceb2:	ebac 0304 	sub.w	r3, ip, r4
 800ceb6:	3b15      	subs	r3, #21
 800ceb8:	f023 0303 	bic.w	r3, r3, #3
 800cebc:	3304      	adds	r3, #4
 800cebe:	f104 0015 	add.w	r0, r4, #21
 800cec2:	4560      	cmp	r0, ip
 800cec4:	bf88      	it	hi
 800cec6:	2304      	movhi	r3, #4
 800cec8:	50ca      	str	r2, [r1, r3]
 800ceca:	b10a      	cbz	r2, 800ced0 <__lshift+0xa4>
 800cecc:	f108 0602 	add.w	r6, r8, #2
 800ced0:	3e01      	subs	r6, #1
 800ced2:	4638      	mov	r0, r7
 800ced4:	612e      	str	r6, [r5, #16]
 800ced6:	4621      	mov	r1, r4
 800ced8:	f7ff fde2 	bl	800caa0 <_Bfree>
 800cedc:	4628      	mov	r0, r5
 800cede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cee2:	f842 0f04 	str.w	r0, [r2, #4]!
 800cee6:	3301      	adds	r3, #1
 800cee8:	e7c5      	b.n	800ce76 <__lshift+0x4a>
 800ceea:	3904      	subs	r1, #4
 800ceec:	f853 2b04 	ldr.w	r2, [r3], #4
 800cef0:	f841 2f04 	str.w	r2, [r1, #4]!
 800cef4:	459c      	cmp	ip, r3
 800cef6:	d8f9      	bhi.n	800ceec <__lshift+0xc0>
 800cef8:	e7ea      	b.n	800ced0 <__lshift+0xa4>
 800cefa:	bf00      	nop
 800cefc:	0800fa98 	.word	0x0800fa98
 800cf00:	0800faa9 	.word	0x0800faa9

0800cf04 <__mcmp>:
 800cf04:	690a      	ldr	r2, [r1, #16]
 800cf06:	4603      	mov	r3, r0
 800cf08:	6900      	ldr	r0, [r0, #16]
 800cf0a:	1a80      	subs	r0, r0, r2
 800cf0c:	b530      	push	{r4, r5, lr}
 800cf0e:	d10e      	bne.n	800cf2e <__mcmp+0x2a>
 800cf10:	3314      	adds	r3, #20
 800cf12:	3114      	adds	r1, #20
 800cf14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cf18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cf1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cf20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cf24:	4295      	cmp	r5, r2
 800cf26:	d003      	beq.n	800cf30 <__mcmp+0x2c>
 800cf28:	d205      	bcs.n	800cf36 <__mcmp+0x32>
 800cf2a:	f04f 30ff 	mov.w	r0, #4294967295
 800cf2e:	bd30      	pop	{r4, r5, pc}
 800cf30:	42a3      	cmp	r3, r4
 800cf32:	d3f3      	bcc.n	800cf1c <__mcmp+0x18>
 800cf34:	e7fb      	b.n	800cf2e <__mcmp+0x2a>
 800cf36:	2001      	movs	r0, #1
 800cf38:	e7f9      	b.n	800cf2e <__mcmp+0x2a>
	...

0800cf3c <__mdiff>:
 800cf3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf40:	4689      	mov	r9, r1
 800cf42:	4606      	mov	r6, r0
 800cf44:	4611      	mov	r1, r2
 800cf46:	4648      	mov	r0, r9
 800cf48:	4614      	mov	r4, r2
 800cf4a:	f7ff ffdb 	bl	800cf04 <__mcmp>
 800cf4e:	1e05      	subs	r5, r0, #0
 800cf50:	d112      	bne.n	800cf78 <__mdiff+0x3c>
 800cf52:	4629      	mov	r1, r5
 800cf54:	4630      	mov	r0, r6
 800cf56:	f7ff fd63 	bl	800ca20 <_Balloc>
 800cf5a:	4602      	mov	r2, r0
 800cf5c:	b928      	cbnz	r0, 800cf6a <__mdiff+0x2e>
 800cf5e:	4b3f      	ldr	r3, [pc, #252]	@ (800d05c <__mdiff+0x120>)
 800cf60:	f240 2137 	movw	r1, #567	@ 0x237
 800cf64:	483e      	ldr	r0, [pc, #248]	@ (800d060 <__mdiff+0x124>)
 800cf66:	f000 fb57 	bl	800d618 <__assert_func>
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cf70:	4610      	mov	r0, r2
 800cf72:	b003      	add	sp, #12
 800cf74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf78:	bfbc      	itt	lt
 800cf7a:	464b      	movlt	r3, r9
 800cf7c:	46a1      	movlt	r9, r4
 800cf7e:	4630      	mov	r0, r6
 800cf80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cf84:	bfba      	itte	lt
 800cf86:	461c      	movlt	r4, r3
 800cf88:	2501      	movlt	r5, #1
 800cf8a:	2500      	movge	r5, #0
 800cf8c:	f7ff fd48 	bl	800ca20 <_Balloc>
 800cf90:	4602      	mov	r2, r0
 800cf92:	b918      	cbnz	r0, 800cf9c <__mdiff+0x60>
 800cf94:	4b31      	ldr	r3, [pc, #196]	@ (800d05c <__mdiff+0x120>)
 800cf96:	f240 2145 	movw	r1, #581	@ 0x245
 800cf9a:	e7e3      	b.n	800cf64 <__mdiff+0x28>
 800cf9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cfa0:	6926      	ldr	r6, [r4, #16]
 800cfa2:	60c5      	str	r5, [r0, #12]
 800cfa4:	f109 0310 	add.w	r3, r9, #16
 800cfa8:	f109 0514 	add.w	r5, r9, #20
 800cfac:	f104 0e14 	add.w	lr, r4, #20
 800cfb0:	f100 0b14 	add.w	fp, r0, #20
 800cfb4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cfb8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cfbc:	9301      	str	r3, [sp, #4]
 800cfbe:	46d9      	mov	r9, fp
 800cfc0:	f04f 0c00 	mov.w	ip, #0
 800cfc4:	9b01      	ldr	r3, [sp, #4]
 800cfc6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cfca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cfce:	9301      	str	r3, [sp, #4]
 800cfd0:	fa1f f38a 	uxth.w	r3, sl
 800cfd4:	4619      	mov	r1, r3
 800cfd6:	b283      	uxth	r3, r0
 800cfd8:	1acb      	subs	r3, r1, r3
 800cfda:	0c00      	lsrs	r0, r0, #16
 800cfdc:	4463      	add	r3, ip
 800cfde:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cfe2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cfe6:	b29b      	uxth	r3, r3
 800cfe8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cfec:	4576      	cmp	r6, lr
 800cfee:	f849 3b04 	str.w	r3, [r9], #4
 800cff2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cff6:	d8e5      	bhi.n	800cfc4 <__mdiff+0x88>
 800cff8:	1b33      	subs	r3, r6, r4
 800cffa:	3b15      	subs	r3, #21
 800cffc:	f023 0303 	bic.w	r3, r3, #3
 800d000:	3415      	adds	r4, #21
 800d002:	3304      	adds	r3, #4
 800d004:	42a6      	cmp	r6, r4
 800d006:	bf38      	it	cc
 800d008:	2304      	movcc	r3, #4
 800d00a:	441d      	add	r5, r3
 800d00c:	445b      	add	r3, fp
 800d00e:	461e      	mov	r6, r3
 800d010:	462c      	mov	r4, r5
 800d012:	4544      	cmp	r4, r8
 800d014:	d30e      	bcc.n	800d034 <__mdiff+0xf8>
 800d016:	f108 0103 	add.w	r1, r8, #3
 800d01a:	1b49      	subs	r1, r1, r5
 800d01c:	f021 0103 	bic.w	r1, r1, #3
 800d020:	3d03      	subs	r5, #3
 800d022:	45a8      	cmp	r8, r5
 800d024:	bf38      	it	cc
 800d026:	2100      	movcc	r1, #0
 800d028:	440b      	add	r3, r1
 800d02a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d02e:	b191      	cbz	r1, 800d056 <__mdiff+0x11a>
 800d030:	6117      	str	r7, [r2, #16]
 800d032:	e79d      	b.n	800cf70 <__mdiff+0x34>
 800d034:	f854 1b04 	ldr.w	r1, [r4], #4
 800d038:	46e6      	mov	lr, ip
 800d03a:	0c08      	lsrs	r0, r1, #16
 800d03c:	fa1c fc81 	uxtah	ip, ip, r1
 800d040:	4471      	add	r1, lr
 800d042:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d046:	b289      	uxth	r1, r1
 800d048:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d04c:	f846 1b04 	str.w	r1, [r6], #4
 800d050:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d054:	e7dd      	b.n	800d012 <__mdiff+0xd6>
 800d056:	3f01      	subs	r7, #1
 800d058:	e7e7      	b.n	800d02a <__mdiff+0xee>
 800d05a:	bf00      	nop
 800d05c:	0800fa98 	.word	0x0800fa98
 800d060:	0800faa9 	.word	0x0800faa9

0800d064 <__d2b>:
 800d064:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d068:	460f      	mov	r7, r1
 800d06a:	2101      	movs	r1, #1
 800d06c:	ec59 8b10 	vmov	r8, r9, d0
 800d070:	4616      	mov	r6, r2
 800d072:	f7ff fcd5 	bl	800ca20 <_Balloc>
 800d076:	4604      	mov	r4, r0
 800d078:	b930      	cbnz	r0, 800d088 <__d2b+0x24>
 800d07a:	4602      	mov	r2, r0
 800d07c:	4b23      	ldr	r3, [pc, #140]	@ (800d10c <__d2b+0xa8>)
 800d07e:	4824      	ldr	r0, [pc, #144]	@ (800d110 <__d2b+0xac>)
 800d080:	f240 310f 	movw	r1, #783	@ 0x30f
 800d084:	f000 fac8 	bl	800d618 <__assert_func>
 800d088:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d08c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d090:	b10d      	cbz	r5, 800d096 <__d2b+0x32>
 800d092:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d096:	9301      	str	r3, [sp, #4]
 800d098:	f1b8 0300 	subs.w	r3, r8, #0
 800d09c:	d023      	beq.n	800d0e6 <__d2b+0x82>
 800d09e:	4668      	mov	r0, sp
 800d0a0:	9300      	str	r3, [sp, #0]
 800d0a2:	f7ff fd84 	bl	800cbae <__lo0bits>
 800d0a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d0aa:	b1d0      	cbz	r0, 800d0e2 <__d2b+0x7e>
 800d0ac:	f1c0 0320 	rsb	r3, r0, #32
 800d0b0:	fa02 f303 	lsl.w	r3, r2, r3
 800d0b4:	430b      	orrs	r3, r1
 800d0b6:	40c2      	lsrs	r2, r0
 800d0b8:	6163      	str	r3, [r4, #20]
 800d0ba:	9201      	str	r2, [sp, #4]
 800d0bc:	9b01      	ldr	r3, [sp, #4]
 800d0be:	61a3      	str	r3, [r4, #24]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	bf0c      	ite	eq
 800d0c4:	2201      	moveq	r2, #1
 800d0c6:	2202      	movne	r2, #2
 800d0c8:	6122      	str	r2, [r4, #16]
 800d0ca:	b1a5      	cbz	r5, 800d0f6 <__d2b+0x92>
 800d0cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d0d0:	4405      	add	r5, r0
 800d0d2:	603d      	str	r5, [r7, #0]
 800d0d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d0d8:	6030      	str	r0, [r6, #0]
 800d0da:	4620      	mov	r0, r4
 800d0dc:	b003      	add	sp, #12
 800d0de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d0e2:	6161      	str	r1, [r4, #20]
 800d0e4:	e7ea      	b.n	800d0bc <__d2b+0x58>
 800d0e6:	a801      	add	r0, sp, #4
 800d0e8:	f7ff fd61 	bl	800cbae <__lo0bits>
 800d0ec:	9b01      	ldr	r3, [sp, #4]
 800d0ee:	6163      	str	r3, [r4, #20]
 800d0f0:	3020      	adds	r0, #32
 800d0f2:	2201      	movs	r2, #1
 800d0f4:	e7e8      	b.n	800d0c8 <__d2b+0x64>
 800d0f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d0fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d0fe:	6038      	str	r0, [r7, #0]
 800d100:	6918      	ldr	r0, [r3, #16]
 800d102:	f7ff fd35 	bl	800cb70 <__hi0bits>
 800d106:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d10a:	e7e5      	b.n	800d0d8 <__d2b+0x74>
 800d10c:	0800fa98 	.word	0x0800fa98
 800d110:	0800faa9 	.word	0x0800faa9

0800d114 <__sfputc_r>:
 800d114:	6893      	ldr	r3, [r2, #8]
 800d116:	3b01      	subs	r3, #1
 800d118:	2b00      	cmp	r3, #0
 800d11a:	b410      	push	{r4}
 800d11c:	6093      	str	r3, [r2, #8]
 800d11e:	da08      	bge.n	800d132 <__sfputc_r+0x1e>
 800d120:	6994      	ldr	r4, [r2, #24]
 800d122:	42a3      	cmp	r3, r4
 800d124:	db01      	blt.n	800d12a <__sfputc_r+0x16>
 800d126:	290a      	cmp	r1, #10
 800d128:	d103      	bne.n	800d132 <__sfputc_r+0x1e>
 800d12a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d12e:	f7fe bbfa 	b.w	800b926 <__swbuf_r>
 800d132:	6813      	ldr	r3, [r2, #0]
 800d134:	1c58      	adds	r0, r3, #1
 800d136:	6010      	str	r0, [r2, #0]
 800d138:	7019      	strb	r1, [r3, #0]
 800d13a:	4608      	mov	r0, r1
 800d13c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d140:	4770      	bx	lr

0800d142 <__sfputs_r>:
 800d142:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d144:	4606      	mov	r6, r0
 800d146:	460f      	mov	r7, r1
 800d148:	4614      	mov	r4, r2
 800d14a:	18d5      	adds	r5, r2, r3
 800d14c:	42ac      	cmp	r4, r5
 800d14e:	d101      	bne.n	800d154 <__sfputs_r+0x12>
 800d150:	2000      	movs	r0, #0
 800d152:	e007      	b.n	800d164 <__sfputs_r+0x22>
 800d154:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d158:	463a      	mov	r2, r7
 800d15a:	4630      	mov	r0, r6
 800d15c:	f7ff ffda 	bl	800d114 <__sfputc_r>
 800d160:	1c43      	adds	r3, r0, #1
 800d162:	d1f3      	bne.n	800d14c <__sfputs_r+0xa>
 800d164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d168 <_vfiprintf_r>:
 800d168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d16c:	460d      	mov	r5, r1
 800d16e:	b09d      	sub	sp, #116	@ 0x74
 800d170:	4614      	mov	r4, r2
 800d172:	4698      	mov	r8, r3
 800d174:	4606      	mov	r6, r0
 800d176:	b118      	cbz	r0, 800d180 <_vfiprintf_r+0x18>
 800d178:	6a03      	ldr	r3, [r0, #32]
 800d17a:	b90b      	cbnz	r3, 800d180 <_vfiprintf_r+0x18>
 800d17c:	f7fe faea 	bl	800b754 <__sinit>
 800d180:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d182:	07d9      	lsls	r1, r3, #31
 800d184:	d405      	bmi.n	800d192 <_vfiprintf_r+0x2a>
 800d186:	89ab      	ldrh	r3, [r5, #12]
 800d188:	059a      	lsls	r2, r3, #22
 800d18a:	d402      	bmi.n	800d192 <_vfiprintf_r+0x2a>
 800d18c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d18e:	f7fe fcdc 	bl	800bb4a <__retarget_lock_acquire_recursive>
 800d192:	89ab      	ldrh	r3, [r5, #12]
 800d194:	071b      	lsls	r3, r3, #28
 800d196:	d501      	bpl.n	800d19c <_vfiprintf_r+0x34>
 800d198:	692b      	ldr	r3, [r5, #16]
 800d19a:	b99b      	cbnz	r3, 800d1c4 <_vfiprintf_r+0x5c>
 800d19c:	4629      	mov	r1, r5
 800d19e:	4630      	mov	r0, r6
 800d1a0:	f7fe fc00 	bl	800b9a4 <__swsetup_r>
 800d1a4:	b170      	cbz	r0, 800d1c4 <_vfiprintf_r+0x5c>
 800d1a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1a8:	07dc      	lsls	r4, r3, #31
 800d1aa:	d504      	bpl.n	800d1b6 <_vfiprintf_r+0x4e>
 800d1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800d1b0:	b01d      	add	sp, #116	@ 0x74
 800d1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b6:	89ab      	ldrh	r3, [r5, #12]
 800d1b8:	0598      	lsls	r0, r3, #22
 800d1ba:	d4f7      	bmi.n	800d1ac <_vfiprintf_r+0x44>
 800d1bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1be:	f7fe fcc5 	bl	800bb4c <__retarget_lock_release_recursive>
 800d1c2:	e7f3      	b.n	800d1ac <_vfiprintf_r+0x44>
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1c8:	2320      	movs	r3, #32
 800d1ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1d2:	2330      	movs	r3, #48	@ 0x30
 800d1d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d384 <_vfiprintf_r+0x21c>
 800d1d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d1dc:	f04f 0901 	mov.w	r9, #1
 800d1e0:	4623      	mov	r3, r4
 800d1e2:	469a      	mov	sl, r3
 800d1e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1e8:	b10a      	cbz	r2, 800d1ee <_vfiprintf_r+0x86>
 800d1ea:	2a25      	cmp	r2, #37	@ 0x25
 800d1ec:	d1f9      	bne.n	800d1e2 <_vfiprintf_r+0x7a>
 800d1ee:	ebba 0b04 	subs.w	fp, sl, r4
 800d1f2:	d00b      	beq.n	800d20c <_vfiprintf_r+0xa4>
 800d1f4:	465b      	mov	r3, fp
 800d1f6:	4622      	mov	r2, r4
 800d1f8:	4629      	mov	r1, r5
 800d1fa:	4630      	mov	r0, r6
 800d1fc:	f7ff ffa1 	bl	800d142 <__sfputs_r>
 800d200:	3001      	adds	r0, #1
 800d202:	f000 80a7 	beq.w	800d354 <_vfiprintf_r+0x1ec>
 800d206:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d208:	445a      	add	r2, fp
 800d20a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d20c:	f89a 3000 	ldrb.w	r3, [sl]
 800d210:	2b00      	cmp	r3, #0
 800d212:	f000 809f 	beq.w	800d354 <_vfiprintf_r+0x1ec>
 800d216:	2300      	movs	r3, #0
 800d218:	f04f 32ff 	mov.w	r2, #4294967295
 800d21c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d220:	f10a 0a01 	add.w	sl, sl, #1
 800d224:	9304      	str	r3, [sp, #16]
 800d226:	9307      	str	r3, [sp, #28]
 800d228:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d22c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d22e:	4654      	mov	r4, sl
 800d230:	2205      	movs	r2, #5
 800d232:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d236:	4853      	ldr	r0, [pc, #332]	@ (800d384 <_vfiprintf_r+0x21c>)
 800d238:	f7f5 f98a 	bl	8002550 <memchr>
 800d23c:	9a04      	ldr	r2, [sp, #16]
 800d23e:	b9d8      	cbnz	r0, 800d278 <_vfiprintf_r+0x110>
 800d240:	06d1      	lsls	r1, r2, #27
 800d242:	bf44      	itt	mi
 800d244:	2320      	movmi	r3, #32
 800d246:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d24a:	0713      	lsls	r3, r2, #28
 800d24c:	bf44      	itt	mi
 800d24e:	232b      	movmi	r3, #43	@ 0x2b
 800d250:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d254:	f89a 3000 	ldrb.w	r3, [sl]
 800d258:	2b2a      	cmp	r3, #42	@ 0x2a
 800d25a:	d015      	beq.n	800d288 <_vfiprintf_r+0x120>
 800d25c:	9a07      	ldr	r2, [sp, #28]
 800d25e:	4654      	mov	r4, sl
 800d260:	2000      	movs	r0, #0
 800d262:	f04f 0c0a 	mov.w	ip, #10
 800d266:	4621      	mov	r1, r4
 800d268:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d26c:	3b30      	subs	r3, #48	@ 0x30
 800d26e:	2b09      	cmp	r3, #9
 800d270:	d94b      	bls.n	800d30a <_vfiprintf_r+0x1a2>
 800d272:	b1b0      	cbz	r0, 800d2a2 <_vfiprintf_r+0x13a>
 800d274:	9207      	str	r2, [sp, #28]
 800d276:	e014      	b.n	800d2a2 <_vfiprintf_r+0x13a>
 800d278:	eba0 0308 	sub.w	r3, r0, r8
 800d27c:	fa09 f303 	lsl.w	r3, r9, r3
 800d280:	4313      	orrs	r3, r2
 800d282:	9304      	str	r3, [sp, #16]
 800d284:	46a2      	mov	sl, r4
 800d286:	e7d2      	b.n	800d22e <_vfiprintf_r+0xc6>
 800d288:	9b03      	ldr	r3, [sp, #12]
 800d28a:	1d19      	adds	r1, r3, #4
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	9103      	str	r1, [sp, #12]
 800d290:	2b00      	cmp	r3, #0
 800d292:	bfbb      	ittet	lt
 800d294:	425b      	neglt	r3, r3
 800d296:	f042 0202 	orrlt.w	r2, r2, #2
 800d29a:	9307      	strge	r3, [sp, #28]
 800d29c:	9307      	strlt	r3, [sp, #28]
 800d29e:	bfb8      	it	lt
 800d2a0:	9204      	strlt	r2, [sp, #16]
 800d2a2:	7823      	ldrb	r3, [r4, #0]
 800d2a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2a6:	d10a      	bne.n	800d2be <_vfiprintf_r+0x156>
 800d2a8:	7863      	ldrb	r3, [r4, #1]
 800d2aa:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2ac:	d132      	bne.n	800d314 <_vfiprintf_r+0x1ac>
 800d2ae:	9b03      	ldr	r3, [sp, #12]
 800d2b0:	1d1a      	adds	r2, r3, #4
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	9203      	str	r2, [sp, #12]
 800d2b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2ba:	3402      	adds	r4, #2
 800d2bc:	9305      	str	r3, [sp, #20]
 800d2be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d394 <_vfiprintf_r+0x22c>
 800d2c2:	7821      	ldrb	r1, [r4, #0]
 800d2c4:	2203      	movs	r2, #3
 800d2c6:	4650      	mov	r0, sl
 800d2c8:	f7f5 f942 	bl	8002550 <memchr>
 800d2cc:	b138      	cbz	r0, 800d2de <_vfiprintf_r+0x176>
 800d2ce:	9b04      	ldr	r3, [sp, #16]
 800d2d0:	eba0 000a 	sub.w	r0, r0, sl
 800d2d4:	2240      	movs	r2, #64	@ 0x40
 800d2d6:	4082      	lsls	r2, r0
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	3401      	adds	r4, #1
 800d2dc:	9304      	str	r3, [sp, #16]
 800d2de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2e2:	4829      	ldr	r0, [pc, #164]	@ (800d388 <_vfiprintf_r+0x220>)
 800d2e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d2e8:	2206      	movs	r2, #6
 800d2ea:	f7f5 f931 	bl	8002550 <memchr>
 800d2ee:	2800      	cmp	r0, #0
 800d2f0:	d03f      	beq.n	800d372 <_vfiprintf_r+0x20a>
 800d2f2:	4b26      	ldr	r3, [pc, #152]	@ (800d38c <_vfiprintf_r+0x224>)
 800d2f4:	bb1b      	cbnz	r3, 800d33e <_vfiprintf_r+0x1d6>
 800d2f6:	9b03      	ldr	r3, [sp, #12]
 800d2f8:	3307      	adds	r3, #7
 800d2fa:	f023 0307 	bic.w	r3, r3, #7
 800d2fe:	3308      	adds	r3, #8
 800d300:	9303      	str	r3, [sp, #12]
 800d302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d304:	443b      	add	r3, r7
 800d306:	9309      	str	r3, [sp, #36]	@ 0x24
 800d308:	e76a      	b.n	800d1e0 <_vfiprintf_r+0x78>
 800d30a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d30e:	460c      	mov	r4, r1
 800d310:	2001      	movs	r0, #1
 800d312:	e7a8      	b.n	800d266 <_vfiprintf_r+0xfe>
 800d314:	2300      	movs	r3, #0
 800d316:	3401      	adds	r4, #1
 800d318:	9305      	str	r3, [sp, #20]
 800d31a:	4619      	mov	r1, r3
 800d31c:	f04f 0c0a 	mov.w	ip, #10
 800d320:	4620      	mov	r0, r4
 800d322:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d326:	3a30      	subs	r2, #48	@ 0x30
 800d328:	2a09      	cmp	r2, #9
 800d32a:	d903      	bls.n	800d334 <_vfiprintf_r+0x1cc>
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d0c6      	beq.n	800d2be <_vfiprintf_r+0x156>
 800d330:	9105      	str	r1, [sp, #20]
 800d332:	e7c4      	b.n	800d2be <_vfiprintf_r+0x156>
 800d334:	fb0c 2101 	mla	r1, ip, r1, r2
 800d338:	4604      	mov	r4, r0
 800d33a:	2301      	movs	r3, #1
 800d33c:	e7f0      	b.n	800d320 <_vfiprintf_r+0x1b8>
 800d33e:	ab03      	add	r3, sp, #12
 800d340:	9300      	str	r3, [sp, #0]
 800d342:	462a      	mov	r2, r5
 800d344:	4b12      	ldr	r3, [pc, #72]	@ (800d390 <_vfiprintf_r+0x228>)
 800d346:	a904      	add	r1, sp, #16
 800d348:	4630      	mov	r0, r6
 800d34a:	f7fd fdc1 	bl	800aed0 <_printf_float>
 800d34e:	4607      	mov	r7, r0
 800d350:	1c78      	adds	r0, r7, #1
 800d352:	d1d6      	bne.n	800d302 <_vfiprintf_r+0x19a>
 800d354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d356:	07d9      	lsls	r1, r3, #31
 800d358:	d405      	bmi.n	800d366 <_vfiprintf_r+0x1fe>
 800d35a:	89ab      	ldrh	r3, [r5, #12]
 800d35c:	059a      	lsls	r2, r3, #22
 800d35e:	d402      	bmi.n	800d366 <_vfiprintf_r+0x1fe>
 800d360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d362:	f7fe fbf3 	bl	800bb4c <__retarget_lock_release_recursive>
 800d366:	89ab      	ldrh	r3, [r5, #12]
 800d368:	065b      	lsls	r3, r3, #25
 800d36a:	f53f af1f 	bmi.w	800d1ac <_vfiprintf_r+0x44>
 800d36e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d370:	e71e      	b.n	800d1b0 <_vfiprintf_r+0x48>
 800d372:	ab03      	add	r3, sp, #12
 800d374:	9300      	str	r3, [sp, #0]
 800d376:	462a      	mov	r2, r5
 800d378:	4b05      	ldr	r3, [pc, #20]	@ (800d390 <_vfiprintf_r+0x228>)
 800d37a:	a904      	add	r1, sp, #16
 800d37c:	4630      	mov	r0, r6
 800d37e:	f7fe f83f 	bl	800b400 <_printf_i>
 800d382:	e7e4      	b.n	800d34e <_vfiprintf_r+0x1e6>
 800d384:	0800fb02 	.word	0x0800fb02
 800d388:	0800fb0c 	.word	0x0800fb0c
 800d38c:	0800aed1 	.word	0x0800aed1
 800d390:	0800d143 	.word	0x0800d143
 800d394:	0800fb08 	.word	0x0800fb08

0800d398 <__sflush_r>:
 800d398:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d39c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3a0:	0716      	lsls	r6, r2, #28
 800d3a2:	4605      	mov	r5, r0
 800d3a4:	460c      	mov	r4, r1
 800d3a6:	d454      	bmi.n	800d452 <__sflush_r+0xba>
 800d3a8:	684b      	ldr	r3, [r1, #4]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	dc02      	bgt.n	800d3b4 <__sflush_r+0x1c>
 800d3ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	dd48      	ble.n	800d446 <__sflush_r+0xae>
 800d3b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d3b6:	2e00      	cmp	r6, #0
 800d3b8:	d045      	beq.n	800d446 <__sflush_r+0xae>
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d3c0:	682f      	ldr	r7, [r5, #0]
 800d3c2:	6a21      	ldr	r1, [r4, #32]
 800d3c4:	602b      	str	r3, [r5, #0]
 800d3c6:	d030      	beq.n	800d42a <__sflush_r+0x92>
 800d3c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d3ca:	89a3      	ldrh	r3, [r4, #12]
 800d3cc:	0759      	lsls	r1, r3, #29
 800d3ce:	d505      	bpl.n	800d3dc <__sflush_r+0x44>
 800d3d0:	6863      	ldr	r3, [r4, #4]
 800d3d2:	1ad2      	subs	r2, r2, r3
 800d3d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d3d6:	b10b      	cbz	r3, 800d3dc <__sflush_r+0x44>
 800d3d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d3da:	1ad2      	subs	r2, r2, r3
 800d3dc:	2300      	movs	r3, #0
 800d3de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d3e0:	6a21      	ldr	r1, [r4, #32]
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	47b0      	blx	r6
 800d3e6:	1c43      	adds	r3, r0, #1
 800d3e8:	89a3      	ldrh	r3, [r4, #12]
 800d3ea:	d106      	bne.n	800d3fa <__sflush_r+0x62>
 800d3ec:	6829      	ldr	r1, [r5, #0]
 800d3ee:	291d      	cmp	r1, #29
 800d3f0:	d82b      	bhi.n	800d44a <__sflush_r+0xb2>
 800d3f2:	4a2a      	ldr	r2, [pc, #168]	@ (800d49c <__sflush_r+0x104>)
 800d3f4:	40ca      	lsrs	r2, r1
 800d3f6:	07d6      	lsls	r6, r2, #31
 800d3f8:	d527      	bpl.n	800d44a <__sflush_r+0xb2>
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	6062      	str	r2, [r4, #4]
 800d3fe:	04d9      	lsls	r1, r3, #19
 800d400:	6922      	ldr	r2, [r4, #16]
 800d402:	6022      	str	r2, [r4, #0]
 800d404:	d504      	bpl.n	800d410 <__sflush_r+0x78>
 800d406:	1c42      	adds	r2, r0, #1
 800d408:	d101      	bne.n	800d40e <__sflush_r+0x76>
 800d40a:	682b      	ldr	r3, [r5, #0]
 800d40c:	b903      	cbnz	r3, 800d410 <__sflush_r+0x78>
 800d40e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d410:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d412:	602f      	str	r7, [r5, #0]
 800d414:	b1b9      	cbz	r1, 800d446 <__sflush_r+0xae>
 800d416:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d41a:	4299      	cmp	r1, r3
 800d41c:	d002      	beq.n	800d424 <__sflush_r+0x8c>
 800d41e:	4628      	mov	r0, r5
 800d420:	f7ff f9fe 	bl	800c820 <_free_r>
 800d424:	2300      	movs	r3, #0
 800d426:	6363      	str	r3, [r4, #52]	@ 0x34
 800d428:	e00d      	b.n	800d446 <__sflush_r+0xae>
 800d42a:	2301      	movs	r3, #1
 800d42c:	4628      	mov	r0, r5
 800d42e:	47b0      	blx	r6
 800d430:	4602      	mov	r2, r0
 800d432:	1c50      	adds	r0, r2, #1
 800d434:	d1c9      	bne.n	800d3ca <__sflush_r+0x32>
 800d436:	682b      	ldr	r3, [r5, #0]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d0c6      	beq.n	800d3ca <__sflush_r+0x32>
 800d43c:	2b1d      	cmp	r3, #29
 800d43e:	d001      	beq.n	800d444 <__sflush_r+0xac>
 800d440:	2b16      	cmp	r3, #22
 800d442:	d11e      	bne.n	800d482 <__sflush_r+0xea>
 800d444:	602f      	str	r7, [r5, #0]
 800d446:	2000      	movs	r0, #0
 800d448:	e022      	b.n	800d490 <__sflush_r+0xf8>
 800d44a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d44e:	b21b      	sxth	r3, r3
 800d450:	e01b      	b.n	800d48a <__sflush_r+0xf2>
 800d452:	690f      	ldr	r7, [r1, #16]
 800d454:	2f00      	cmp	r7, #0
 800d456:	d0f6      	beq.n	800d446 <__sflush_r+0xae>
 800d458:	0793      	lsls	r3, r2, #30
 800d45a:	680e      	ldr	r6, [r1, #0]
 800d45c:	bf08      	it	eq
 800d45e:	694b      	ldreq	r3, [r1, #20]
 800d460:	600f      	str	r7, [r1, #0]
 800d462:	bf18      	it	ne
 800d464:	2300      	movne	r3, #0
 800d466:	eba6 0807 	sub.w	r8, r6, r7
 800d46a:	608b      	str	r3, [r1, #8]
 800d46c:	f1b8 0f00 	cmp.w	r8, #0
 800d470:	dde9      	ble.n	800d446 <__sflush_r+0xae>
 800d472:	6a21      	ldr	r1, [r4, #32]
 800d474:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d476:	4643      	mov	r3, r8
 800d478:	463a      	mov	r2, r7
 800d47a:	4628      	mov	r0, r5
 800d47c:	47b0      	blx	r6
 800d47e:	2800      	cmp	r0, #0
 800d480:	dc08      	bgt.n	800d494 <__sflush_r+0xfc>
 800d482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d486:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d48a:	81a3      	strh	r3, [r4, #12]
 800d48c:	f04f 30ff 	mov.w	r0, #4294967295
 800d490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d494:	4407      	add	r7, r0
 800d496:	eba8 0800 	sub.w	r8, r8, r0
 800d49a:	e7e7      	b.n	800d46c <__sflush_r+0xd4>
 800d49c:	20400001 	.word	0x20400001

0800d4a0 <_fflush_r>:
 800d4a0:	b538      	push	{r3, r4, r5, lr}
 800d4a2:	690b      	ldr	r3, [r1, #16]
 800d4a4:	4605      	mov	r5, r0
 800d4a6:	460c      	mov	r4, r1
 800d4a8:	b913      	cbnz	r3, 800d4b0 <_fflush_r+0x10>
 800d4aa:	2500      	movs	r5, #0
 800d4ac:	4628      	mov	r0, r5
 800d4ae:	bd38      	pop	{r3, r4, r5, pc}
 800d4b0:	b118      	cbz	r0, 800d4ba <_fflush_r+0x1a>
 800d4b2:	6a03      	ldr	r3, [r0, #32]
 800d4b4:	b90b      	cbnz	r3, 800d4ba <_fflush_r+0x1a>
 800d4b6:	f7fe f94d 	bl	800b754 <__sinit>
 800d4ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d0f3      	beq.n	800d4aa <_fflush_r+0xa>
 800d4c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d4c4:	07d0      	lsls	r0, r2, #31
 800d4c6:	d404      	bmi.n	800d4d2 <_fflush_r+0x32>
 800d4c8:	0599      	lsls	r1, r3, #22
 800d4ca:	d402      	bmi.n	800d4d2 <_fflush_r+0x32>
 800d4cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d4ce:	f7fe fb3c 	bl	800bb4a <__retarget_lock_acquire_recursive>
 800d4d2:	4628      	mov	r0, r5
 800d4d4:	4621      	mov	r1, r4
 800d4d6:	f7ff ff5f 	bl	800d398 <__sflush_r>
 800d4da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d4dc:	07da      	lsls	r2, r3, #31
 800d4de:	4605      	mov	r5, r0
 800d4e0:	d4e4      	bmi.n	800d4ac <_fflush_r+0xc>
 800d4e2:	89a3      	ldrh	r3, [r4, #12]
 800d4e4:	059b      	lsls	r3, r3, #22
 800d4e6:	d4e1      	bmi.n	800d4ac <_fflush_r+0xc>
 800d4e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d4ea:	f7fe fb2f 	bl	800bb4c <__retarget_lock_release_recursive>
 800d4ee:	e7dd      	b.n	800d4ac <_fflush_r+0xc>

0800d4f0 <__swhatbuf_r>:
 800d4f0:	b570      	push	{r4, r5, r6, lr}
 800d4f2:	460c      	mov	r4, r1
 800d4f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4f8:	2900      	cmp	r1, #0
 800d4fa:	b096      	sub	sp, #88	@ 0x58
 800d4fc:	4615      	mov	r5, r2
 800d4fe:	461e      	mov	r6, r3
 800d500:	da0d      	bge.n	800d51e <__swhatbuf_r+0x2e>
 800d502:	89a3      	ldrh	r3, [r4, #12]
 800d504:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d508:	f04f 0100 	mov.w	r1, #0
 800d50c:	bf14      	ite	ne
 800d50e:	2340      	movne	r3, #64	@ 0x40
 800d510:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d514:	2000      	movs	r0, #0
 800d516:	6031      	str	r1, [r6, #0]
 800d518:	602b      	str	r3, [r5, #0]
 800d51a:	b016      	add	sp, #88	@ 0x58
 800d51c:	bd70      	pop	{r4, r5, r6, pc}
 800d51e:	466a      	mov	r2, sp
 800d520:	f000 f848 	bl	800d5b4 <_fstat_r>
 800d524:	2800      	cmp	r0, #0
 800d526:	dbec      	blt.n	800d502 <__swhatbuf_r+0x12>
 800d528:	9901      	ldr	r1, [sp, #4]
 800d52a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d52e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d532:	4259      	negs	r1, r3
 800d534:	4159      	adcs	r1, r3
 800d536:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d53a:	e7eb      	b.n	800d514 <__swhatbuf_r+0x24>

0800d53c <__smakebuf_r>:
 800d53c:	898b      	ldrh	r3, [r1, #12]
 800d53e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d540:	079d      	lsls	r5, r3, #30
 800d542:	4606      	mov	r6, r0
 800d544:	460c      	mov	r4, r1
 800d546:	d507      	bpl.n	800d558 <__smakebuf_r+0x1c>
 800d548:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d54c:	6023      	str	r3, [r4, #0]
 800d54e:	6123      	str	r3, [r4, #16]
 800d550:	2301      	movs	r3, #1
 800d552:	6163      	str	r3, [r4, #20]
 800d554:	b003      	add	sp, #12
 800d556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d558:	ab01      	add	r3, sp, #4
 800d55a:	466a      	mov	r2, sp
 800d55c:	f7ff ffc8 	bl	800d4f0 <__swhatbuf_r>
 800d560:	9f00      	ldr	r7, [sp, #0]
 800d562:	4605      	mov	r5, r0
 800d564:	4639      	mov	r1, r7
 800d566:	4630      	mov	r0, r6
 800d568:	f7ff f9ce 	bl	800c908 <_malloc_r>
 800d56c:	b948      	cbnz	r0, 800d582 <__smakebuf_r+0x46>
 800d56e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d572:	059a      	lsls	r2, r3, #22
 800d574:	d4ee      	bmi.n	800d554 <__smakebuf_r+0x18>
 800d576:	f023 0303 	bic.w	r3, r3, #3
 800d57a:	f043 0302 	orr.w	r3, r3, #2
 800d57e:	81a3      	strh	r3, [r4, #12]
 800d580:	e7e2      	b.n	800d548 <__smakebuf_r+0xc>
 800d582:	89a3      	ldrh	r3, [r4, #12]
 800d584:	6020      	str	r0, [r4, #0]
 800d586:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d58a:	81a3      	strh	r3, [r4, #12]
 800d58c:	9b01      	ldr	r3, [sp, #4]
 800d58e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d592:	b15b      	cbz	r3, 800d5ac <__smakebuf_r+0x70>
 800d594:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d598:	4630      	mov	r0, r6
 800d59a:	f000 f81d 	bl	800d5d8 <_isatty_r>
 800d59e:	b128      	cbz	r0, 800d5ac <__smakebuf_r+0x70>
 800d5a0:	89a3      	ldrh	r3, [r4, #12]
 800d5a2:	f023 0303 	bic.w	r3, r3, #3
 800d5a6:	f043 0301 	orr.w	r3, r3, #1
 800d5aa:	81a3      	strh	r3, [r4, #12]
 800d5ac:	89a3      	ldrh	r3, [r4, #12]
 800d5ae:	431d      	orrs	r5, r3
 800d5b0:	81a5      	strh	r5, [r4, #12]
 800d5b2:	e7cf      	b.n	800d554 <__smakebuf_r+0x18>

0800d5b4 <_fstat_r>:
 800d5b4:	b538      	push	{r3, r4, r5, lr}
 800d5b6:	4d07      	ldr	r5, [pc, #28]	@ (800d5d4 <_fstat_r+0x20>)
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	4604      	mov	r4, r0
 800d5bc:	4608      	mov	r0, r1
 800d5be:	4611      	mov	r1, r2
 800d5c0:	602b      	str	r3, [r5, #0]
 800d5c2:	f7f6 ff45 	bl	8004450 <_fstat>
 800d5c6:	1c43      	adds	r3, r0, #1
 800d5c8:	d102      	bne.n	800d5d0 <_fstat_r+0x1c>
 800d5ca:	682b      	ldr	r3, [r5, #0]
 800d5cc:	b103      	cbz	r3, 800d5d0 <_fstat_r+0x1c>
 800d5ce:	6023      	str	r3, [r4, #0]
 800d5d0:	bd38      	pop	{r3, r4, r5, pc}
 800d5d2:	bf00      	nop
 800d5d4:	20004f14 	.word	0x20004f14

0800d5d8 <_isatty_r>:
 800d5d8:	b538      	push	{r3, r4, r5, lr}
 800d5da:	4d06      	ldr	r5, [pc, #24]	@ (800d5f4 <_isatty_r+0x1c>)
 800d5dc:	2300      	movs	r3, #0
 800d5de:	4604      	mov	r4, r0
 800d5e0:	4608      	mov	r0, r1
 800d5e2:	602b      	str	r3, [r5, #0]
 800d5e4:	f7f6 ff44 	bl	8004470 <_isatty>
 800d5e8:	1c43      	adds	r3, r0, #1
 800d5ea:	d102      	bne.n	800d5f2 <_isatty_r+0x1a>
 800d5ec:	682b      	ldr	r3, [r5, #0]
 800d5ee:	b103      	cbz	r3, 800d5f2 <_isatty_r+0x1a>
 800d5f0:	6023      	str	r3, [r4, #0]
 800d5f2:	bd38      	pop	{r3, r4, r5, pc}
 800d5f4:	20004f14 	.word	0x20004f14

0800d5f8 <_sbrk_r>:
 800d5f8:	b538      	push	{r3, r4, r5, lr}
 800d5fa:	4d06      	ldr	r5, [pc, #24]	@ (800d614 <_sbrk_r+0x1c>)
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	4604      	mov	r4, r0
 800d600:	4608      	mov	r0, r1
 800d602:	602b      	str	r3, [r5, #0]
 800d604:	f7f6 ff4c 	bl	80044a0 <_sbrk>
 800d608:	1c43      	adds	r3, r0, #1
 800d60a:	d102      	bne.n	800d612 <_sbrk_r+0x1a>
 800d60c:	682b      	ldr	r3, [r5, #0]
 800d60e:	b103      	cbz	r3, 800d612 <_sbrk_r+0x1a>
 800d610:	6023      	str	r3, [r4, #0]
 800d612:	bd38      	pop	{r3, r4, r5, pc}
 800d614:	20004f14 	.word	0x20004f14

0800d618 <__assert_func>:
 800d618:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d61a:	4614      	mov	r4, r2
 800d61c:	461a      	mov	r2, r3
 800d61e:	4b09      	ldr	r3, [pc, #36]	@ (800d644 <__assert_func+0x2c>)
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	4605      	mov	r5, r0
 800d624:	68d8      	ldr	r0, [r3, #12]
 800d626:	b14c      	cbz	r4, 800d63c <__assert_func+0x24>
 800d628:	4b07      	ldr	r3, [pc, #28]	@ (800d648 <__assert_func+0x30>)
 800d62a:	9100      	str	r1, [sp, #0]
 800d62c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d630:	4906      	ldr	r1, [pc, #24]	@ (800d64c <__assert_func+0x34>)
 800d632:	462b      	mov	r3, r5
 800d634:	f000 f842 	bl	800d6bc <fiprintf>
 800d638:	f000 f852 	bl	800d6e0 <abort>
 800d63c:	4b04      	ldr	r3, [pc, #16]	@ (800d650 <__assert_func+0x38>)
 800d63e:	461c      	mov	r4, r3
 800d640:	e7f3      	b.n	800d62a <__assert_func+0x12>
 800d642:	bf00      	nop
 800d644:	20000058 	.word	0x20000058
 800d648:	0800fb1d 	.word	0x0800fb1d
 800d64c:	0800fb2a 	.word	0x0800fb2a
 800d650:	0800fb58 	.word	0x0800fb58

0800d654 <_calloc_r>:
 800d654:	b570      	push	{r4, r5, r6, lr}
 800d656:	fba1 5402 	umull	r5, r4, r1, r2
 800d65a:	b934      	cbnz	r4, 800d66a <_calloc_r+0x16>
 800d65c:	4629      	mov	r1, r5
 800d65e:	f7ff f953 	bl	800c908 <_malloc_r>
 800d662:	4606      	mov	r6, r0
 800d664:	b928      	cbnz	r0, 800d672 <_calloc_r+0x1e>
 800d666:	4630      	mov	r0, r6
 800d668:	bd70      	pop	{r4, r5, r6, pc}
 800d66a:	220c      	movs	r2, #12
 800d66c:	6002      	str	r2, [r0, #0]
 800d66e:	2600      	movs	r6, #0
 800d670:	e7f9      	b.n	800d666 <_calloc_r+0x12>
 800d672:	462a      	mov	r2, r5
 800d674:	4621      	mov	r1, r4
 800d676:	f7fe f9eb 	bl	800ba50 <memset>
 800d67a:	e7f4      	b.n	800d666 <_calloc_r+0x12>

0800d67c <__ascii_mbtowc>:
 800d67c:	b082      	sub	sp, #8
 800d67e:	b901      	cbnz	r1, 800d682 <__ascii_mbtowc+0x6>
 800d680:	a901      	add	r1, sp, #4
 800d682:	b142      	cbz	r2, 800d696 <__ascii_mbtowc+0x1a>
 800d684:	b14b      	cbz	r3, 800d69a <__ascii_mbtowc+0x1e>
 800d686:	7813      	ldrb	r3, [r2, #0]
 800d688:	600b      	str	r3, [r1, #0]
 800d68a:	7812      	ldrb	r2, [r2, #0]
 800d68c:	1e10      	subs	r0, r2, #0
 800d68e:	bf18      	it	ne
 800d690:	2001      	movne	r0, #1
 800d692:	b002      	add	sp, #8
 800d694:	4770      	bx	lr
 800d696:	4610      	mov	r0, r2
 800d698:	e7fb      	b.n	800d692 <__ascii_mbtowc+0x16>
 800d69a:	f06f 0001 	mvn.w	r0, #1
 800d69e:	e7f8      	b.n	800d692 <__ascii_mbtowc+0x16>

0800d6a0 <__ascii_wctomb>:
 800d6a0:	4603      	mov	r3, r0
 800d6a2:	4608      	mov	r0, r1
 800d6a4:	b141      	cbz	r1, 800d6b8 <__ascii_wctomb+0x18>
 800d6a6:	2aff      	cmp	r2, #255	@ 0xff
 800d6a8:	d904      	bls.n	800d6b4 <__ascii_wctomb+0x14>
 800d6aa:	228a      	movs	r2, #138	@ 0x8a
 800d6ac:	601a      	str	r2, [r3, #0]
 800d6ae:	f04f 30ff 	mov.w	r0, #4294967295
 800d6b2:	4770      	bx	lr
 800d6b4:	700a      	strb	r2, [r1, #0]
 800d6b6:	2001      	movs	r0, #1
 800d6b8:	4770      	bx	lr
	...

0800d6bc <fiprintf>:
 800d6bc:	b40e      	push	{r1, r2, r3}
 800d6be:	b503      	push	{r0, r1, lr}
 800d6c0:	4601      	mov	r1, r0
 800d6c2:	ab03      	add	r3, sp, #12
 800d6c4:	4805      	ldr	r0, [pc, #20]	@ (800d6dc <fiprintf+0x20>)
 800d6c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6ca:	6800      	ldr	r0, [r0, #0]
 800d6cc:	9301      	str	r3, [sp, #4]
 800d6ce:	f7ff fd4b 	bl	800d168 <_vfiprintf_r>
 800d6d2:	b002      	add	sp, #8
 800d6d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d6d8:	b003      	add	sp, #12
 800d6da:	4770      	bx	lr
 800d6dc:	20000058 	.word	0x20000058

0800d6e0 <abort>:
 800d6e0:	b508      	push	{r3, lr}
 800d6e2:	2006      	movs	r0, #6
 800d6e4:	f000 f82c 	bl	800d740 <raise>
 800d6e8:	2001      	movs	r0, #1
 800d6ea:	f7f6 fe61 	bl	80043b0 <_exit>

0800d6ee <_raise_r>:
 800d6ee:	291f      	cmp	r1, #31
 800d6f0:	b538      	push	{r3, r4, r5, lr}
 800d6f2:	4605      	mov	r5, r0
 800d6f4:	460c      	mov	r4, r1
 800d6f6:	d904      	bls.n	800d702 <_raise_r+0x14>
 800d6f8:	2316      	movs	r3, #22
 800d6fa:	6003      	str	r3, [r0, #0]
 800d6fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d700:	bd38      	pop	{r3, r4, r5, pc}
 800d702:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d704:	b112      	cbz	r2, 800d70c <_raise_r+0x1e>
 800d706:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d70a:	b94b      	cbnz	r3, 800d720 <_raise_r+0x32>
 800d70c:	4628      	mov	r0, r5
 800d70e:	f000 f831 	bl	800d774 <_getpid_r>
 800d712:	4622      	mov	r2, r4
 800d714:	4601      	mov	r1, r0
 800d716:	4628      	mov	r0, r5
 800d718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d71c:	f000 b818 	b.w	800d750 <_kill_r>
 800d720:	2b01      	cmp	r3, #1
 800d722:	d00a      	beq.n	800d73a <_raise_r+0x4c>
 800d724:	1c59      	adds	r1, r3, #1
 800d726:	d103      	bne.n	800d730 <_raise_r+0x42>
 800d728:	2316      	movs	r3, #22
 800d72a:	6003      	str	r3, [r0, #0]
 800d72c:	2001      	movs	r0, #1
 800d72e:	e7e7      	b.n	800d700 <_raise_r+0x12>
 800d730:	2100      	movs	r1, #0
 800d732:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d736:	4620      	mov	r0, r4
 800d738:	4798      	blx	r3
 800d73a:	2000      	movs	r0, #0
 800d73c:	e7e0      	b.n	800d700 <_raise_r+0x12>
	...

0800d740 <raise>:
 800d740:	4b02      	ldr	r3, [pc, #8]	@ (800d74c <raise+0xc>)
 800d742:	4601      	mov	r1, r0
 800d744:	6818      	ldr	r0, [r3, #0]
 800d746:	f7ff bfd2 	b.w	800d6ee <_raise_r>
 800d74a:	bf00      	nop
 800d74c:	20000058 	.word	0x20000058

0800d750 <_kill_r>:
 800d750:	b538      	push	{r3, r4, r5, lr}
 800d752:	4d07      	ldr	r5, [pc, #28]	@ (800d770 <_kill_r+0x20>)
 800d754:	2300      	movs	r3, #0
 800d756:	4604      	mov	r4, r0
 800d758:	4608      	mov	r0, r1
 800d75a:	4611      	mov	r1, r2
 800d75c:	602b      	str	r3, [r5, #0]
 800d75e:	f7f6 fe17 	bl	8004390 <_kill>
 800d762:	1c43      	adds	r3, r0, #1
 800d764:	d102      	bne.n	800d76c <_kill_r+0x1c>
 800d766:	682b      	ldr	r3, [r5, #0]
 800d768:	b103      	cbz	r3, 800d76c <_kill_r+0x1c>
 800d76a:	6023      	str	r3, [r4, #0]
 800d76c:	bd38      	pop	{r3, r4, r5, pc}
 800d76e:	bf00      	nop
 800d770:	20004f14 	.word	0x20004f14

0800d774 <_getpid_r>:
 800d774:	f7f6 be04 	b.w	8004380 <_getpid>

0800d778 <expf>:
 800d778:	b508      	push	{r3, lr}
 800d77a:	ed2d 8b02 	vpush	{d8}
 800d77e:	eef0 8a40 	vmov.f32	s17, s0
 800d782:	f000 f931 	bl	800d9e8 <__ieee754_expf>
 800d786:	eeb0 8a40 	vmov.f32	s16, s0
 800d78a:	eeb0 0a68 	vmov.f32	s0, s17
 800d78e:	f000 f87c 	bl	800d88a <finitef>
 800d792:	b160      	cbz	r0, 800d7ae <expf+0x36>
 800d794:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800d7d4 <expf+0x5c>
 800d798:	eef4 8ae7 	vcmpe.f32	s17, s15
 800d79c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7a0:	dd0a      	ble.n	800d7b8 <expf+0x40>
 800d7a2:	f7fe f9a7 	bl	800baf4 <__errno>
 800d7a6:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800d7d8 <expf+0x60>
 800d7aa:	2322      	movs	r3, #34	@ 0x22
 800d7ac:	6003      	str	r3, [r0, #0]
 800d7ae:	eeb0 0a48 	vmov.f32	s0, s16
 800d7b2:	ecbd 8b02 	vpop	{d8}
 800d7b6:	bd08      	pop	{r3, pc}
 800d7b8:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800d7dc <expf+0x64>
 800d7bc:	eef4 8ae7 	vcmpe.f32	s17, s15
 800d7c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7c4:	d5f3      	bpl.n	800d7ae <expf+0x36>
 800d7c6:	f7fe f995 	bl	800baf4 <__errno>
 800d7ca:	2322      	movs	r3, #34	@ 0x22
 800d7cc:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800d7e0 <expf+0x68>
 800d7d0:	6003      	str	r3, [r0, #0]
 800d7d2:	e7ec      	b.n	800d7ae <expf+0x36>
 800d7d4:	42b17217 	.word	0x42b17217
 800d7d8:	7f800000 	.word	0x7f800000
 800d7dc:	c2cff1b5 	.word	0xc2cff1b5
 800d7e0:	00000000 	.word	0x00000000

0800d7e4 <logf>:
 800d7e4:	b508      	push	{r3, lr}
 800d7e6:	ed2d 8b02 	vpush	{d8}
 800d7ea:	eeb0 8a40 	vmov.f32	s16, s0
 800d7ee:	f000 f9c9 	bl	800db84 <__ieee754_logf>
 800d7f2:	eeb4 8a48 	vcmp.f32	s16, s16
 800d7f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7fa:	d60f      	bvs.n	800d81c <logf+0x38>
 800d7fc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d804:	dc0a      	bgt.n	800d81c <logf+0x38>
 800d806:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d80a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d80e:	d108      	bne.n	800d822 <logf+0x3e>
 800d810:	f7fe f970 	bl	800baf4 <__errno>
 800d814:	2322      	movs	r3, #34	@ 0x22
 800d816:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800d838 <logf+0x54>
 800d81a:	6003      	str	r3, [r0, #0]
 800d81c:	ecbd 8b02 	vpop	{d8}
 800d820:	bd08      	pop	{r3, pc}
 800d822:	f7fe f967 	bl	800baf4 <__errno>
 800d826:	ecbd 8b02 	vpop	{d8}
 800d82a:	2321      	movs	r3, #33	@ 0x21
 800d82c:	6003      	str	r3, [r0, #0]
 800d82e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800d832:	4802      	ldr	r0, [pc, #8]	@ (800d83c <logf+0x58>)
 800d834:	f000 b834 	b.w	800d8a0 <nanf>
 800d838:	ff800000 	.word	0xff800000
 800d83c:	0800fb58 	.word	0x0800fb58

0800d840 <sqrtf>:
 800d840:	b508      	push	{r3, lr}
 800d842:	ed2d 8b02 	vpush	{d8}
 800d846:	eeb0 8a40 	vmov.f32	s16, s0
 800d84a:	f000 f885 	bl	800d958 <__ieee754_sqrtf>
 800d84e:	eeb4 8a48 	vcmp.f32	s16, s16
 800d852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d856:	d60c      	bvs.n	800d872 <sqrtf+0x32>
 800d858:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800d878 <sqrtf+0x38>
 800d85c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d864:	d505      	bpl.n	800d872 <sqrtf+0x32>
 800d866:	f7fe f945 	bl	800baf4 <__errno>
 800d86a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d86e:	2321      	movs	r3, #33	@ 0x21
 800d870:	6003      	str	r3, [r0, #0]
 800d872:	ecbd 8b02 	vpop	{d8}
 800d876:	bd08      	pop	{r3, pc}
 800d878:	00000000 	.word	0x00000000

0800d87c <fabsf>:
 800d87c:	ee10 3a10 	vmov	r3, s0
 800d880:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d884:	ee00 3a10 	vmov	s0, r3
 800d888:	4770      	bx	lr

0800d88a <finitef>:
 800d88a:	ee10 3a10 	vmov	r3, s0
 800d88e:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800d892:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800d896:	bfac      	ite	ge
 800d898:	2000      	movge	r0, #0
 800d89a:	2001      	movlt	r0, #1
 800d89c:	4770      	bx	lr
	...

0800d8a0 <nanf>:
 800d8a0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d8a8 <nanf+0x8>
 800d8a4:	4770      	bx	lr
 800d8a6:	bf00      	nop
 800d8a8:	7fc00000 	.word	0x7fc00000

0800d8ac <fmaxf>:
 800d8ac:	b508      	push	{r3, lr}
 800d8ae:	ed2d 8b02 	vpush	{d8}
 800d8b2:	eeb0 8a40 	vmov.f32	s16, s0
 800d8b6:	eef0 8a60 	vmov.f32	s17, s1
 800d8ba:	f000 f831 	bl	800d920 <__fpclassifyf>
 800d8be:	b930      	cbnz	r0, 800d8ce <fmaxf+0x22>
 800d8c0:	eeb0 8a68 	vmov.f32	s16, s17
 800d8c4:	eeb0 0a48 	vmov.f32	s0, s16
 800d8c8:	ecbd 8b02 	vpop	{d8}
 800d8cc:	bd08      	pop	{r3, pc}
 800d8ce:	eeb0 0a68 	vmov.f32	s0, s17
 800d8d2:	f000 f825 	bl	800d920 <__fpclassifyf>
 800d8d6:	2800      	cmp	r0, #0
 800d8d8:	d0f4      	beq.n	800d8c4 <fmaxf+0x18>
 800d8da:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d8de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8e2:	dded      	ble.n	800d8c0 <fmaxf+0x14>
 800d8e4:	e7ee      	b.n	800d8c4 <fmaxf+0x18>

0800d8e6 <fminf>:
 800d8e6:	b508      	push	{r3, lr}
 800d8e8:	ed2d 8b02 	vpush	{d8}
 800d8ec:	eeb0 8a40 	vmov.f32	s16, s0
 800d8f0:	eef0 8a60 	vmov.f32	s17, s1
 800d8f4:	f000 f814 	bl	800d920 <__fpclassifyf>
 800d8f8:	b930      	cbnz	r0, 800d908 <fminf+0x22>
 800d8fa:	eeb0 8a68 	vmov.f32	s16, s17
 800d8fe:	eeb0 0a48 	vmov.f32	s0, s16
 800d902:	ecbd 8b02 	vpop	{d8}
 800d906:	bd08      	pop	{r3, pc}
 800d908:	eeb0 0a68 	vmov.f32	s0, s17
 800d90c:	f000 f808 	bl	800d920 <__fpclassifyf>
 800d910:	2800      	cmp	r0, #0
 800d912:	d0f4      	beq.n	800d8fe <fminf+0x18>
 800d914:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d91c:	d5ed      	bpl.n	800d8fa <fminf+0x14>
 800d91e:	e7ee      	b.n	800d8fe <fminf+0x18>

0800d920 <__fpclassifyf>:
 800d920:	ee10 3a10 	vmov	r3, s0
 800d924:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800d928:	d00d      	beq.n	800d946 <__fpclassifyf+0x26>
 800d92a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800d92e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800d932:	d30a      	bcc.n	800d94a <__fpclassifyf+0x2a>
 800d934:	4b07      	ldr	r3, [pc, #28]	@ (800d954 <__fpclassifyf+0x34>)
 800d936:	1e42      	subs	r2, r0, #1
 800d938:	429a      	cmp	r2, r3
 800d93a:	d908      	bls.n	800d94e <__fpclassifyf+0x2e>
 800d93c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800d940:	4258      	negs	r0, r3
 800d942:	4158      	adcs	r0, r3
 800d944:	4770      	bx	lr
 800d946:	2002      	movs	r0, #2
 800d948:	4770      	bx	lr
 800d94a:	2004      	movs	r0, #4
 800d94c:	4770      	bx	lr
 800d94e:	2003      	movs	r0, #3
 800d950:	4770      	bx	lr
 800d952:	bf00      	nop
 800d954:	007ffffe 	.word	0x007ffffe

0800d958 <__ieee754_sqrtf>:
 800d958:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d95c:	4770      	bx	lr
	...

0800d960 <floorf>:
 800d960:	ee10 3a10 	vmov	r3, s0
 800d964:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d968:	3a7f      	subs	r2, #127	@ 0x7f
 800d96a:	2a16      	cmp	r2, #22
 800d96c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d970:	dc2b      	bgt.n	800d9ca <floorf+0x6a>
 800d972:	2a00      	cmp	r2, #0
 800d974:	da12      	bge.n	800d99c <floorf+0x3c>
 800d976:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800d9dc <floorf+0x7c>
 800d97a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d97e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d986:	dd06      	ble.n	800d996 <floorf+0x36>
 800d988:	2b00      	cmp	r3, #0
 800d98a:	da24      	bge.n	800d9d6 <floorf+0x76>
 800d98c:	2900      	cmp	r1, #0
 800d98e:	4b14      	ldr	r3, [pc, #80]	@ (800d9e0 <floorf+0x80>)
 800d990:	bf08      	it	eq
 800d992:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800d996:	ee00 3a10 	vmov	s0, r3
 800d99a:	4770      	bx	lr
 800d99c:	4911      	ldr	r1, [pc, #68]	@ (800d9e4 <floorf+0x84>)
 800d99e:	4111      	asrs	r1, r2
 800d9a0:	420b      	tst	r3, r1
 800d9a2:	d0fa      	beq.n	800d99a <floorf+0x3a>
 800d9a4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800d9dc <floorf+0x7c>
 800d9a8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d9ac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d9b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9b4:	ddef      	ble.n	800d996 <floorf+0x36>
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	bfbe      	ittt	lt
 800d9ba:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800d9be:	fa40 f202 	asrlt.w	r2, r0, r2
 800d9c2:	189b      	addlt	r3, r3, r2
 800d9c4:	ea23 0301 	bic.w	r3, r3, r1
 800d9c8:	e7e5      	b.n	800d996 <floorf+0x36>
 800d9ca:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800d9ce:	d3e4      	bcc.n	800d99a <floorf+0x3a>
 800d9d0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d9d4:	4770      	bx	lr
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	e7dd      	b.n	800d996 <floorf+0x36>
 800d9da:	bf00      	nop
 800d9dc:	7149f2ca 	.word	0x7149f2ca
 800d9e0:	bf800000 	.word	0xbf800000
 800d9e4:	007fffff 	.word	0x007fffff

0800d9e8 <__ieee754_expf>:
 800d9e8:	ee10 2a10 	vmov	r2, s0
 800d9ec:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800d9f0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800d9f4:	d902      	bls.n	800d9fc <__ieee754_expf+0x14>
 800d9f6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d9fa:	4770      	bx	lr
 800d9fc:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800da00:	d106      	bne.n	800da10 <__ieee754_expf+0x28>
 800da02:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800db3c <__ieee754_expf+0x154>
 800da06:	2900      	cmp	r1, #0
 800da08:	bf18      	it	ne
 800da0a:	eeb0 0a67 	vmovne.f32	s0, s15
 800da0e:	4770      	bx	lr
 800da10:	484b      	ldr	r0, [pc, #300]	@ (800db40 <__ieee754_expf+0x158>)
 800da12:	4282      	cmp	r2, r0
 800da14:	dd02      	ble.n	800da1c <__ieee754_expf+0x34>
 800da16:	2000      	movs	r0, #0
 800da18:	f000 b9c6 	b.w	800dda8 <__math_oflowf>
 800da1c:	2a00      	cmp	r2, #0
 800da1e:	da05      	bge.n	800da2c <__ieee754_expf+0x44>
 800da20:	4a48      	ldr	r2, [pc, #288]	@ (800db44 <__ieee754_expf+0x15c>)
 800da22:	4293      	cmp	r3, r2
 800da24:	d902      	bls.n	800da2c <__ieee754_expf+0x44>
 800da26:	2000      	movs	r0, #0
 800da28:	f000 b9b8 	b.w	800dd9c <__math_uflowf>
 800da2c:	4a46      	ldr	r2, [pc, #280]	@ (800db48 <__ieee754_expf+0x160>)
 800da2e:	4293      	cmp	r3, r2
 800da30:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800da34:	d952      	bls.n	800dadc <__ieee754_expf+0xf4>
 800da36:	4a45      	ldr	r2, [pc, #276]	@ (800db4c <__ieee754_expf+0x164>)
 800da38:	4293      	cmp	r3, r2
 800da3a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800da3e:	d834      	bhi.n	800daaa <__ieee754_expf+0xc2>
 800da40:	4b43      	ldr	r3, [pc, #268]	@ (800db50 <__ieee754_expf+0x168>)
 800da42:	4413      	add	r3, r2
 800da44:	ed93 7a00 	vldr	s14, [r3]
 800da48:	4b42      	ldr	r3, [pc, #264]	@ (800db54 <__ieee754_expf+0x16c>)
 800da4a:	4413      	add	r3, r2
 800da4c:	ee30 7a47 	vsub.f32	s14, s0, s14
 800da50:	f081 0201 	eor.w	r2, r1, #1
 800da54:	edd3 7a00 	vldr	s15, [r3]
 800da58:	1a52      	subs	r2, r2, r1
 800da5a:	ee37 0a67 	vsub.f32	s0, s14, s15
 800da5e:	ee20 6a00 	vmul.f32	s12, s0, s0
 800da62:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800db58 <__ieee754_expf+0x170>
 800da66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800db5c <__ieee754_expf+0x174>
 800da6a:	eee6 6a05 	vfma.f32	s13, s12, s10
 800da6e:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800db60 <__ieee754_expf+0x178>
 800da72:	eea6 5a86 	vfma.f32	s10, s13, s12
 800da76:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800db64 <__ieee754_expf+0x17c>
 800da7a:	eee5 6a06 	vfma.f32	s13, s10, s12
 800da7e:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800db68 <__ieee754_expf+0x180>
 800da82:	eea6 5a86 	vfma.f32	s10, s13, s12
 800da86:	eef0 6a40 	vmov.f32	s13, s0
 800da8a:	eee5 6a46 	vfms.f32	s13, s10, s12
 800da8e:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800da92:	ee20 5a26 	vmul.f32	s10, s0, s13
 800da96:	bb92      	cbnz	r2, 800dafe <__ieee754_expf+0x116>
 800da98:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800da9c:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800daa0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800daa4:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800daa8:	4770      	bx	lr
 800daaa:	4b30      	ldr	r3, [pc, #192]	@ (800db6c <__ieee754_expf+0x184>)
 800daac:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800db70 <__ieee754_expf+0x188>
 800dab0:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800db74 <__ieee754_expf+0x18c>
 800dab4:	4413      	add	r3, r2
 800dab6:	edd3 7a00 	vldr	s15, [r3]
 800daba:	eee0 7a07 	vfma.f32	s15, s0, s14
 800dabe:	eeb0 7a40 	vmov.f32	s14, s0
 800dac2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dac6:	ee17 2a90 	vmov	r2, s15
 800daca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dace:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800dad2:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800db78 <__ieee754_expf+0x190>
 800dad6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800dada:	e7be      	b.n	800da5a <__ieee754_expf+0x72>
 800dadc:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800dae0:	d20b      	bcs.n	800dafa <__ieee754_expf+0x112>
 800dae2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800db7c <__ieee754_expf+0x194>
 800dae6:	ee70 6a26 	vadd.f32	s13, s0, s13
 800daea:	eef4 6ae5 	vcmpe.f32	s13, s11
 800daee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daf2:	dd02      	ble.n	800dafa <__ieee754_expf+0x112>
 800daf4:	ee30 0a25 	vadd.f32	s0, s0, s11
 800daf8:	4770      	bx	lr
 800dafa:	2200      	movs	r2, #0
 800dafc:	e7af      	b.n	800da5e <__ieee754_expf+0x76>
 800dafe:	ee36 6a66 	vsub.f32	s12, s12, s13
 800db02:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800db06:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800db0a:	bfb8      	it	lt
 800db0c:	3264      	addlt	r2, #100	@ 0x64
 800db0e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800db12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db16:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800db1a:	ee17 3a90 	vmov	r3, s15
 800db1e:	bfab      	itete	ge
 800db20:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800db24:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800db28:	ee00 3a10 	vmovge	s0, r3
 800db2c:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800db80 <__ieee754_expf+0x198>
 800db30:	bfbc      	itt	lt
 800db32:	ee00 3a10 	vmovlt	s0, r3
 800db36:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800db3a:	4770      	bx	lr
 800db3c:	00000000 	.word	0x00000000
 800db40:	42b17217 	.word	0x42b17217
 800db44:	42cff1b5 	.word	0x42cff1b5
 800db48:	3eb17218 	.word	0x3eb17218
 800db4c:	3f851591 	.word	0x3f851591
 800db50:	0800fd64 	.word	0x0800fd64
 800db54:	0800fd5c 	.word	0x0800fd5c
 800db58:	3331bb4c 	.word	0x3331bb4c
 800db5c:	b5ddea0e 	.word	0xb5ddea0e
 800db60:	388ab355 	.word	0x388ab355
 800db64:	bb360b61 	.word	0xbb360b61
 800db68:	3e2aaaab 	.word	0x3e2aaaab
 800db6c:	0800fd6c 	.word	0x0800fd6c
 800db70:	3fb8aa3b 	.word	0x3fb8aa3b
 800db74:	3f317180 	.word	0x3f317180
 800db78:	3717f7d1 	.word	0x3717f7d1
 800db7c:	7149f2ca 	.word	0x7149f2ca
 800db80:	0d800000 	.word	0x0d800000

0800db84 <__ieee754_logf>:
 800db84:	ee10 3a10 	vmov	r3, s0
 800db88:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800db8c:	d106      	bne.n	800db9c <__ieee754_logf+0x18>
 800db8e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800dd28 <__ieee754_logf+0x1a4>
 800db92:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800dd2c <__ieee754_logf+0x1a8>
 800db96:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800db9a:	4770      	bx	lr
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	461a      	mov	r2, r3
 800dba0:	da02      	bge.n	800dba8 <__ieee754_logf+0x24>
 800dba2:	ee30 7a40 	vsub.f32	s14, s0, s0
 800dba6:	e7f4      	b.n	800db92 <__ieee754_logf+0xe>
 800dba8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800dbac:	db02      	blt.n	800dbb4 <__ieee754_logf+0x30>
 800dbae:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dbb2:	4770      	bx	lr
 800dbb4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dbb8:	bfb8      	it	lt
 800dbba:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800dd30 <__ieee754_logf+0x1ac>
 800dbbe:	485d      	ldr	r0, [pc, #372]	@ (800dd34 <__ieee754_logf+0x1b0>)
 800dbc0:	bfbe      	ittt	lt
 800dbc2:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800dbc6:	f06f 0118 	mvnlt.w	r1, #24
 800dbca:	ee17 2a90 	vmovlt	r2, s15
 800dbce:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800dbd2:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800dbd6:	4410      	add	r0, r2
 800dbd8:	bfa8      	it	ge
 800dbda:	2100      	movge	r1, #0
 800dbdc:	3b7f      	subs	r3, #127	@ 0x7f
 800dbde:	440b      	add	r3, r1
 800dbe0:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800dbe4:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800dbe8:	4311      	orrs	r1, r2
 800dbea:	ee00 1a10 	vmov	s0, r1
 800dbee:	4952      	ldr	r1, [pc, #328]	@ (800dd38 <__ieee754_logf+0x1b4>)
 800dbf0:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800dbf4:	f102 000f 	add.w	r0, r2, #15
 800dbf8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800dbfc:	4001      	ands	r1, r0
 800dbfe:	ee30 0a67 	vsub.f32	s0, s0, s15
 800dc02:	bb89      	cbnz	r1, 800dc68 <__ieee754_logf+0xe4>
 800dc04:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800dc08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc0c:	d10f      	bne.n	800dc2e <__ieee754_logf+0xaa>
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	f000 8087 	beq.w	800dd22 <__ieee754_logf+0x19e>
 800dc14:	ee07 3a90 	vmov	s15, r3
 800dc18:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800dd3c <__ieee754_logf+0x1b8>
 800dc1c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800dd40 <__ieee754_logf+0x1bc>
 800dc20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc24:	ee27 0a80 	vmul.f32	s0, s15, s0
 800dc28:	eea7 0a87 	vfma.f32	s0, s15, s14
 800dc2c:	4770      	bx	lr
 800dc2e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800dd44 <__ieee754_logf+0x1c0>
 800dc32:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800dc36:	eee0 7a66 	vfms.f32	s15, s0, s13
 800dc3a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800dc3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dc42:	b913      	cbnz	r3, 800dc4a <__ieee754_logf+0xc6>
 800dc44:	ee30 0a47 	vsub.f32	s0, s0, s14
 800dc48:	4770      	bx	lr
 800dc4a:	ee07 3a90 	vmov	s15, r3
 800dc4e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800dd3c <__ieee754_logf+0x1b8>
 800dc52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc56:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800dc5a:	ee37 0a40 	vsub.f32	s0, s14, s0
 800dc5e:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800dd40 <__ieee754_logf+0x1bc>
 800dc62:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800dc66:	4770      	bx	lr
 800dc68:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800dc6c:	ee70 7a27 	vadd.f32	s15, s0, s15
 800dc70:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800dd48 <__ieee754_logf+0x1c4>
 800dc74:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800dd4c <__ieee754_logf+0x1c8>
 800dc78:	4935      	ldr	r1, [pc, #212]	@ (800dd50 <__ieee754_logf+0x1cc>)
 800dc7a:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800dc7e:	4411      	add	r1, r2
 800dc80:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800dc84:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800dc88:	430a      	orrs	r2, r1
 800dc8a:	2a00      	cmp	r2, #0
 800dc8c:	ee07 3a90 	vmov	s15, r3
 800dc90:	ee26 5a06 	vmul.f32	s10, s12, s12
 800dc94:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800dc98:	ee25 7a05 	vmul.f32	s14, s10, s10
 800dc9c:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800dd54 <__ieee754_logf+0x1d0>
 800dca0:	eee7 7a25 	vfma.f32	s15, s14, s11
 800dca4:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800dd58 <__ieee754_logf+0x1d4>
 800dca8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800dcac:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800dd5c <__ieee754_logf+0x1d8>
 800dcb0:	eee7 7a24 	vfma.f32	s15, s14, s9
 800dcb4:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800dd60 <__ieee754_logf+0x1dc>
 800dcb8:	eee7 4a87 	vfma.f32	s9, s15, s14
 800dcbc:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800dd64 <__ieee754_logf+0x1e0>
 800dcc0:	eee4 7a87 	vfma.f32	s15, s9, s14
 800dcc4:	ee67 7a85 	vmul.f32	s15, s15, s10
 800dcc8:	eee5 7a87 	vfma.f32	s15, s11, s14
 800dccc:	dd1a      	ble.n	800dd04 <__ieee754_logf+0x180>
 800dcce:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800dcd2:	ee20 7a07 	vmul.f32	s14, s0, s14
 800dcd6:	ee27 7a00 	vmul.f32	s14, s14, s0
 800dcda:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dcde:	ee67 7a86 	vmul.f32	s15, s15, s12
 800dce2:	b913      	cbnz	r3, 800dcea <__ieee754_logf+0x166>
 800dce4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dce8:	e7ac      	b.n	800dc44 <__ieee754_logf+0xc0>
 800dcea:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800dd3c <__ieee754_logf+0x1b8>
 800dcee:	eee6 7a86 	vfma.f32	s15, s13, s12
 800dcf2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dcf6:	ee37 0a40 	vsub.f32	s0, s14, s0
 800dcfa:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800dd40 <__ieee754_logf+0x1bc>
 800dcfe:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800dd02:	4770      	bx	lr
 800dd04:	ee70 7a67 	vsub.f32	s15, s0, s15
 800dd08:	ee67 7a86 	vmul.f32	s15, s15, s12
 800dd0c:	b913      	cbnz	r3, 800dd14 <__ieee754_logf+0x190>
 800dd0e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800dd12:	4770      	bx	lr
 800dd14:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800dd3c <__ieee754_logf+0x1b8>
 800dd18:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800dd1c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800dd20:	e7eb      	b.n	800dcfa <__ieee754_logf+0x176>
 800dd22:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800dd2c <__ieee754_logf+0x1a8>
 800dd26:	4770      	bx	lr
 800dd28:	cc000000 	.word	0xcc000000
 800dd2c:	00000000 	.word	0x00000000
 800dd30:	4c000000 	.word	0x4c000000
 800dd34:	004afb20 	.word	0x004afb20
 800dd38:	007ffff0 	.word	0x007ffff0
 800dd3c:	3717f7d1 	.word	0x3717f7d1
 800dd40:	3f317180 	.word	0x3f317180
 800dd44:	3eaaaaab 	.word	0x3eaaaaab
 800dd48:	3e1cd04f 	.word	0x3e1cd04f
 800dd4c:	3e178897 	.word	0x3e178897
 800dd50:	ffcf5c30 	.word	0xffcf5c30
 800dd54:	3e638e29 	.word	0x3e638e29
 800dd58:	3ecccccd 	.word	0x3ecccccd
 800dd5c:	3e3a3325 	.word	0x3e3a3325
 800dd60:	3e924925 	.word	0x3e924925
 800dd64:	3f2aaaab 	.word	0x3f2aaaab

0800dd68 <with_errnof>:
 800dd68:	b510      	push	{r4, lr}
 800dd6a:	ed2d 8b02 	vpush	{d8}
 800dd6e:	eeb0 8a40 	vmov.f32	s16, s0
 800dd72:	4604      	mov	r4, r0
 800dd74:	f7fd febe 	bl	800baf4 <__errno>
 800dd78:	eeb0 0a48 	vmov.f32	s0, s16
 800dd7c:	ecbd 8b02 	vpop	{d8}
 800dd80:	6004      	str	r4, [r0, #0]
 800dd82:	bd10      	pop	{r4, pc}

0800dd84 <xflowf>:
 800dd84:	b130      	cbz	r0, 800dd94 <xflowf+0x10>
 800dd86:	eef1 7a40 	vneg.f32	s15, s0
 800dd8a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800dd8e:	2022      	movs	r0, #34	@ 0x22
 800dd90:	f7ff bfea 	b.w	800dd68 <with_errnof>
 800dd94:	eef0 7a40 	vmov.f32	s15, s0
 800dd98:	e7f7      	b.n	800dd8a <xflowf+0x6>
	...

0800dd9c <__math_uflowf>:
 800dd9c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800dda4 <__math_uflowf+0x8>
 800dda0:	f7ff bff0 	b.w	800dd84 <xflowf>
 800dda4:	10000000 	.word	0x10000000

0800dda8 <__math_oflowf>:
 800dda8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ddb0 <__math_oflowf+0x8>
 800ddac:	f7ff bfea 	b.w	800dd84 <xflowf>
 800ddb0:	70000000 	.word	0x70000000

0800ddb4 <_init>:
 800ddb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddb6:	bf00      	nop
 800ddb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddba:	bc08      	pop	{r3}
 800ddbc:	469e      	mov	lr, r3
 800ddbe:	4770      	bx	lr

0800ddc0 <_fini>:
 800ddc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddc2:	bf00      	nop
 800ddc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddc6:	bc08      	pop	{r3}
 800ddc8:	469e      	mov	lr, r3
 800ddca:	4770      	bx	lr
