Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 11:53:43 2019
| Host         : DESKTOP-5DFT9M2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file track_init_control_timing_summary_routed.rpt -pb track_init_control_timing_summary_routed.pb -rpx track_init_control_timing_summary_routed.rpx -warn_on_violation
| Design       : track_init_control
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: my_camera/frame_done_out_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: xvga1/vsync_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 898 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.476      -13.206                      4                12749        0.053        0.000                      0                12749        3.000        0.000                       0                 11569  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -3.476      -13.206                      4                12749        0.053        0.000                      0                12749        6.922        0.000                       0                 11565  
  clkfbout_clk_wiz_0                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -3.476ns,  Total Violation      -13.206ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.476ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.755ns  (logic 8.822ns (47.038%)  route 9.933ns (52.962%))
  Logic Levels:           38  (CARRY4=15 LUT2=4 LUT3=2 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.786ns = ( 14.599 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.358     8.453    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.550 r  my_control/threshold_speed/pixel_out3_carry_i_30/O
                         net (fo=2, routed)           0.427     8.977    my_control/threshold_speed/speed[2]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.272 r  my_control/threshold_speed/pixel_out3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.272    my_control/threshold_speed/pixel_out3_carry_i_25_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.502 f  my_control/threshold_speed/jc_OBUF[3]_inst_i_3/O[1]
                         net (fo=4, routed)           0.434     9.935    initializer/pwm_out_carry_i_11__0_2[1]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.225    10.160 r  initializer/pixel_out3_carry_i_27__0/O
                         net (fo=7, routed)           0.490    10.650    initializer/pixel_out3_carry_i_27__0_n_0
    SLICE_X63Y106        LUT5 (Prop_lut5_I2_O)        0.097    10.747 r  initializer/pixel_out3_carry_i_26__0/O
                         net (fo=21, routed)          0.380    11.127    initializer/jc_OBUF[3]_inst_i_2[0]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.097    11.224 r  initializer/pwm_out_carry_i_19__0/O
                         net (fo=1, routed)           0.000    11.224    initializer/pwm_out_carry_i_19__0_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.636 r  initializer/pwm_out_carry_i_10__0/CO[3]
                         net (fo=38, routed)          0.850    12.487    initializer/pwm_out_carry_i_20__0_0[0]
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.097    12.584 r  initializer/pixel_out3_carry_i_20__0/O
                         net (fo=2, routed)           0.455    13.038    initializer/pixel_out3_carry_i_20__0_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I2_O)        0.097    13.135 r  initializer/pixel_out3_carry_i_12__0/O
                         net (fo=26, routed)          0.667    13.803    my_control/threshold_speed/speed2[3]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.097    13.900 r  my_control/threshold_speed/speed_bar_gen/m2/_carry_i_12/O
                         net (fo=1, routed)           0.000    13.900    my_control/threshold_speed/speed_bar_gen/m2/_carry_i_12_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.312 r  my_control/threshold_speed/_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.312    my_control/threshold_speed/_carry_i_5__1_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.471 r  my_control/threshold_speed/_carry__0_i_5__1/O[0]
                         net (fo=1, routed)           0.308    14.779    xvga1/_carry__0_0[0]
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.224    15.003 r  xvga1/_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    15.003    initializer/speed_bar_gen/m2/_carry__1_0[0]
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.382 r  initializer/speed_bar_gen/m2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.382    initializer/speed_bar_gen/m2/_carry__0_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    15.501 f  initializer/speed_bar_gen/m2/_carry__1/CO[1]
                         net (fo=1, routed)           0.309    15.810    xvga1/pixel_out[11]_i_61_1[0]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.251    16.061 f  xvga1/pixel_out[11]_i_79/O
                         net (fo=1, routed)           0.093    16.154    xvga1/pixel_out[11]_i_79_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.097    16.251 r  xvga1/pixel_out[11]_i_61/O
                         net (fo=9, routed)           0.221    16.472    xvga1/speed_bar[0]
    SLICE_X59Y110        LUT3 (Prop_lut3_I0_O)        0.097    16.569 r  xvga1/pixel_out[11]_i_71/O
                         net (fo=2, routed)           0.183    16.752    xvga1/pixel_out[11]_i_71_n_0
    SLICE_X59Y110        LUT5 (Prop_lut5_I4_O)        0.097    16.849 r  xvga1/pixel_out[11]_i_34/O
                         net (fo=1, routed)           0.335    17.184    xvga1/pixel_out[11]_i_34_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.441    17.625 r  xvga1/pixel_out_reg[11]_i_20/O[3]
                         net (fo=1, routed)           0.207    17.832    xvga1/initializer/pixel_out11_out[11]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.234    18.066 r  xvga1/pixel_out[11]_i_6/O
                         net (fo=1, routed)           0.199    18.265    xvga1/pixel_out[11]_i_6_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I4_O)        0.097    18.362 r  xvga1/pixel_out[11]_i_2/O
                         net (fo=1, routed)           0.000    18.362    initializer/pixel_out_reg[11]_1[11]
    SLICE_X56Y110        FDRE                                         r  initializer/pixel_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.118    14.599    initializer/clk_out1
    SLICE_X56Y110        FDRE                                         r  initializer/pixel_out_reg[11]/C
                         clock pessimism              0.346    14.945    
                         clock uncertainty           -0.130    14.814    
    SLICE_X56Y110        FDRE (Setup_fdre_C_D)        0.072    14.886    initializer/pixel_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                 -3.476    

Slack (VIOLATED) :        -3.325ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.605ns  (logic 8.772ns (47.149%)  route 9.833ns (52.851%))
  Logic Levels:           38  (CARRY4=15 LUT2=4 LUT3=2 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 14.600 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.358     8.453    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.550 r  my_control/threshold_speed/pixel_out3_carry_i_30/O
                         net (fo=2, routed)           0.427     8.977    my_control/threshold_speed/speed[2]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.272 r  my_control/threshold_speed/pixel_out3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.272    my_control/threshold_speed/pixel_out3_carry_i_25_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.502 f  my_control/threshold_speed/jc_OBUF[3]_inst_i_3/O[1]
                         net (fo=4, routed)           0.434     9.935    initializer/pwm_out_carry_i_11__0_2[1]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.225    10.160 r  initializer/pixel_out3_carry_i_27__0/O
                         net (fo=7, routed)           0.490    10.650    initializer/pixel_out3_carry_i_27__0_n_0
    SLICE_X63Y106        LUT5 (Prop_lut5_I2_O)        0.097    10.747 r  initializer/pixel_out3_carry_i_26__0/O
                         net (fo=21, routed)          0.380    11.127    initializer/jc_OBUF[3]_inst_i_2[0]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.097    11.224 r  initializer/pwm_out_carry_i_19__0/O
                         net (fo=1, routed)           0.000    11.224    initializer/pwm_out_carry_i_19__0_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.636 r  initializer/pwm_out_carry_i_10__0/CO[3]
                         net (fo=38, routed)          0.850    12.487    initializer/pwm_out_carry_i_20__0_0[0]
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.097    12.584 r  initializer/pixel_out3_carry_i_20__0/O
                         net (fo=2, routed)           0.455    13.038    initializer/pixel_out3_carry_i_20__0_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I2_O)        0.097    13.135 r  initializer/pixel_out3_carry_i_12__0/O
                         net (fo=26, routed)          0.667    13.803    my_control/threshold_speed/speed2[3]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.097    13.900 r  my_control/threshold_speed/speed_bar_gen/m2/_carry_i_12/O
                         net (fo=1, routed)           0.000    13.900    my_control/threshold_speed/speed_bar_gen/m2/_carry_i_12_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.312 r  my_control/threshold_speed/_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.312    my_control/threshold_speed/_carry_i_5__1_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.471 r  my_control/threshold_speed/_carry__0_i_5__1/O[0]
                         net (fo=1, routed)           0.308    14.779    xvga1/_carry__0_0[0]
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.224    15.003 r  xvga1/_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    15.003    initializer/speed_bar_gen/m2/_carry__1_0[0]
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.382 r  initializer/speed_bar_gen/m2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.382    initializer/speed_bar_gen/m2/_carry__0_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    15.501 f  initializer/speed_bar_gen/m2/_carry__1/CO[1]
                         net (fo=1, routed)           0.309    15.810    xvga1/pixel_out[11]_i_61_1[0]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.251    16.061 f  xvga1/pixel_out[11]_i_79/O
                         net (fo=1, routed)           0.093    16.154    xvga1/pixel_out[11]_i_79_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.097    16.251 r  xvga1/pixel_out[11]_i_61/O
                         net (fo=9, routed)           0.221    16.472    xvga1/speed_bar[0]
    SLICE_X59Y110        LUT3 (Prop_lut3_I0_O)        0.097    16.569 r  xvga1/pixel_out[11]_i_71/O
                         net (fo=2, routed)           0.183    16.752    xvga1/pixel_out[11]_i_71_n_0
    SLICE_X59Y110        LUT5 (Prop_lut5_I4_O)        0.097    16.849 r  xvga1/pixel_out[11]_i_34/O
                         net (fo=1, routed)           0.335    17.184    xvga1/pixel_out[11]_i_34_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395    17.579 r  xvga1/pixel_out_reg[11]_i_20/O[2]
                         net (fo=1, routed)           0.204    17.783    xvga1/initializer/pixel_out11_out[10]
    SLICE_X56Y109        LUT6 (Prop_lut6_I3_O)        0.230    18.013 r  xvga1/pixel_out[10]_i_2/O
                         net (fo=1, routed)           0.101    18.115    xvga1/pixel_out[10]_i_2_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.097    18.212 r  xvga1/pixel_out[10]_i_1/O
                         net (fo=1, routed)           0.000    18.212    initializer/pixel_out_reg[11]_1[10]
    SLICE_X56Y109        FDRE                                         r  initializer/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.119    14.600    initializer/clk_out1
    SLICE_X56Y109        FDRE                                         r  initializer/pixel_out_reg[10]/C
                         clock pessimism              0.346    14.946    
                         clock uncertainty           -0.130    14.815    
    SLICE_X56Y109        FDRE (Setup_fdre_C_D)        0.072    14.887    initializer/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -18.212    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (VIOLATED) :        -3.279ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.536ns  (logic 8.675ns (46.800%)  route 9.861ns (53.200%))
  Logic Levels:           38  (CARRY4=15 LUT2=4 LUT3=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 14.601 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.358     8.453    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.550 r  my_control/threshold_speed/pixel_out3_carry_i_30/O
                         net (fo=2, routed)           0.427     8.977    my_control/threshold_speed/speed[2]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.272 r  my_control/threshold_speed/pixel_out3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.272    my_control/threshold_speed/pixel_out3_carry_i_25_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.502 f  my_control/threshold_speed/jc_OBUF[3]_inst_i_3/O[1]
                         net (fo=4, routed)           0.434     9.935    initializer/pwm_out_carry_i_11__0_2[1]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.225    10.160 r  initializer/pixel_out3_carry_i_27__0/O
                         net (fo=7, routed)           0.490    10.650    initializer/pixel_out3_carry_i_27__0_n_0
    SLICE_X63Y106        LUT5 (Prop_lut5_I2_O)        0.097    10.747 r  initializer/pixel_out3_carry_i_26__0/O
                         net (fo=21, routed)          0.380    11.127    initializer/jc_OBUF[3]_inst_i_2[0]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.097    11.224 r  initializer/pwm_out_carry_i_19__0/O
                         net (fo=1, routed)           0.000    11.224    initializer/pwm_out_carry_i_19__0_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.636 r  initializer/pwm_out_carry_i_10__0/CO[3]
                         net (fo=38, routed)          0.850    12.487    initializer/pwm_out_carry_i_20__0_0[0]
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.097    12.584 r  initializer/pixel_out3_carry_i_20__0/O
                         net (fo=2, routed)           0.455    13.038    initializer/pixel_out3_carry_i_20__0_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I2_O)        0.097    13.135 r  initializer/pixel_out3_carry_i_12__0/O
                         net (fo=26, routed)          0.667    13.803    my_control/threshold_speed/speed2[3]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.097    13.900 r  my_control/threshold_speed/speed_bar_gen/m2/_carry_i_12/O
                         net (fo=1, routed)           0.000    13.900    my_control/threshold_speed/speed_bar_gen/m2/_carry_i_12_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.312 r  my_control/threshold_speed/_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.312    my_control/threshold_speed/_carry_i_5__1_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.471 r  my_control/threshold_speed/_carry__0_i_5__1/O[0]
                         net (fo=1, routed)           0.308    14.779    xvga1/_carry__0_0[0]
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.224    15.003 r  xvga1/_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    15.003    initializer/speed_bar_gen/m2/_carry__1_0[0]
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.382 r  initializer/speed_bar_gen/m2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.382    initializer/speed_bar_gen/m2/_carry__0_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    15.501 f  initializer/speed_bar_gen/m2/_carry__1/CO[1]
                         net (fo=1, routed)           0.309    15.810    xvga1/pixel_out[11]_i_61_1[0]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.251    16.061 f  xvga1/pixel_out[11]_i_79/O
                         net (fo=1, routed)           0.093    16.154    xvga1/pixel_out[11]_i_79_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.097    16.251 r  xvga1/pixel_out[11]_i_61/O
                         net (fo=9, routed)           0.221    16.472    xvga1/speed_bar[0]
    SLICE_X59Y110        LUT3 (Prop_lut3_I0_O)        0.097    16.569 r  xvga1/pixel_out[11]_i_71/O
                         net (fo=2, routed)           0.317    16.886    xvga1/pixel_out[11]_i_71_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I4_O)        0.097    16.983 r  xvga1/pixel_out[11]_i_39/O
                         net (fo=1, routed)           0.000    16.983    xvga1/pixel_out[11]_i_39_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    17.286 r  xvga1/pixel_out_reg[11]_i_20/O[1]
                         net (fo=1, routed)           0.337    17.623    xvga1/initializer/pixel_out11_out[9]
    SLICE_X59Y110        LUT6 (Prop_lut6_I3_O)        0.225    17.848 r  xvga1/pixel_out[9]_i_2/O
                         net (fo=1, routed)           0.198    18.046    xvga1/pixel_out[9]_i_2_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.097    18.143 r  xvga1/pixel_out[9]_i_1/O
                         net (fo=1, routed)           0.000    18.143    initializer/pixel_out_reg[11]_1[9]
    SLICE_X59Y109        FDRE                                         r  initializer/pixel_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.120    14.601    initializer/clk_out1
    SLICE_X59Y109        FDRE                                         r  initializer/pixel_out_reg[9]/C
                         clock pessimism              0.364    14.965    
                         clock uncertainty           -0.130    14.834    
    SLICE_X59Y109        FDRE (Setup_fdre_C_D)        0.030    14.864    initializer/pixel_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 -3.279    

Slack (VIOLATED) :        -3.127ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            initializer/pixel_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.404ns  (logic 8.558ns (46.501%)  route 9.846ns (53.499%))
  Logic Levels:           38  (CARRY4=15 LUT2=4 LUT3=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 14.600 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.358     8.453    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.550 r  my_control/threshold_speed/pixel_out3_carry_i_30/O
                         net (fo=2, routed)           0.427     8.977    my_control/threshold_speed/speed[2]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.272 r  my_control/threshold_speed/pixel_out3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.272    my_control/threshold_speed/pixel_out3_carry_i_25_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.502 f  my_control/threshold_speed/jc_OBUF[3]_inst_i_3/O[1]
                         net (fo=4, routed)           0.434     9.935    initializer/pwm_out_carry_i_11__0_2[1]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.225    10.160 r  initializer/pixel_out3_carry_i_27__0/O
                         net (fo=7, routed)           0.490    10.650    initializer/pixel_out3_carry_i_27__0_n_0
    SLICE_X63Y106        LUT5 (Prop_lut5_I2_O)        0.097    10.747 r  initializer/pixel_out3_carry_i_26__0/O
                         net (fo=21, routed)          0.380    11.127    initializer/jc_OBUF[3]_inst_i_2[0]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.097    11.224 r  initializer/pwm_out_carry_i_19__0/O
                         net (fo=1, routed)           0.000    11.224    initializer/pwm_out_carry_i_19__0_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.636 r  initializer/pwm_out_carry_i_10__0/CO[3]
                         net (fo=38, routed)          0.850    12.487    initializer/pwm_out_carry_i_20__0_0[0]
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.097    12.584 r  initializer/pixel_out3_carry_i_20__0/O
                         net (fo=2, routed)           0.455    13.038    initializer/pixel_out3_carry_i_20__0_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I2_O)        0.097    13.135 r  initializer/pixel_out3_carry_i_12__0/O
                         net (fo=26, routed)          0.667    13.803    my_control/threshold_speed/speed2[3]
    SLICE_X59Y104        LUT6 (Prop_lut6_I5_O)        0.097    13.900 r  my_control/threshold_speed/speed_bar_gen/m2/_carry_i_12/O
                         net (fo=1, routed)           0.000    13.900    my_control/threshold_speed/speed_bar_gen/m2/_carry_i_12_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.312 r  my_control/threshold_speed/_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.312    my_control/threshold_speed/_carry_i_5__1_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    14.471 r  my_control/threshold_speed/_carry__0_i_5__1/O[0]
                         net (fo=1, routed)           0.308    14.779    xvga1/_carry__0_0[0]
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.224    15.003 r  xvga1/_carry__0_i_4__1/O
                         net (fo=1, routed)           0.000    15.003    initializer/speed_bar_gen/m2/_carry__1_0[0]
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.382 r  initializer/speed_bar_gen/m2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.382    initializer/speed_bar_gen/m2/_carry__0_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    15.501 f  initializer/speed_bar_gen/m2/_carry__1/CO[1]
                         net (fo=1, routed)           0.309    15.810    xvga1/pixel_out[11]_i_61_1[0]
    SLICE_X59Y109        LUT6 (Prop_lut6_I3_O)        0.251    16.061 f  xvga1/pixel_out[11]_i_79/O
                         net (fo=1, routed)           0.093    16.154    xvga1/pixel_out[11]_i_79_n_0
    SLICE_X59Y109        LUT6 (Prop_lut6_I4_O)        0.097    16.251 r  xvga1/pixel_out[11]_i_61/O
                         net (fo=9, routed)           0.221    16.472    xvga1/speed_bar[0]
    SLICE_X59Y110        LUT3 (Prop_lut3_I0_O)        0.097    16.569 r  xvga1/pixel_out[11]_i_71/O
                         net (fo=2, routed)           0.317    16.886    xvga1/pixel_out[11]_i_71_n_0
    SLICE_X57Y110        LUT6 (Prop_lut6_I4_O)        0.097    16.983 r  xvga1/pixel_out[11]_i_39/O
                         net (fo=1, routed)           0.000    16.983    xvga1/pixel_out[11]_i_39_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    17.170 r  xvga1/pixel_out_reg[11]_i_20/O[0]
                         net (fo=1, routed)           0.230    17.401    xvga1/initializer/pixel_out11_out[8]
    SLICE_X56Y110        LUT6 (Prop_lut6_I3_O)        0.224    17.625 r  xvga1/pixel_out[8]_i_2/O
                         net (fo=1, routed)           0.289    17.914    xvga1/pixel_out[8]_i_2_n_0
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.097    18.011 r  xvga1/pixel_out[8]_i_1/O
                         net (fo=1, routed)           0.000    18.011    initializer/pixel_out_reg[11]_1[8]
    SLICE_X56Y109        FDRE                                         r  initializer/pixel_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.119    14.600    initializer/clk_out1
    SLICE_X56Y109        FDRE                                         r  initializer/pixel_out_reg[8]/C
                         clock pessimism              0.346    14.946    
                         clock uncertainty           -0.130    14.815    
    SLICE_X56Y109        FDRE (Setup_fdre_C_D)        0.069    14.884    initializer/pixel_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -18.011    
  -------------------------------------------------------------------
                         slack                                 -3.127    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.112ns  (logic 6.215ns (44.041%)  route 7.897ns (55.959%))
  Logic Levels:           26  (CARRY4=10 LUT2=3 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 14.598 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.358     8.453    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.550 r  my_control/threshold_speed/pixel_out3_carry_i_30/O
                         net (fo=2, routed)           0.427     8.977    my_control/threshold_speed/speed[2]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.272 r  my_control/threshold_speed/pixel_out3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.272    my_control/threshold_speed/pixel_out3_carry_i_25_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.502 f  my_control/threshold_speed/jc_OBUF[3]_inst_i_3/O[1]
                         net (fo=4, routed)           0.434     9.935    initializer/pwm_out_carry_i_11__0_2[1]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.225    10.160 r  initializer/pixel_out3_carry_i_27__0/O
                         net (fo=7, routed)           0.490    10.650    initializer/pixel_out3_carry_i_27__0_n_0
    SLICE_X63Y106        LUT5 (Prop_lut5_I2_O)        0.097    10.747 r  initializer/pixel_out3_carry_i_26__0/O
                         net (fo=21, routed)          0.380    11.127    initializer/jc_OBUF[3]_inst_i_2[0]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.097    11.224 r  initializer/pwm_out_carry_i_19__0/O
                         net (fo=1, routed)           0.000    11.224    initializer/pwm_out_carry_i_19__0_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.636 r  initializer/pwm_out_carry_i_10__0/CO[3]
                         net (fo=38, routed)          0.850    12.487    initializer/pwm_out_carry_i_20__0_0[0]
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.097    12.584 r  initializer/pixel_out3_carry_i_20__0/O
                         net (fo=2, routed)           0.214    12.797    initializer/pixel_out3_carry_i_20__0_n_0
    SLICE_X62Y105        LUT6 (Prop_lut6_I2_O)        0.097    12.894 r  initializer/pixel_out3_carry_i_9__0/O
                         net (fo=6, routed)           0.727    13.622    my_tracker/data_reg[7]
    SLICE_X53Y106        LUT5 (Prop_lut5_I0_O)        0.097    13.719 r  my_tracker/data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.719    my_tracker_n_200
    SLICE_X53Y106        FDRE                                         r  data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.117    14.598    clk_65mhz
    SLICE_X53Y106        FDRE                                         r  data_reg[7]/C
                         clock pessimism              0.346    14.944    
                         clock uncertainty           -0.130    14.813    
    SLICE_X53Y106        FDRE (Setup_fdre_C_D)        0.032    14.845    data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.130ns  (logic 6.202ns (43.892%)  route 7.928ns (56.108%))
  Logic Levels:           25  (CARRY4=9 LUT2=3 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 14.597 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.360     8.455    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.552 r  my_control/threshold_speed/pixel_out3_carry_i_31/O
                         net (fo=2, routed)           0.225     8.777    my_control/threshold_speed/speed[1]
    SLICE_X66Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.406     9.183 f  my_control/threshold_speed/pixel_out3_carry_i_25__0/O[2]
                         net (fo=8, routed)           0.644     9.826    initializer/pwm_out_carry_i_11_1[2]
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.217    10.043 r  initializer/pixel_out3_carry_i_27/O
                         net (fo=7, routed)           0.420    10.463    initializer/pixel_out3_carry_i_27_n_0
    SLICE_X67Y107        LUT5 (Prop_lut5_I2_O)        0.097    10.560 r  initializer/pixel_out3_carry_i_26/O
                         net (fo=21, routed)          0.211    10.772    initializer/jc_OBUF[1]_inst_i_2[0]
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.097    10.869 r  initializer/pwm_out_carry_i_21/O
                         net (fo=1, routed)           0.221    11.090    initializer/my_motor/speed_1_offset[3]
    SLICE_X66Y108        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.406    11.496 r  initializer/pwm_out_carry_i_11/O[2]
                         net (fo=10, routed)          0.666    12.161    initializer/speed_10[2]
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.217    12.378 r  initializer/pixel_out3_carry_i_20/O
                         net (fo=2, routed)           0.288    12.666    initializer/pixel_out3_carry_i_20_n_0
    SLICE_X69Y109        LUT6 (Prop_lut6_I2_O)        0.097    12.763 r  initializer/pixel_out3_carry_i_9/O
                         net (fo=6, routed)           0.877    13.640    my_tracker/data_reg[23]
    SLICE_X54Y108        LUT4 (Prop_lut4_I0_O)        0.097    13.737 r  my_tracker/data[23]_i_1/O
                         net (fo=1, routed)           0.000    13.737    my_tracker_n_187
    SLICE_X54Y108        FDRE                                         r  data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.116    14.597    clk_65mhz
    SLICE_X54Y108        FDRE                                         r  data_reg[23]/C
                         clock pessimism              0.346    14.943    
                         clock uncertainty           -0.130    14.812    
    SLICE_X54Y108        FDRE (Setup_fdre_C_D)        0.072    14.884    data_reg[23]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.015ns  (logic 6.105ns (43.562%)  route 7.910ns (56.438%))
  Logic Levels:           26  (CARRY4=10 LUT2=3 LUT3=1 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 14.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.358     8.453    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.550 r  my_control/threshold_speed/pixel_out3_carry_i_30/O
                         net (fo=2, routed)           0.427     8.977    my_control/threshold_speed/speed[2]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.272 r  my_control/threshold_speed/pixel_out3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.272    my_control/threshold_speed/pixel_out3_carry_i_25_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.502 f  my_control/threshold_speed/jc_OBUF[3]_inst_i_3/O[1]
                         net (fo=4, routed)           0.434     9.935    initializer/pwm_out_carry_i_11__0_2[1]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.225    10.160 r  initializer/pixel_out3_carry_i_27__0/O
                         net (fo=7, routed)           0.490    10.650    initializer/pixel_out3_carry_i_27__0_n_0
    SLICE_X63Y106        LUT5 (Prop_lut5_I2_O)        0.097    10.747 r  initializer/pixel_out3_carry_i_26__0/O
                         net (fo=21, routed)          0.491    11.238    initializer/jc_OBUF[3]_inst_i_2[0]
    SLICE_X62Y106        LUT5 (Prop_lut5_I0_O)        0.097    11.335 r  initializer/pwm_out_carry_i_26__0/O
                         net (fo=1, routed)           0.000    11.335    initializer/pwm_out_carry_i_26__0_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190    11.525 r  initializer/pwm_out_carry_i_11__0/O[0]
                         net (fo=15, routed)          0.643    12.168    initializer/speed_20[0]
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.209    12.377 r  initializer/pixel_out3_carry_i_22__0/O
                         net (fo=3, routed)           0.387    12.764    initializer_n_175
    SLICE_X63Y105        LUT5 (Prop_lut5_I4_O)        0.097    12.861 r  pixel_out3_carry_i_15__0/O
                         net (fo=7, routed)           0.664    13.525    my_tracker/speed2[0]
    SLICE_X51Y105        LUT5 (Prop_lut5_I1_O)        0.097    13.622 r  my_tracker/data[4]_i_1/O
                         net (fo=1, routed)           0.000    13.622    my_tracker_n_203
    SLICE_X51Y105        FDRE                                         r  data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.122    14.603    clk_65mhz
    SLICE_X51Y105        FDRE                                         r  data_reg[4]/C
                         clock pessimism              0.292    14.895    
                         clock uncertainty           -0.130    14.765    
    SLICE_X51Y105        FDRE (Setup_fdre_C_D)        0.032    14.797    data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.090ns  (logic 6.215ns (44.109%)  route 7.875ns (55.891%))
  Logic Levels:           26  (CARRY4=10 LUT2=3 LUT3=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.358     8.453    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.550 r  my_control/threshold_speed/pixel_out3_carry_i_30/O
                         net (fo=2, routed)           0.427     8.977    my_control/threshold_speed/speed[2]
    SLICE_X64Y104        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     9.272 r  my_control/threshold_speed/pixel_out3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.272    my_control/threshold_speed/pixel_out3_carry_i_25_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.502 f  my_control/threshold_speed/jc_OBUF[3]_inst_i_3/O[1]
                         net (fo=4, routed)           0.434     9.935    initializer/pwm_out_carry_i_11__0_2[1]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.225    10.160 r  initializer/pixel_out3_carry_i_27__0/O
                         net (fo=7, routed)           0.490    10.650    initializer/pixel_out3_carry_i_27__0_n_0
    SLICE_X63Y106        LUT5 (Prop_lut5_I2_O)        0.097    10.747 r  initializer/pixel_out3_carry_i_26__0/O
                         net (fo=21, routed)          0.380    11.127    initializer/jc_OBUF[3]_inst_i_2[0]
    SLICE_X61Y106        LUT6 (Prop_lut6_I5_O)        0.097    11.224 r  initializer/pwm_out_carry_i_19__0/O
                         net (fo=1, routed)           0.000    11.224    initializer/pwm_out_carry_i_19__0_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.636 r  initializer/pwm_out_carry_i_10__0/CO[3]
                         net (fo=38, routed)          0.850    12.487    initializer/pwm_out_carry_i_20__0_0[0]
    SLICE_X63Y106        LUT6 (Prop_lut6_I3_O)        0.097    12.584 r  initializer/pixel_out3_carry_i_20__0/O
                         net (fo=2, routed)           0.455    13.038    initializer/pixel_out3_carry_i_20__0_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I2_O)        0.097    13.135 r  initializer/pixel_out3_carry_i_12__0/O
                         net (fo=26, routed)          0.464    13.600    my_tracker/speed2[2]
    SLICE_X58Y104        LUT6 (Prop_lut6_I0_O)        0.097    13.697 r  my_tracker/data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.697    my_tracker_n_199
    SLICE_X58Y104        FDRE                                         r  data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.121    14.602    clk_65mhz
    SLICE_X58Y104        FDRE                                         r  data_reg[8]/C
                         clock pessimism              0.364    14.966    
                         clock uncertainty           -0.130    14.835    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.069    14.904    data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.028ns  (logic 6.088ns (43.399%)  route 7.940ns (56.601%))
  Logic Levels:           25  (CARRY4=9 LUT2=3 LUT3=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.360     8.455    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.552 r  my_control/threshold_speed/pixel_out3_carry_i_31/O
                         net (fo=2, routed)           0.225     8.777    my_control/threshold_speed/speed[1]
    SLICE_X66Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.406     9.183 f  my_control/threshold_speed/pixel_out3_carry_i_25__0/O[2]
                         net (fo=8, routed)           0.644     9.826    initializer/pwm_out_carry_i_11_1[2]
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.217    10.043 r  initializer/pixel_out3_carry_i_27/O
                         net (fo=7, routed)           0.420    10.463    initializer/pixel_out3_carry_i_27_n_0
    SLICE_X67Y107        LUT5 (Prop_lut5_I2_O)        0.097    10.560 r  initializer/pixel_out3_carry_i_26/O
                         net (fo=21, routed)          0.408    10.968    initializer/jc_OBUF[1]_inst_i_2[0]
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.097    11.065 r  initializer/pwm_out_carry_i_19/O
                         net (fo=1, routed)           0.000    11.065    initializer/pwm_out_carry_i_19_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.477 r  initializer/pwm_out_carry_i_10/CO[3]
                         net (fo=38, routed)          0.873    12.349    initializer/pwm_out_carry_i_20_0[0]
    SLICE_X67Y110        LUT6 (Prop_lut6_I2_O)        0.097    12.446 r  initializer/pixel_out3_carry_i_21/O
                         net (fo=2, routed)           0.212    12.659    initializer/pwm_out_carry_i_11_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I2_O)        0.097    12.756 r  initializer/pixel_out3_carry_i_10/O
                         net (fo=8, routed)           0.782    13.538    my_tracker/speed1[4]
    SLICE_X58Y104        LUT5 (Prop_lut5_I3_O)        0.097    13.635 r  my_tracker/data[22]_i_1/O
                         net (fo=1, routed)           0.000    13.635    my_tracker_n_188
    SLICE_X58Y104        FDRE                                         r  data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.121    14.602    clk_65mhz
    SLICE_X58Y104        FDRE                                         r  data_reg[22]/C
                         clock pessimism              0.364    14.966    
                         clock uncertainty           -0.130    14.835    
    SLICE_X58Y104        FDRE (Setup_fdre_C_D)        0.070    14.905    data_reg[22]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -13.635    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 initializer/goal_rad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.987ns  (logic 6.088ns (43.526%)  route 7.899ns (56.474%))
  Logic Levels:           25  (CARRY4=9 LUT2=3 LUT3=1 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 14.602 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.224    -0.393    initializer/clk_out1
    SLICE_X61Y101        FDRE                                         r  initializer/goal_rad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  initializer/goal_rad_reg[1]/Q
                         net (fo=4, routed)           0.422     0.370    initializer/goal_rad_reg[6]_1[1]
    SLICE_X61Y101        LUT2 (Prop_lut2_I0_O)        0.097     0.467 r  initializer/abs0_carry_i_101/O
                         net (fo=1, routed)           0.000     0.467    initializer/abs0_carry_i_101_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     0.899 f  initializer/abs0_carry_i_81__0/O[2]
                         net (fo=1, routed)           0.474     1.372    my_control/e_r[2]
    SLICE_X60Y99         LUT5 (Prop_lut5_I4_O)        0.230     1.602 r  my_control/abs0_carry_i_80/O
                         net (fo=5, routed)           0.514     2.116    my_control/abs0_carry_i_80_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I4_O)        0.097     2.213 r  my_control/abs0_carry_i_43__0/O
                         net (fo=2, routed)           0.537     2.750    my_control/abs0_carry_i_43__0_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292     3.042 r  my_control/abs0_carry_i_27/CO[3]
                         net (fo=1, routed)           0.001     3.043    my_control/abs0_carry_i_27_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     3.280 r  my_control/abs0_carry_i_42__0/O[3]
                         net (fo=2, routed)           0.431     3.711    my_control_n_66
    SLICE_X62Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.703     4.414 r  abs0_carry_i_38/O[3]
                         net (fo=1, routed)           0.296     4.710    p_0_out[9]
    SLICE_X63Y103        LUT2 (Prop_lut2_I1_O)        0.222     4.932 r  abs0_carry__0_i_9/O
                         net (fo=1, routed)           0.000     4.932    abs0_carry__0_i_9_n_0
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.364 f  abs0_carry__0_i_5/O[2]
                         net (fo=2, routed)           0.415     5.779    p_1_out[10]
    SLICE_X65Y105        LUT2 (Prop_lut2_I1_O)        0.230     6.009 r  abs0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.009    my_control/threshold_speed/pixel_out3_carry_i_38_1[1]
    SLICE_X65Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.421 r  my_control/threshold_speed/abs0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    my_control/threshold_speed/abs0_carry__1_n_0
    SLICE_X65Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.651 f  my_control/threshold_speed/abs0_carry__2/O[1]
                         net (fo=1, routed)           0.316     6.967    my_control/threshold_speed/abs0[14]
    SLICE_X65Y107        LUT6 (Prop_lut6_I3_O)        0.225     7.192 r  my_control/threshold_speed/pixel_out3_carry_i_41/O
                         net (fo=2, routed)           0.102     7.293    my_control/threshold_speed/pixel_out3_carry_i_41_n_0
    SLICE_X65Y107        LUT5 (Prop_lut5_I0_O)        0.097     7.390 r  my_control/threshold_speed/pixel_out3_carry_i_40/O
                         net (fo=1, routed)           0.096     7.486    my_control/threshold_speed/pixel_out3_carry_i_40_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I4_O)        0.097     7.583 f  my_control/threshold_speed/pixel_out3_carry_i_37/O
                         net (fo=4, routed)           0.415     7.998    my_control/threshold_speed/pixel_out3_carry_i_37_n_0
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.097     8.095 r  my_control/threshold_speed/jc_OBUF[3]_inst_i_14/O
                         net (fo=21, routed)          0.360     8.455    my_control/threshold_speed/mode_reg[1]_1
    SLICE_X67Y106        LUT3 (Prop_lut3_I1_O)        0.097     8.552 r  my_control/threshold_speed/pixel_out3_carry_i_31/O
                         net (fo=2, routed)           0.225     8.777    my_control/threshold_speed/speed[1]
    SLICE_X66Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.406     9.183 f  my_control/threshold_speed/pixel_out3_carry_i_25__0/O[2]
                         net (fo=8, routed)           0.644     9.826    initializer/pwm_out_carry_i_11_1[2]
    SLICE_X67Y106        LUT6 (Prop_lut6_I1_O)        0.217    10.043 r  initializer/pixel_out3_carry_i_27/O
                         net (fo=7, routed)           0.420    10.463    initializer/pixel_out3_carry_i_27_n_0
    SLICE_X67Y107        LUT5 (Prop_lut5_I2_O)        0.097    10.560 r  initializer/pixel_out3_carry_i_26/O
                         net (fo=21, routed)          0.408    10.968    initializer/jc_OBUF[1]_inst_i_2[0]
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.097    11.065 r  initializer/pwm_out_carry_i_19/O
                         net (fo=1, routed)           0.000    11.065    initializer/pwm_out_carry_i_19_n_0
    SLICE_X69Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.477 r  initializer/pwm_out_carry_i_10/CO[3]
                         net (fo=38, routed)          0.583    12.060    initializer/pwm_out_carry_i_20_0[0]
    SLICE_X69Y107        LUT5 (Prop_lut5_I3_O)        0.097    12.157 r  initializer/pixel_out3_carry_i_22/O
                         net (fo=3, routed)           0.586    12.743    initializer_n_174
    SLICE_X67Y109        LUT5 (Prop_lut5_I4_O)        0.097    12.840 r  pixel_out3_carry_i_15/O
                         net (fo=7, routed)           0.657    13.497    my_tracker/speed1[3]
    SLICE_X60Y103        LUT5 (Prop_lut5_I3_O)        0.097    13.594 r  my_tracker/data[20]_i_1/O
                         net (fo=1, routed)           0.000    13.594    my_tracker_n_190
    SLICE_X60Y103        FDRE                                         r  data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       1.121    14.602    clk_65mhz
    SLICE_X60Y103        FDRE                                         r  data_reg[20]/C
                         clock pessimism              0.364    14.966    
                         clock uncertainty           -0.130    14.835    
    SLICE_X60Y103        FDRE (Setup_fdre_C_D)        0.069    14.904    data_reg[20]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  1.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.388ns (86.048%)  route 0.063ns (13.952%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.565    -0.599    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y98         FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.396    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X54Y98         LUT3 (Prop_lut3_I0_O)        0.045    -0.351 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.351    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[7]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.242 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.242    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.202 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.201    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.148 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.148    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X54Y100        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.828    -0.844    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X54Y100        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.252ns (71.949%)  route 0.098ns (28.051%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.645    -0.519    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y150        FDRE                                         r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=2, routed)           0.098    -0.280    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][21]
    SLICE_X41Y149        LUT2 (Prop_lut2_I1_O)        0.045    -0.235 r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.235    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[22]
    SLICE_X41Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.169 r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.169    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[22]
    SLICE_X41Y149        FDRE                                         r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.835    -0.838    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X41Y149        FDRE                                         r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X41Y149        FDRE (Hold_fdre_C_D)         0.105    -0.229    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.049%)  route 0.181ns (41.951%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.561    -0.603    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y100        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.181    -0.281    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][0]
    SLICE_X52Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.236 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.236    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[1]
    SLICE_X52Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.171 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.171    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[1]
    SLICE_X52Y100        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.828    -0.844    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y100        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105    -0.235    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.049%)  route 0.181ns (41.951%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.561    -0.603    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y101        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.281    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][4]
    SLICE_X52Y101        LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.236    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.171 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.171    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X52Y101        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.828    -0.844    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y101        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105    -0.235    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.049%)  route 0.181ns (41.951%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.560    -0.604    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y103        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.181    -0.282    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][12]
    SLICE_X52Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.237 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.237    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[13]
    SLICE_X52Y103        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.172 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.172    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X52Y103        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.827    -0.845    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y103        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.504    -0.341    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.105    -0.236    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.401ns (86.439%)  route 0.063ns (13.561%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.565    -0.599    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y98         FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.396    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[7]
    SLICE_X54Y98         LUT3 (Prop_lut3_I0_O)        0.045    -0.351 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.351    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[7]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.242 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.242    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_7
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.202 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.201    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_11
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.135 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.135    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[14]
    SLICE_X54Y100        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.828    -0.844    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X54Y100        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134    -0.201    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.441ns (83.673%)  route 0.086ns (16.327%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.563    -0.601    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X44Y147        FDRE                                         r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=2, routed)           0.085    -0.375    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][16]
    SLICE_X45Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.168    -0.207 r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.207    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_19
    SLICE_X45Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.168 r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.168    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_23
    SLICE_X45Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.129 r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.128    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/carry_simple_27
    SLICE_X45Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.074 r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.074    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[28]
    SLICE_X45Y150        FDRE                                         r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.920    -0.753    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X45Y150        FDRE                                         r  my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]/C
                         clock pessimism              0.504    -0.249    
    SLICE_X45Y150        FDRE (Hold_fdre_C_D)         0.105    -0.144    my_tracker/square_xx/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.279ns (63.365%)  route 0.161ns (36.635%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.560    -0.604    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X50Y101        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.279    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[4]
    SLICE_X52Y101        LUT3 (Prop_lut3_I0_O)        0.045    -0.234 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.234    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[4]
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.164 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.164    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[4]
    SLICE_X52Y101        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.828    -0.844    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y101        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105    -0.235    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.679%)  route 0.190ns (43.321%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.561    -0.603    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X48Y102        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.190    -0.272    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][10]
    SLICE_X52Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.227 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.227    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[11]
    SLICE_X52Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.164 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.164    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[11]
    SLICE_X52Y102        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.828    -0.844    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X52Y102        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.105    -0.235    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.279ns (62.918%)  route 0.164ns (37.082%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.559    -0.605    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X54Y100        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.164    -0.277    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[15]
    SLICE_X51Y101        LUT2 (Prop_lut2_I1_O)        0.045    -0.232 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.i_gt_1.carryxortop_i_1__9/O
                         net (fo=1, routed)           0.000    -0.232    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[16]_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.162 r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.162    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[16]
    SLICE_X51Y101        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=11564, routed)       0.830    -0.843    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X51Y101        FDRE                                         r  my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105    -0.234    my_tracker/goal_px/hue1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y9      jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y10     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y11     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y13     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y14     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y18     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y19     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y14     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X3Y15     jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         15.385      13.244     RAMB36_X2Y8      jojos_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X58Y124    vsync_delay_reg[21]_srl22/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X34Y83     my_tracker/x__0/h_add_reg[17][7]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X56Y112    blank_delay_reg[22]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X66Y112    hsync_delay_reg[22]_srl23/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X66Y112    hsync_delay_reg[22]_srl23/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X30Y100    my_tracker/goal_px/h_add_reg[17][6]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X30Y100    my_tracker/goal_px/h_add_reg[17][6]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X30Y100    my_tracker/goal_px/h_add_reg[17][7]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X30Y100    my_tracker/goal_px/h_add_reg[17][7]_srl17/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X30Y100    my_tracker/goal_px/h_negative_reg[17]_srl17/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X34Y83     my_tracker/x__0/h_add_reg[17][7]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X58Y124    vsync_delay_reg[21]_srl22/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X58Y124    vsync_delay_reg[21]_srl22/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X56Y112    blank_delay_reg[22]_srl24/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X56Y112    blank_delay_reg[22]_srl24/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X66Y112    hsync_delay_reg[22]_srl23/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X66Y112    hsync_delay_reg[22]_srl23/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X30Y100    my_tracker/goal_px/h_add_reg[17][6]_srl17/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X30Y100    my_tracker/goal_px/h_add_reg[17][6]_srl17/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         7.692       6.922      SLICE_X30Y100    my_tracker/goal_px/h_add_reg[17][7]_srl17/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



