 
cpldfit:  version E.38                              Xilinx Inc.
                                  Fitter Report
Design Name: addresswatch                        Date:  3-26-2003,  4:29PM
Device Used: XC9536XL-5-VQ44
Fitting Status: Successful

****************************  Resource Summary  ****************************

Macrocells     Product Terms    Registers      Pins           Function Block 
Used           Used             Used           Used           Inputs Used    
6  /36  ( 16%) 11  /180  (  6%) 3  /36  (  8%) 22 /34  ( 64%) 20 /108 ( 18%)

PIN RESOURCES:

Signal Type    Required     Mapped  |  Pin Type            Used   Remaining 
------------------------------------|---------------------------------------
Input         :   18          18    |  I/O              :    17       11
Output        :    4           4    |  GCK/IO           :     2        1
Bidirectional :    0           0    |  GTS/IO           :     2        0
GCK           :    0           0    |  GSR/IO           :     1        0
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     22          22

MACROCELL RESOURCES:

Total Macrocells Available                    36
Registered Macrocells                          3
Non-registered Macrocell driving I/O           3

GLOBAL RESOURCES:

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

POWER DATA:

There are 6 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
There are a total of 6 macrocells used (MC).

End of Resource Summary
****************************  Errors and Warnings  *************************

WARNING:Cpld:1218 - Removing unused input(s) 'add<17>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'add<16>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
***************Resources Used by Successfully Mapped Logic******************

** LOGIC **
Signal              Total   Signals Loc     Pwr  Slew Pin  Pin       Pin
Name                Pt      Used            Mode Rate #    Type      Use
flag0               1       2       FB2_8   STD  FAST 31   I/O       O
flag1               1       2       FB2_7   STD  FAST 32   I/O       O
flag2               1       2       FB2_6   STD  FAST 33   GSR/I/O   O
flag3               2       17      FB2_5   STD  FAST 34   GTS/I/O   O
state_FFD1          3       20      FB2_18  STD            (b)       (b)
state_FFD2          3       20      FB2_17  STD       19   I/O       (b)

** INPUTS **
Signal                              Loc               Pin  Pin       Pin
Name                                                  #    Type      Use
add<0>                              FB2_3             36   GTS/I/O   I
add<10>                             FB1_9             5    I/O       I
add<11>                             FB1_11            7    I/O       I
add<12>                             FB1_12            8    I/O       I
add<13>                             FB1_15            14   I/O       I
add<14>                             FB1_13            12   I/O       I
add<15>                             FB1_14            13   I/O       I
add<1>                              FB2_4             37   I/O       I
add<2>                              FB2_2             38   I/O       I
add<3>                              FB2_1             39   I/O       I
add<4>                              FB1_1             40   I/O       I
add<5>                              FB1_2             41   I/O       I
add<6>                              FB1_4             42   I/O       I
add<7>                              FB1_3             43   GCK/I/O   I
add<8>                              FB1_7             1    GCK/I/O   I
add<9>                              FB1_8             3    I/O       I
psen                                FB2_16            20   I/O       I
reset                               FB2_13            23   I/O       I

End of Resources Used by Successfully Mapped Logic

*********************Function Block Resource Summary***********************
Function    # of        FB Inputs   Signals     Total       O/IO      IO    
Block       Macrocells  Used        Used        Pt Used     Req       Avail 
FB1           0           0           0            0         0/0       17   
FB2           6          20          20           11         4/0       17   
            ----                                -----       -----     ----- 
              6                                   11         4/0       34   
*********************************** FB1 ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB1_1         40    I/O     I
(unused)              0       0     0   5     FB1_2         41    I/O     I
(unused)              0       0     0   5     FB1_3         43    GCK/I/O I
(unused)              0       0     0   5     FB1_4         42    I/O     I
(unused)              0       0     0   5     FB1_5         44    GCK/I/O 
(unused)              0       0     0   5     FB1_6         2     I/O     
(unused)              0       0     0   5     FB1_7         1     GCK/I/O I
(unused)              0       0     0   5     FB1_8         3     I/O     I
(unused)              0       0     0   5     FB1_9         5     I/O     I
(unused)              0       0     0   5     FB1_10        6     I/O     
(unused)              0       0     0   5     FB1_11        7     I/O     I
(unused)              0       0     0   5     FB1_12        8     I/O     I
(unused)              0       0     0   5     FB1_13        12    I/O     I
(unused)              0       0     0   5     FB1_14        13    I/O     I
(unused)              0       0     0   5     FB1_15        14    I/O     I
(unused)              0       0     0   5     FB1_16        16    I/O     
(unused)              0       0     0   5     FB1_17        18    I/O     
(unused)              0       0     0   5     FB1_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB2 ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB2_1         39    I/O     I
(unused)              0       0     0   5     FB2_2         38    I/O     I
(unused)              0       0     0   5     FB2_3         36    GTS/I/O I
(unused)              0       0     0   5     FB2_4         37    I/O     I
flag3                 2       0     0   3     FB2_5   STD   34    GTS/I/O O
flag2                 1       0     0   4     FB2_6   STD   33    GSR/I/O O
flag1                 1       0     0   4     FB2_7   STD   32    I/O     O
flag0                 1       0     0   4     FB2_8   STD   31    I/O     O
(unused)              0       0     0   5     FB2_9         30    I/O     
(unused)              0       0     0   5     FB2_10        29    I/O     
(unused)              0       0     0   5     FB2_11        28    I/O     
(unused)              0       0     0   5     FB2_12        27    I/O     
(unused)              0       0     0   5     FB2_13        23    I/O     I
(unused)              0       0     0   5     FB2_14        22    I/O     
(unused)              0       0     0   5     FB2_15        21    I/O     
(unused)              0       0     0   5     FB2_16        20    I/O     I
state_FFD2            3       0     0   2     FB2_17  STD   19    I/O     (b)
state_FFD1            3       0     0   2     FB2_18  STD         (b)     (b)

Signals Used by Logic in Function Block
  1: psen               8: "add<0>"          15: "add<7>" 
  2: "add<15>"          9: "add<13>"         16: "add<6>" 
  3: "add<14>"         10: "add<12>"         17: "add<5>" 
  4: "add<3>"          11: "add<11>"         18: "add<4>" 
  5: "add<2>"          12: "add<10>"         19: state_FFD1 
  6: reset             13: "add<9>"          20: state_FFD2 
  7: "add<1>"          14: "add<8>"         

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
flag3                XXXXX.XXXXXXXXXXXX...................... 17      17
flag2                ..................XX.................... 2       2
flag1                ..................XX.................... 2       2
flag0                ..................XX.................... 2       2
state_FFD2           XXXXXXXXXXXXXXXXXXXX.................... 20      20
state_FFD1           XXXXXXXXXXXXXXXXXXXX.................... 20      20
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input            GCK/FCLK - Global clock
               O  - Output           GTS/FOE  - Global 3state/output-enable
              (b) - Buried macrocell
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
;;-----------------------------------------------------------------;;
; Implemented Equations.

/flag3  :=  "add<10>" * "add<4>" * "add<5>" * "add<6>" * 
	"add<7>" * "add<9>" * "add<3>" * "add<2>" * "add<0>" * 
	"add<12>" * "add<13>" * "add<14>" * "add<15>" * "add<1>" * 
	"add<11>" * "add<8>"
    flag3.CLKF  =  psen
    flag3.PRLD  =  GND    

/flag0  =  /state_FFD1 * /state_FFD2    

/flag1  =  /state_FFD1 * state_FFD2    

/flag2  =  state_FFD1 * /state_FFD2    

 state_FFD1  :=  "add<10>" * "add<4>" * "add<5>" * "add<6>" * 
	"add<7>" * "add<9>" * /"add<3>" * "add<2>" * "add<0>" * 
	/"add<12>" * /"add<13>" * /"add<14>" * /"add<15>" * "add<1>" * 
	/"add<11>" * /"add<8>" * /state_FFD1 * state_FFD2
    state_FFD1.CLKF  =  psen
    state_FFD1.RSTF  =  /reset
    state_FFD1.PRLD  =  GND    

 state_FFD2  :=  "add<10>" * "add<4>" * "add<5>" * "add<6>" * 
	"add<7>" * "add<9>" * /"add<3>" * /"add<2>" * "add<0>" * 
	/"add<12>" * /"add<13>" * /"add<14>" * /"add<15>" * "add<1>" * 
	/"add<11>" * /"add<8>" * /state_FFD1 * /state_FFD2
    state_FFD2.CLKF  =  psen
    state_FFD2.RSTF  =  /reset
    state_FFD2.PRLD  =  GND    

****************************  Device Pin Out ****************************

Device : XC9536XL-5-VQ44


         f  f  f                       r  
         l  l  l                       e  
         a  a  a  T  T  T  T  V  G  T  s  
         g  g  g  I  I  I  I  C  N  D  e  
         2  1  0  E  E  E  E  C  D  O  t  
         --------------------------------  
        /33 32 31 30 29 28 27 26 25 24 23 \
 flag3 | 34                            22 | TIE
   VCC | 35                            21 | TIE
add<0> | 36                            20 | psen
add<1> | 37                            19 | TIE
add<2> | 38        XC9536XL-5-VQ44     18 | TIE
add<3> | 39                            17 | GND
add<4> | 40                            16 | TIE
add<5> | 41                            15 | VCC
add<6> | 42                            14 | add<13>
add<7> | 43                            13 | add<15>
   TIE | 44                            12 | add<14>
       \ 1  2  3  4  5  6  7  8  9  10 11 /
         --------------------------------  
         a  T  a  G  a  T  a  a  T  T  T  
         d  I  d  N  d  I  d  d  D  M  C  
         d  E  d  D  d  E  d  d  I  S  K  
         <     <     <     <  <           
         8     9     1     1  1           
         >     >     0     1  2           
                     >     >  >           


Legend :  NC  = Not Connected, unbonded pin
         TIE  = Tie pin to GND or board trace driven to valid logic level
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
         PE   = Port Enable pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC9536XL-5-VQ44
Use Timing Constraints                      : ON
Use Design Location Constraints             : ON
Create Programmable Ground Pins             : OFF
Use Advanced Fitting                        : ON
Use Local Feedback                          : OFF
Use Pin Feedback                            : OFF
Default Power Setting                       : STD
Default Output Slew Rate                    : FAST
Multi Level Logic Optimization              : ON
Timing Optimization                         : ON
Power/Slew Optimization                     : OFF
High Fitting Effort                         : ON
Automatic Wire-ANDing                       : OFF
Xor Synthesis                               : ON
D/T Synthesis                               : ON
Use Boolean Minimization                    : ON
Global Clock(GCK) Optimization              : ON
Global Set/Reset(GSR) Optimization          : ON
Global Output Enable(GTS) Optimization      : ON
Collapsing pterm limit                      : 25
Collapsing input limit                      : 54
