#*******************************************************************************
#**                                                                           **
#** Copyright (C) Infineon Technologies (2020)                                **
#**                                                                           **
#** All rights reserved.                                                      **
#**                                                                           **
#** This document contains proprietary information belonging to Infineon      **
#** Technologies. Passing on and copying of this document, and communication  **
#** of its contents is not permitted without prior written authorization.     **
#**                                                                           **
#*******************************************************************************
#**                                                                           **
#**  FILENAME  : AURIX2G_TC336_ED_ADAS.properties                             **
#**                                                                           **
#**  VERSION   : 1.40.0_20.0.0                                                **
#**                                                                           **
#**  DATE      : 2020-05-15                                                   **
#**                                                                           **
#**  VARIANT   : Variant PC                                                   **
#**                                                                           **
#**  PLATFORM  : Infineon AURIX2G                                             **
#**                                                                           **
#**  AUTHOR    : DL-AUTOSAR-Engineering                                       **
#**                                                                           **
#**  VENDOR    : Infineon Technologies                                        **
#**                                                                           **
#**  TRACEABILITY :                                                           **
#**                                                                           **
#**  DESCRIPTION  : Resource manager for TC336_ED_ADAS                        **
#**                                                                           **
#**                                                                           **
#**  SPECIFICATION(S) : NA                                                    **
#**                                                                           **
#**  MAY BE CHANGED BY USER : no                                              **
#**                                                                           **
#*******************************************************************************
#******************************************************************************
#                            Common Published Info
#******************************************************************************
Rel.Derivate: _TRICORE_TC336_ED_ADAS
Rel.SubDerivate:TC336x_ED_ADAS

#******************************************************************************
#                                    DMA
#******************************************************************************
Dma.MaxDmaChannel: 64

#******************************************************************************
#                                    ADC
#******************************************************************************
Adc.MaxHwUnits:6
Adc.MaxHwUnitId:6
Adc.LastPrimaryHwUnit:5
Adc.MaxSecondaryHwUnits:

Adc.HwUnitId:HWUNIT_ADC0,HWUNIT_ADC1,HWUNIT_ADC2,HWUNIT_ADC3,HWUNIT_ADC4,HWUNIT_ADC5
Adc.PrimaryHwUnitId:HWUNIT_ADC0,HWUNIT_ADC1,HWUNIT_ADC2,HWUNIT_ADC3,HWUNIT_ADC4,HWUNIT_ADC5
Adc.SecondaryHwUnitId:

Adc.MaxGroupId:383
Adc.RSCount:3

Adc.AdcChannels_Adc0:G0CH0,G0CH1,G0CH2,G0CH3,G0CH4,G0CH5
Adc.AdcChannels_Adc1:G1CH0,G1CH1,G1CH2,G1CH3,G1CH4,G1CH5,G1CH6,G1CH7
Adc.AdcChannels_Adc2:G2CH0,G2CH1
Adc.AdcChannels_Adc3:G3CH0,G3CH1
Adc.AdcChannels_Adc4:G4CH0,G4CH1,G4CH2,G4CH3,G4CH4,G4CH5
Adc.AdcChannels_Adc5:G5CH0,G5CH1,G5CH4,G5CH5,G5CH6,G5CH7

Adc.AdcChannels_Adcx:G0CH0,G0CH1,G0CH2,G0CH3,G0CH4,G0CH5,\
G1CH0,G1CH1,G1CH2,G1CH3,G1CH4,G1CH5,G1CH6,G1CH7,\
G2CH0,G2CH1,\
G3CH0,G3CH1,\
G4CH0,G4CH1,G4CH2,G4CH3,G4CH4,G4CH5,\
G5CH0,G5CH1,G5CH4,G5CH5,G5CH6,G5CH7

Adc.TriggerSource:ADC_TRIG_NONE,ADC_TRIG_0_GxREQTRA_CCU60_SR3,ADC_TRIG_1_GxREQTRB_CCU61_SR3,ADC_TRIG_2_GxREQTRC_UNUSED,ADC_TRIG_3_GxREQTRD_UNUSED,ADC_TRIG_4_GxREQTRE_UNUSED,ADC_TRIG_5_GxREQTRF_UNUSED,ADC_TRIG_6_GxREQTRG_UNUSED,ADC_TRIG_7_GxREQTRH_ERUIOUTx,ADC_TRIG_8_GxREQTRI_UNUSED,ADC_TRIG_9_GxREQTRJ_UNUSED,ADC_TRIG_10_GxREQTRK_UNUSED,ADC_TRIG_11_GxREQTRL_UNUSED,ADC_TRIG_12_GxREQTRM_EVADC_UNUSED,ADC_TRIG_13_GxREQTRN_EVADC_UNUSED,ADC_TRIG_14_GxREQTRO_EVADC_UNUSED,ADC_TRIG_15_GxREQTRP_GxREQGTySEL
Adc.GatingSource:ADC_GATE_NONE,ADC_GATE_0_GxREQGTA_UNUSED,ADC_GATE_1_GxREQGTB_UNUSED,ADC_GATE_2_GxREQGTC_CCU6061_TRIG0,ADC_GATE_3_GxREQGTD_CCU6061_TRIG1,ADC_GATE_4_GxREQGTE_CCU6061_TRIG2,ADC_GATE_5_GxREQGTF_UNUSED,ADC_GATE_6_GxREQGTG_UNUSED,ADC_GATE_7_GxREQGTH_UNUSED,ADC_GATE_8_GxREQGTI_UNUSED,ADC_GATE_9_GxREQGTJ_UNUSED,ADC_GATE_10_GxREQGTK_UNUSED,ADC_GATE_11_GxREQGTL_UNUSED,ADC_GATE_12_GxREQGTM_ERUPDOUTx,ADC_GATE_13_GxREQGTN_UNUSED,ADC_GATE_14_GxREQGTO_UNUSED

Adc.EruInputConnectionErs_0:ERS_REQ0A_PORTS_P15_4_SEL0,ERS_REQ0B_CCU60_COUT60_SEL1,ERS_REQ0C_PORTS_P10_7_SEL2,ERS_REQ0D_Reserved_SEL3,ERS_REQ0E_Reserved_SEL4,ERS_REQ0F_Reserved_SEL5
Adc.EruInputConnectionErs_1:ERS_REQ1A_PORTS_P14_3_SEL0,ERS_REQ1B_CCU61_COUT60_SEL1,ERS_REQ1C_PORTS_P10_8_SEL2,ERS_REQ1D_STM0_STMIR0_SEL3,ERS_REQ1E_Reserved_SEL4,ERS_REQ1F_Reserved_SEL5
Adc.EruInputConnectionErs_2:ERS_REQ2A_PORTS_P10_2_SEL0,ERS_REQ2B_PORTS_P02_1_SEL1,ERS_REQ2C_Reserved_SEL2,ERS_REQ2D_Reserved_SEL3,ERS_REQ2E_Reserved_SEL4,ERS_REQ2F_Reserved_SEL5
Adc.EruInputConnectionErs_3:ERS_REQ3A_PORTS_P10_3_SEL0,ERS_REQ3B_PORTS_P14_1_SEL1,ERS_REQ3C_PORTS_P02_0_SEL2,ERS_REQ3D_STM1_STMIR0_SEL3,ERS_REQ3E_Reserved_SEL4,ERS_REQ3F_Reserved_SEL5
Adc.EruInputConnectionErs_4:ERS_REQ4A_PORTS_P33_7_SEL0,ERS_REQ4B_Reserved_SEL1,ERS_REQ4C_GPT120_T3OUT_SEL2,ERS_REQ4D_PORTS_P15_5_SEL3,ERS_REQ4E_Reserved_SEL4,ERS_REQ4F_Reserved_SEL5
Adc.EruInputConnectionErs_5:ERS_REQ5A_Reserved_SEL0,ERS_REQ5B_Reserved_SEL1,ERS_REQ5C_GPT120_T6OUT_SEL2,ERS_REQ5D_Reserved_SEL3,ERS_REQ5E_Reserved_SEL4,ERS_REQ5F_Reserved_SEL5
Adc.EruInputConnectionErs_6:ERS_REQ6A_PORTS_P20_0_SEL0,ERS_REQ6B_PORTS_ESR0_SEL1,ERS_REQ6C_Reserved_SEL2,ERS_REQ6D_PORTS_P11_10_SEL3,ERS_REQ6E_Reserved_SEL4,ERS_REQ6F_Reserved_SEL5
Adc.EruInputConnectionErs_7:ERS_REQ7A_PORTS_P20_9_SEL0,ERS_REQ7B_PORTS_ESR1_SEL1,ERS_REQ7C_PORTS_P15_1_SEL2,ERS_REQ7D_Reserved_SEL3,ERS_REQ7E_Reserved_SEL4,ERS_REQ7F_Reserved_SEL5

Adc.EruInputConnectionErs_All:ERS_REQ0A_PORTS_P15_4_SEL0,ERS_REQ0B_CCU60_COUT60_SEL1,ERS_REQ0C_PORTS_P10_7_SEL2,ERS_REQ0D_Reserved_SEL3,ERS_REQ0E_Reserved_SEL4,ERS_REQ0F_Reserved_SEL5,\
ERS_REQ1A_PORTS_P14_3_SEL0,ERS_REQ1B_CCU61_COUT60_SEL1,ERS_REQ1C_PORTS_P10_8_SEL2,ERS_REQ1D_STM0_STMIR0_SEL3,ERS_REQ1E_Reserved_SEL4,ERS_REQ1F_Reserved_SEL5,\
ERS_REQ2A_PORTS_P10_2_SEL0,ERS_REQ2B_PORTS_P02_1_SEL1,ERS_REQ2C_Reserved_SEL2,ERS_REQ2D_Reserved_SEL3,ERS_REQ2E_Reserved_SEL4,ERS_REQ2F_Reserved_SEL5,\
ERS_REQ3A_PORTS_P10_3_SEL0,ERS_REQ3B_PORTS_P14_1_SEL1,ERS_REQ3C_PORTS_P02_0_SEL2,ERS_REQ3D_STM1_STMIR0_SEL3,ERS_REQ3E_Reserved_SEL4,ERS_REQ3F_Reserved_SEL5,\
ERS_REQ4A_PORTS_P33_7_SEL0,ERS_REQ4B_Reserved_SEL1,ERS_REQ4C_GPT120_T3OUT_SEL2,ERS_REQ4D_PORTS_P15_5_SEL3,ERS_REQ4E_Reserved_SEL4,ERS_REQ4F_Reserved_SEL5,\
ERS_REQ5A_Reserved_SEL0,ERS_REQ5B_Reserved_SEL1,ERS_REQ5C_GPT120_T6OUT_SEL2,ERS_REQ5D_Reserved_SEL3,ERS_REQ5E_Reserved_SEL4,ERS_REQ5F_Reserved_SEL5,\
ERS_REQ6A_PORTS_P20_0_SEL0,ERS_REQ6B_PORTS_ESR0_SEL1,ERS_REQ6C_Reserved_SEL2,ERS_REQ6D_PORTS_P11_10_SEL3,ERS_REQ6E_Reserved_SEL4,ERS_REQ6F_Reserved_SEL5,\
ERS_REQ7A_PORTS_P20_9_SEL0,ERS_REQ7B_PORTS_ESR1_SEL1,ERS_REQ7C_PORTS_P15_1_SEL2,ERS_REQ7D_Reserved_SEL3,ERS_REQ7E_Reserved_SEL4,ERS_REQ7F_Reserved_SEL5

Adc.EruOguAdc_0:OGU_0
Adc.EruOguAdc_1:OGU_1
Adc.EruOguAdc_2:OGU_2
Adc.EruOguAdc_3:OGU_3
Adc.EruOguAdc_4:OGU_4
Adc.EruOguAdc_5:OGU_5

Adc.FixedRefChannels:G0CH4,G0CH5
Adc.EnableErrataTC083:0
#******************************************************************************
#                                   GTM
#******************************************************************************
Gtm.Available: false
Gtm.NumberOfTimModules:0
Gtm.NumberOfTimChannels: 0
Gtm.NumberOfTomModules: 0
Gtm.NumberOfTomChannels: 0
Gtm.NumberOfTGCPerTom: 0
Gtm.NumberOfChannelsPerTgc: 0
Gtm.NumberOfAtomModules: 0
Gtm.NumberOfAtomChannels: 0
Gtm.NumberOfAgcPerAtom: 0
Gtm.NumberOfChannelsPerAgc: 0
Gtm.NumberOfTbuChannels: 0
Gtm.NumberOfClusters:0
Gtm.NumberOfMscSets:0
Gtm.NumberofToutSel:0
Gtm.ClockSelect_BMD: NONE
Gtm.ClockSelect_BMD_OCU:NONE

Gtm.Atom0Channel0ToutSel: NONE
Gtm.Atom0Channel1ToutSel: NONE
Gtm.Atom0Channel2ToutSel: NONE
Gtm.Atom0Channel3ToutSel: NONE
Gtm.Atom0Channel4ToutSel: NONE
Gtm.Atom0Channel5ToutSel: NONE
Gtm.Atom0Channel6ToutSel: NONE
Gtm.Atom0Channel7ToutSel: NONE
Gtm.Atom1Channel0ToutSel: NONE
Gtm.Atom1Channel1ToutSel: NONE
Gtm.Atom1Channel2ToutSel: NONE
Gtm.Atom1Channel3ToutSel: NONE
Gtm.Atom1Channel4ToutSel: NONE
Gtm.Atom1Channel5ToutSel: NONE
Gtm.Atom1Channel6ToutSel: NONE
Gtm.Atom1Channel7ToutSel: NONE
Gtm.Atom2Channel0ToutSel: NONE
Gtm.Atom2Channel1ToutSel: NONE
Gtm.Atom2Channel2ToutSel: NONE
Gtm.Atom2Channel3ToutSel: NONE
Gtm.Atom2Channel4ToutSel: NONE
Gtm.Atom2Channel5ToutSel: NONE
Gtm.Atom2Channel6ToutSel: NONE
Gtm.Atom2Channel7ToutSel: NONE
Gtm.Atom3Channel0ToutSel: NONE
Gtm.Atom3Channel1ToutSel: NONE
Gtm.Atom3Channel2ToutSel: NONE
Gtm.Atom3Channel3ToutSel: NONE
Gtm.Atom3Channel4ToutSel: NONE
Gtm.Atom3Channel5ToutSel: NONE
Gtm.Atom3Channel6ToutSel: NONE
Gtm.Atom3Channel7ToutSel: NONE
Gtm.Atom4Channel0ToutSel: NONE
Gtm.Atom4Channel1ToutSel: NONE
Gtm.Atom4Channel2ToutSel: NONE
Gtm.Atom4Channel3ToutSel: NONE
Gtm.Atom4Channel4ToutSel: NONE
Gtm.Atom4Channel5ToutSel: NONE
Gtm.Atom4Channel6ToutSel: NONE
Gtm.Atom4Channel7ToutSel: NONE
Gtm.Atom5Channel0ToutSel: NONE
Gtm.Atom5Channel1ToutSel: NONE
Gtm.Atom5Channel2ToutSel: NONE
Gtm.Atom5Channel3ToutSel: NONE
Gtm.Atom5Channel4ToutSel: NONE
Gtm.Atom5Channel5ToutSel: NONE
Gtm.Atom5Channel6ToutSel: NONE
Gtm.Atom5Channel7ToutSel: NONE
Gtm.Atom6Channel0ToutSel: NONE
Gtm.Atom6Channel1ToutSel: NONE
Gtm.Atom6Channel2ToutSel: NONE
Gtm.Atom6Channel3ToutSel: NONE
Gtm.Atom6Channel4ToutSel: NONE
Gtm.Atom6Channel5ToutSel: NONE
Gtm.Atom6Channel6ToutSel: NONE
Gtm.Atom6Channel7ToutSel: NONE
Gtm.Atom7Channel0ToutSel: NONE
Gtm.Atom7Channel1ToutSel: NONE
Gtm.Atom7Channel2ToutSel: NONE
Gtm.Atom7Channel3ToutSel: NONE
Gtm.Atom7Channel4ToutSel: NONE
Gtm.Atom7Channel5ToutSel: NONE
Gtm.Atom7Channel6ToutSel: NONE
Gtm.Atom7Channel7ToutSel: NONE
Gtm.Atom8Channel0ToutSel: NONE
Gtm.Atom8Channel1ToutSel: NONE
Gtm.Atom8Channel2ToutSel: NONE
Gtm.Atom8Channel3ToutSel: NONE
Gtm.Atom8Channel4ToutSel: NONE
Gtm.Atom8Channel5ToutSel: NONE
Gtm.Atom8Channel6ToutSel: NONE
Gtm.Atom8Channel7ToutSel: NONE
Gtm.Atom9Channel0ToutSel: NONE
Gtm.Atom9Channel1ToutSel: NONE
Gtm.Atom9Channel2ToutSel: NONE
Gtm.Atom9Channel3ToutSel: NONE
Gtm.Atom9Channel4ToutSel: NONE
Gtm.Atom9Channel5ToutSel: NONE
Gtm.Atom9Channel6ToutSel: NONE
Gtm.Atom9Channel7ToutSel: NONE
Gtm.Atom10Channel0ToutSel: NONE
Gtm.Atom10Channel1ToutSel: NONE
Gtm.Atom10Channel2ToutSel: NONE
Gtm.Atom10Channel3ToutSel: NONE
Gtm.Atom10Channel4ToutSel: NONE
Gtm.Atom10Channel5ToutSel: NONE
Gtm.Atom10Channel6ToutSel: NONE
Gtm.Atom10Channel7ToutSel: NONE
Gtm.Atom11Channel0ToutSel: NONE
Gtm.Atom11Channel1ToutSel: NONE
Gtm.Atom11Channel2ToutSel: NONE
Gtm.Atom11Channel3ToutSel: NONE
Gtm.Atom11Channel4ToutSel: NONE
Gtm.Atom11Channel5ToutSel: NONE
Gtm.Atom11Channel6ToutSel: NONE
Gtm.Atom11Channel7ToutSel: NONE
Gtm.Tom0Channel0ToutSel: NONE
Gtm.Tom0Channel1ToutSel: NONE
Gtm.Tom0Channel2ToutSel: NONE
Gtm.Tom0Channel3ToutSel: NONE
Gtm.Tom0Channel4ToutSel: NONE
Gtm.Tom0Channel5ToutSel: NONE
Gtm.Tom0Channel6ToutSel: NONE
Gtm.Tom0Channel7ToutSel: NONE
Gtm.Tom0Channel8ToutSel: NONE
Gtm.Tom0Channel9ToutSel: NONE
Gtm.Tom0Channel10ToutSel: NONE
Gtm.Tom0Channel11ToutSel: NONE
Gtm.Tom0Channel12ToutSel: NONE
Gtm.Tom0Channel13ToutSel: NONE
Gtm.Tom0Channel14ToutSel: NONE
Gtm.Tom0Channel15ToutSel: NONE
Gtm.Tom1Channel0ToutSel: NONE
Gtm.Tom1Channel1ToutSel: NONE
Gtm.Tom1Channel2ToutSel: NONE
Gtm.Tom1Channel3ToutSel: NONE
Gtm.Tom1Channel4ToutSel: NONE
Gtm.Tom1Channel5ToutSel: NONE
Gtm.Tom1Channel6ToutSel: NONE
Gtm.Tom1Channel7ToutSel: NONE
Gtm.Tom1Channel8ToutSel: NONE
Gtm.Tom1Channel9ToutSel: NONE
Gtm.Tom1Channel10ToutSel: NONE
Gtm.Tom1Channel11ToutSel: NONE
Gtm.Tom1Channel12ToutSel: NONE
Gtm.Tom1Channel13ToutSel: NONE
Gtm.Tom1Channel14ToutSel: NONE
Gtm.Tom1Channel15ToutSel: NONE
Gtm.Tom2Channel0ToutSel: NONE
Gtm.Tom2Channel1ToutSel: NONE
Gtm.Tom2Channel2ToutSel: NONE
Gtm.Tom2Channel3ToutSel: NONE
Gtm.Tom2Channel4ToutSel: NONE
Gtm.Tom2Channel5ToutSel: NONE
Gtm.Tom2Channel6ToutSel: NONE
Gtm.Tom2Channel7ToutSel: NONE
Gtm.Tom2Channel8ToutSel: NONE
Gtm.Tom2Channel9ToutSel: NONE
Gtm.Tom2Channel10ToutSel: NONE
Gtm.Tom2Channel11ToutSel: NONE
Gtm.Tom2Channel12ToutSel: NONE
Gtm.Tom2Channel13ToutSel: NONE
Gtm.Tom2Channel14ToutSel: NONE
Gtm.Tom2Channel15ToutSel: NONE
Gtm.Tom3Channel0ToutSel: NONE
Gtm.Tom3Channel1ToutSel: NONE
Gtm.Tom3Channel2ToutSel: NONE
Gtm.Tom3Channel3ToutSel: NONE
Gtm.Tom3Channel4ToutSel: NONE
Gtm.Tom3Channel5ToutSel: NONE
Gtm.Tom3Channel6ToutSel: NONE
Gtm.Tom3Channel7ToutSel: NONE
Gtm.Tom3Channel8ToutSel: NONE
Gtm.Tom3Channel9ToutSel: NONE
Gtm.Tom3Channel10ToutSel: NONE
Gtm.Tom3Channel11ToutSel: NONE
Gtm.Tom3Channel12ToutSel: NONE
Gtm.Tom3Channel13ToutSel: NONE
Gtm.Tom3Channel14ToutSel: NONE
Gtm.Tom3Channel15ToutSel: NONE
Gtm.Tom4Channel0ToutSel: NONE
Gtm.Tom4Channel1ToutSel: NONE
Gtm.Tom4Channel2ToutSel: NONE
Gtm.Tom4Channel3ToutSel: NONE
Gtm.Tom4Channel4ToutSel: NONE
Gtm.Tom4Channel5ToutSel: NONE
Gtm.Tom4Channel6ToutSel: NONE
Gtm.Tom4Channel7ToutSel: NONE
Gtm.Tom4Channel8ToutSel: NONE
Gtm.Tom4Channel9ToutSel: NONE
Gtm.Tom4Channel10ToutSel: NONE
Gtm.Tom4Channel11ToutSel: NONE
Gtm.Tom4Channel12ToutSel: NONE
Gtm.Tom4Channel13ToutSel: NONE
Gtm.Tom4Channel14ToutSel: NONE
Gtm.Tom4Channel15ToutSel: NONE
Gtm.Tom5Channel0ToutSel: NONE
Gtm.Tom5Channel1ToutSel: NONE
Gtm.Tom5Channel2ToutSel: NONE
Gtm.Tom5Channel3ToutSel: NONE
Gtm.Tom5Channel4ToutSel: NONE
Gtm.Tom5Channel5ToutSel: NONE
Gtm.Tom5Channel6ToutSel: NONE
Gtm.Tom5Channel7ToutSel: NONE
Gtm.Tom5Channel8ToutSel: NONE
Gtm.Tom5Channel9ToutSel: NONE
Gtm.Tom5Channel10ToutSel: NONE
Gtm.Tom5Channel11ToutSel: NONE
Gtm.Tom5Channel12ToutSel: NONE
Gtm.Tom5Channel13ToutSel: NONE
Gtm.Tom5Channel14ToutSel: NONE
Gtm.Tom5Channel15ToutSel: NONE
Gtm.TomBMDChannelToutSel:NONE
Gtm.AtomBMDChannelToutSel: NONE

Gtm.AdcTrig:NONE
Gtm.DsadcGtmTrig0:NONE
Gtm.DsadcGtmTrig1:NONE
Gtm.DsadcGtmTrig2:NONE
Gtm.DsadcGtmTrig3:NONE

Gtm.TimAllChannelAll : SEL0_NONE

#******************************************************************************
#                                   DIO
#******************************************************************************
# Variable to specify maximum available Ports
Dio.MaxAvailablePort: 33

# Multiplicity for DioPort
Dio.DioPortMax: 12

# Variables to specify the read-only ports that exist on the microcontroller
Dio.AvailableReadOnlyPorts:

# Channels that exist for each of the port.
Dio.DioChannels_Port0:  _0_
Dio.DioChannels_Port2:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port10:  _1_ _2_ _3_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port11:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_ _15_
Dio.DioChannels_Port12:  _0_ _1_
Dio.DioChannels_Port14:  _0_ _1_ _2_ _3_ _4_ _5_ _6_
Dio.DioChannels_Port15:  _0_ _1_ _2_ _3_ _4_ _5_ _6_
Dio.DioChannels_Port20:  _0_ _2_ _3_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Dio.DioChannels_Port21:  _0_ _2_ _3_ _4_ _5_ _6_ _7_
Dio.DioChannels_Port23:  _1_
Dio.DioChannels_Port32:  _0_ _1_ _4_
Dio.DioChannels_Port33:  _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_

# Mask value for the channel group to mask all the channels for the port.
Dio.DioPortMask_Port0: 0x0001
Dio.DioPortMask_Port2: 0x01FF
Dio.DioPortMask_Port10: 0x01EE
Dio.DioPortMask_Port11: 0xFFFF
Dio.DioPortMask_Port12: 0x0003
Dio.DioPortMask_Port14: 0x007F
Dio.DioPortMask_Port15: 0x007F
Dio.DioPortMask_Port20: 0x7FCD
Dio.DioPortMask_Port21: 0x00FD
Dio.DioPortMask_Port23: 0x0002
Dio.DioPortMask_Port32: 0x0013
Dio.DioPortMask_Port33: 0x3FFF


# Available port
Dio.AvailablePorts: _0_ _2_ _10_ _11_ _12_ _14_ _15_ _20_ _21_ _23_ _32_ _33_

# Maximum Valid Pin
Dio.MaxValidPortPin : 541

# Most significant pin of the port that is available on the microcontroller
Dio.Port0_MSPin: 0
Dio.Port2_MSPin: 8
Dio.Port10_MSPin: 8
Dio.Port11_MSPin: 15
Dio.Port12_MSPin: 1
Dio.Port14_MSPin: 6
Dio.Port15_MSPin: 6
Dio.Port20_MSPin: 14
Dio.Port21_MSPin: 7
Dio.Port23_MSPin: 1
Dio.Port32_MSPin: 4
Dio.Port33_MSPin: 13


#******************************************************************************
#                                   PORT
#******************************************************************************
# Variable to specify maximum available Ports
Port.MaxAvailablePort: 33

# Variables to specify all the I/O and the read only ports that exist on the microcontroller
Port.PortsAvailable: _0_ _2_ _10_ _11_ _12_ _14_ _15_ _20_ _21_ _23_ _32_ _33_

# Variables to specify the pcsr supported ports that exist on the microcontroller
Port.AvailablePCSRPorts: 11 33

# Variables to specify the read only ports that exist on the microcontroller
Port.AvailableReadOnlyPorts:

# Port.AvailableLVDSPorts
Port.AvailableLVDSPorts:

# PortMultiAvailablePinPairLVDS
Port.PortMultiAvailablePinPairLVDS:

# Variable to specify the LVDS pin pair available
Port.Port0AvailablePinPairLVDS:
Port.Port2AvailablePinPairLVDS:
Port.Port10AvailablePinPairLVDS:
Port.Port11AvailablePinPairLVDS:
Port.Port12AvailablePinPairLVDS:
Port.Port14AvailablePinPairLVDS:
Port.Port15AvailablePinPairLVDS:
Port.Port20AvailablePinPairLVDS:
Port.Port21AvailablePinPairLVDS:
Port.Port23AvailablePinPairLVDS:
Port.Port32AvailablePinPairLVDS:
Port.Port33AvailablePinPairLVDS:

# Port.PortXAvailablePinPairLVDS
Port.PortXAvailablePinPairLVDS: X_Y
# Port.Portx_AvailablePinPairLVDSRx
Port.Port_0_AvailablePinPairLVDSRx:
Port.Port_2_AvailablePinPairLVDSRx:
Port.Port_10_AvailablePinPairLVDSRx:
Port.Port_11_AvailablePinPairLVDSRx:
Port.Port_12_AvailablePinPairLVDSRx:
Port.Port_14_AvailablePinPairLVDSRx:
Port.Port_15_AvailablePinPairLVDSRx:
Port.Port_20_AvailablePinPairLVDSRx:
Port.Port_21_AvailablePinPairLVDSRx:
Port.Port_23_AvailablePinPairLVDSRx:
Port.Port_32_AvailablePinPairLVDSRx:
Port.Port_33_AvailablePinPairLVDSRx:
# Port.Portx_AvailablePinPairLVDSTx
Port.Port0_AvailablePinPairLVDSTx:
Port.Port2_AvailablePinPairLVDSTx:
Port.Port10_AvailablePinPairLVDSTx:
Port.Port11_AvailablePinPairLVDSTx:
Port.Port12_AvailablePinPairLVDSTx:
Port.Port14_AvailablePinPairLVDSTx:
Port.Port15_AvailablePinPairLVDSTx:
Port.Port20_AvailablePinPairLVDSTx:
Port.Port21_AvailablePinPairLVDSTx:
Port.Port23_AvailablePinPairLVDSTx:
Port.Port32_AvailablePinPairLVDSTx:
Port.Port33_AvailablePinPairLVDSTx:

# Variable to specify the Maximum LPCR register used
Port.MaxLPCRReg: 0

# Variable to specify the PCSR pin pair available
Port.Port0_AvailablePinPCSR:
Port.Port2_AvailablePinPCSR:
Port.Port10_AvailablePinPCSR:
Port.Port11_AvailablePinPCSR: 0 1 2 3 4 6
Port.Port12_AvailablePinPCSR:
Port.Port14_AvailablePinPCSR:
Port.Port15_AvailablePinPCSR:
Port.Port20_AvailablePinPCSR:
Port.Port21_AvailablePinPCSR:
Port.Port23_AvailablePinPCSR:
Port.Port32_AvailablePinPCSR:
Port.Port33_AvailablePinPCSR: 0 1 2 3 4 5 6 7 8 9 10 11 12


# Variables to specify the ports that support analog/digital inputs i.e., support Pn_DISC register
Port.AvailableAnalogDigitalPorts:

#added available pins in analog port
Port.Port0_AvaiableAnalogDigitalPin:
Port.Port2_AvaiableAnalogDigitalPin:
Port.Port10_AvaiableAnalogDigitalPin:
Port.Port11_AvaiableAnalogDigitalPin:
Port.Port12_AvaiableAnalogDigitalPin:
Port.Port14_AvaiableAnalogDigitalPin:
Port.Port15_AvaiableAnalogDigitalPin:
Port.Port20_AvaiableAnalogDigitalPin:
Port.Port21_AvaiableAnalogDigitalPin:
Port.Port23_AvaiableAnalogDigitalPin:
Port.Port32_AvaiableAnalogDigitalPin:
Port.Port33_AvaiableAnalogDigitalPin:


# Variables to specify the available pins for each of the port for the microcontroller
Port.Port0_AvailablePins:0
Port.Port2_AvailablePins:0 1 2 3 4 5 6 7 8
Port.Port10_AvailablePins:1 2 3 5 6 7 8
Port.Port11_AvailablePins:0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Port.Port12_AvailablePins:0 1
Port.Port14_AvailablePins:0 1 2 3 4 5 6
Port.Port15_AvailablePins:0 1 2 3 4 5 6
Port.Port20_AvailablePins:0 2 3 6 7 8 9 10 11 12 13 14
Port.Port21_AvailablePins:0 2 3 4 5 6 7
Port.Port23_AvailablePins:1
Port.Port32_AvailablePins:0 1 4
Port.Port33_AvailablePins:0 1 2 3 4 5 6 7 8 9 10 11 12 13


# Total number of available ports
Port.TotalNumOfPort:12

# Port.AvailableLastAnalogPort
Port.AvailableLastAnalogPort:

# Available Port Numbers
Port.AvailablePorts: 0 2 10 11 12 14 15 20 21 23 32 33

# Available Port pin Numbers
Port.PortNoOfpins: 1 9 7 16 2 7 7 12 7 1 3 14

#Max Pins available in Max Port number
Port.PortMaxPortnumberPinCount: 13

# Ids of Port Pins
Port.PinId_Port0: 0
Port.PinId_Port2: 32 33 34 35 36 37 38 39 40
Port.PinId_Port10: 161 162 163 165 166 167 168
Port.PinId_Port11: 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
Port.PinId_Port12: 192 193
Port.PinId_Port14: 224 225 226 227 228 229 230
Port.PinId_Port15: 240 241 242 243 244 245 246
Port.PinId_Port20: 320 322 323 326 327 328 329 330 331 332 333 334
Port.PinId_Port21: 336 338 339 340 341 342 343
Port.PinId_Port23: 369
Port.PinId_Port32: 512 513 516
Port.PinId_Port33: 528 529 530 531 532 533 534 535 536 537 538 539 540 541


# Available modes of a port pin (Initial Mode selection)
###############################   Port 0 ######################################

Port.InitialModes0_0:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_ASCLIN3_ATX,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT63
###############################   Port 2 ######################################

Port.InitialModes2_0:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_QSPI3_SLSO1,ALT4_Reserved,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU60_CC60

Port.InitialModes2_1:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_SLSO2,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT60

Port.InitialModes2_2:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI3_SLSO3,ALT4_Reserved,ALT5_CAN02_TXD,ALT6_Reserved,ALT7_CCU60_CC61

Port.InitialModes2_3:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASLSO,ALT3_QSPI3_SLSO4,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT61

Port.InitialModes2_4:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASCLK,ALT3_QSPI3_SLSO0,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC62

Port.InitialModes2_5:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT62

Port.InitialModes2_6:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_MTSR,ALT4_Reserved,ALT5_EVADC_EMUX00,ALT6_Reserved,ALT7_CCU60_CC60

Port.InitialModes2_7:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_SCLK,ALT4_Reserved,ALT5_EVADC_EMUX01,ALT6_SENT_SPC1,ALT7_CCU60_CC61

Port.InitialModes2_8:GPIO,ALT1_Reserved,ALT2_QSPI3_SLSO5,ALT3_Reserved,ALT4_Reserved,ALT5_EVADC_EMUX02,ALT6_GETH_MDC,ALT7_CCU60_CC62
###############################   Port 10 ######################################

Port.InitialModes10_1:GPIO,ALT1_Reserved,ALT2_QSPI1_MTSR,ALT3_QSPI1_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_2:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_3:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_CAN02_TXD,ALT7_Reserved

Port.InitialModes10_5:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_QSPI3_SLSO8,ALT4_QSPI1_SLSO9,ALT5_GPT120_T6OUT,ALT6_ASCLIN2_ASLSO,ALT7_Reserved

Port.InitialModes10_6:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASCLK,ALT3_QSPI3_MTSR,ALT4_GPT120_T3OUT,ALT5_Reserved,ALT6_QSPI1_MRST,ALT7_Reserved

Port.InitialModes10_7:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI3_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes10_8:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ARTS,ALT3_QSPI3_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 11 ######################################

Port.InitialModes11_0:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TXD3,ALT7_Reserved

Port.InitialModes11_1:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_ASCLIN3_ATX,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TXD2,ALT7_Reserved

Port.InitialModes11_2:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO5,ALT4_QSPI1_SLSO5,ALT5_Reserved,ALT6_GETH_TXD1,ALT7_CCU60_COUT63

Port.InitialModes11_3:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TXD0,ALT7_CCU60_COUT62

Port.InitialModes11_4:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TXER,ALT7_GETH_TXCLK

Port.InitialModes11_5:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_6:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_TCTL,ALT7_CCU60_COUT61

Port.InitialModes11_7:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_8:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_9:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI1_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT60

Port.InitialModes11_10:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO3,ALT4_QSPI1_SLSO3,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC62

Port.InitialModes11_11:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO4,ALT4_QSPI1_SLSO4,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC61

Port.InitialModes11_12:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_CAN03_TXD,ALT6_CCU_EXTCLK1,ALT7_CCU60_CC60

Port.InitialModes11_13:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_14:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes11_15:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 12 ######################################

Port.InitialModes12_0:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_MDC,ALT7_Reserved

Port.InitialModes12_1:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_Reserved
###############################   Port 14 ######################################

Port.InitialModes14_0:GPIO,ALT1_Reserved,ALT2_ASCLIN0_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_CAN01_TXD,ALT6_ASCLIN0_ASCLK,ALT7_CCU60_COUT62

Port.InitialModes14_1:GPIO,ALT1_Reserved,ALT2_ASCLIN0_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_COUT63

Port.InitialModes14_2:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_QSPI2_SLSO1,ALT4_Reserved,ALT5_Reserved,ALT6_ASCLIN2_ASCLK,ALT7_Reserved

Port.InitialModes14_3:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_QSPI2_SLSO3,ALT4_ASCLIN1_ASLSO,ALT5_ASCLIN3_ASLSO,ALT6_Reserved,ALT7_Reserved

Port.InitialModes14_4:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_GETH_PPS,ALT7_Reserved

Port.InitialModes14_5:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes14_6:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI2_SLSO2,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 15 ######################################

Port.InitialModes15_0:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI0_SLSO13,ALT4_Reserved,ALT5_CAN02_TXD,ALT6_ASCLIN1_ASCLK,ALT7_Reserved

Port.InitialModes15_1:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI2_SLSO5,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_SDMMC0_CLK

Port.InitialModes15_2:GPIO,ALT1_Reserved,ALT2_ASCLIN0_ATX,ALT3_QSPI2_SLSO0,ALT4_Reserved,ALT5_CAN01_TXD,ALT6_ASCLIN0_ASCLK,ALT7_Reserved

Port.InitialModes15_3:GPIO,ALT1_Reserved,ALT2_ASCLIN0_ATX,ALT3_QSPI2_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes15_4:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI2_MRST,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC62

Port.InitialModes15_5:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI2_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU60_CC61

Port.InitialModes15_6:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_QSPI2_MTSR,ALT4_Reserved,ALT5_QSPI2_SCLK,ALT6_ASCLIN3_ASCLK,ALT7_CCU60_CC60
###############################   Port 20 ######################################

Port.InitialModes20_0:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_ASCLIN3_ASCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_2:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_3:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_QSPI0_SLSO9,ALT4_QSPI2_SLSO9,ALT5_CAN03_TXD,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_6:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ARTS,ALT3_QSPI0_SLSO8,ALT4_QSPI2_SLSO8,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes20_7:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT63

Port.InitialModes20_8:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ASLSO,ALT3_QSPI0_SLSO0,ALT4_QSPI1_SLSO0,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU61_CC60

Port.InitialModes20_9:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO1,ALT4_QSPI1_SLSO1,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_CC61

Port.InitialModes20_10:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_QSPI0_SLSO6,ALT4_QSPI2_SLSO7,ALT5_CAN03_TXD,ALT6_ASCLIN1_ASCLK,ALT7_CCU61_CC62

Port.InitialModes20_11:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT60

Port.InitialModes20_12:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_MRST,ALT4_QSPI0_MTSR,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT61

Port.InitialModes20_13:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_SLSO2,ALT4_QSPI1_SLSO2,ALT5_QSPI0_SCLK,ALT6_Reserved,ALT7_CCU61_COUT62

Port.InitialModes20_14:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_QSPI0_MTSR,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved
###############################   Port 21 ######################################

Port.InitialModes21_0:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_2:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_GETH_MDC,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_3:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_4:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_5:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes21_6:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASLSO,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_GPT120_T3OUT

Port.InitialModes21_7:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ATX,ALT3_ASCLIN3_ASCLK,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_GPT120_T6OUT
###############################   Port 23 ######################################

Port.InitialModes23_1:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ARTS,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_CCU_EXTCLK0,ALT7_Reserved
###############################   Port 32 ######################################

Port.InitialModes32_0:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes32_1:GPIO,ALT1_Reserved,ALT2_Reserved,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes32_4:GPIO,ALT1_Reserved,ALT2_PMS_DCDCSYNCO,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_CCU_EXTCLK1,ALT7_CCU60_COUT63
###############################   Port 33 ######################################

Port.InitialModes33_0:GPIO,ALT1_Reserved,ALT2_ASCLIN5_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_1:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASLSO,ALT3_QSPI2_SCLK,ALT4_Reserved,ALT5_EVADC_EMUX02,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_2:GPIO,ALT1_Reserved,ALT2_ASCLIN3_ASCLK,ALT3_QSPI2_SLSO10,ALT4_Reserved,ALT5_EVADC_EMUX01,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_3:GPIO,ALT1_Reserved,ALT2_ASCLIN5_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_EVADC_EMUX00,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_4:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ARTS,ALT3_QSPI2_SLSO12,ALT4_Reserved,ALT5_EVADC_EMUX12,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_5:GPIO,ALT1_Reserved,ALT2_QSPI0_SLSO7,ALT3_QSPI1_SLSO7,ALT4_Reserved,ALT5_EVADC_EMUX11,ALT6_Reserved,ALT7_ASCLIN5_ASLSO

Port.InitialModes33_6:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASLSO,ALT3_QSPI2_SLSO11,ALT4_Reserved,ALT5_EVADC_EMUX10,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_7:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_Reserved

Port.InitialModes33_8:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_Reserved,ALT4_Reserved,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU61_COUT62

Port.InitialModes33_9:GPIO,ALT1_Reserved,ALT2_ASCLIN2_ATX,ALT3_Reserved,ALT4_ASCLIN2_ASCLK,ALT5_CAN01_TXD,ALT6_ASCLIN0_ATX,ALT7_CCU61_CC62

Port.InitialModes33_10:GPIO,ALT1_Reserved,ALT2_QSPI1_SLSO6,ALT3_Reserved,ALT4_ASCLIN1_ASLSO,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT61

Port.InitialModes33_11:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ASCLK,ALT3_Reserved,ALT4_Reserved,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_CC61

Port.InitialModes33_12:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_Reserved,ALT4_ASCLIN1_ASCLK,ALT5_Reserved,ALT6_Reserved,ALT7_CCU61_COUT60

Port.InitialModes33_13:GPIO,ALT1_Reserved,ALT2_ASCLIN1_ATX,ALT3_Reserved,ALT4_QSPI2_SLSO6,ALT5_CAN00_TXD,ALT6_Reserved,ALT7_CCU61_CC60

# Port_<x>_FAST
Port_0_FAST:_0_
Port_2_FAST:_0_ _2_ _4_ _5_ _6_ _7_
Port_10_FAST:_1_ _2_ _3_
Port_11_FAST:_9_ _10_ _11_ _12_
Port_12_FAST:
Port_14_FAST:_0_ _1_ _5_ _6_
Port_15_FAST:_0_ _1_ _2_ _3_ _4_ _5_ _6_
Port_20_FAST:_0_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Port_21_FAST:_0_ _2_ _3_ _4_ _5_ _6_ _7_
Port_23_FAST:_1_
Port_32_FAST:_4_
Port_33_FAST:_8_ _10_ _11_ _12_ _13_


# Port_<x>_SLOW
Port_0_SLOW:
Port_2_SLOW:_1_ _3_ _8_
Port_10_SLOW:_5_ _6_ _7_ _8_
Port_11_SLOW:_5_ _7_ _8_ _13_ _14_ _15_
Port_12_SLOW:_0_ _1_
Port_14_SLOW:_2_ _3_ _4_
Port_15_SLOW:
Port_20_SLOW:_3_ _6_
Port_21_SLOW:
Port_23_SLOW:
Port_32_SLOW:_0_ _1_
Port_33_SLOW:_0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _9_


# Port_<x>_RFAST
Port_0_RFAST:
Port_2_RFAST:
Port_10_RFAST:
Port_11_RFAST:_0_ _1_ _2_ _3_ _4_ _6_
Port_12_RFAST:
Port_14_RFAST:
Port_15_RFAST:
Port_20_RFAST:
Port_21_RFAST:
Port_23_RFAST:
Port_32_RFAST:
Port_33_RFAST:


# Port_x_RGMII_INPUT
Port_0_RGMII_INPUT:
Port_2_RGMII_INPUT:
Port_10_RGMII_INPUT:
Port_11_RGMII_INPUT:_5_ _7_ _8_ _9_ _10_ _11_ _12_
Port_12_RGMII_INPUT:
Port_14_RGMII_INPUT:
Port_15_RGMII_INPUT:
Port_20_RGMII_INPUT:
Port_21_RGMII_INPUT:
Port_23_RGMII_INPUT:
Port_32_RGMII_INPUT:
Port_33_RGMII_INPUT:


#******************************************************************************
#                                   IRQ
#******************************************************************************

# IRQ:  TOS available
Irq.TosAvailable:CPU0,CPU1,DMA

# IRQ:  SRN available for ETH
# Note: Specify only those SRNs that are available in the uC
Irq.EthSrnAvailable:                                       \
IrqEth0 IrqEth1 IrqEth2 IrqEth3 IrqEth4                    \
IrqEth5 IrqEth6 IrqEth7 IrqEth8 IrqEth9

# IRQ:  SRN available for QSPI
# Note: Specify only those SRNs that are available in the uC
Irq.QspiSrnAvailable:                                      \
IrqQspi0 IrqQspi1                                          \
IrqQspi2 IrqQspi3

Irq.QspiHCSrnAvailable:

# IRQ:  SRN available for ASCLIN
# Note: Specify only those SRNs that are available in the uC
Irq.AsclinSrnAvailable:                                    \
IrqAsclin0 IrqAsclin1 IrqAsclin2 IrqAsclin3                \
IrqAsclin5


# IRQ:  SRN available for HSSL
# Note: Specify only those SRNs that are available in the uC
Irq.HsslAvailable:

Irq.HsslSrnAvailable:


# IRQ:  SRN available for I2C
# Note: Specify only those SRNs that are available in the uC
Irq.I2CAvailable:


# IRQ:  Available GPT12 modules
# Note: Specify only those available GPT12 modules in the uC
Irq.GPT12Available:                                        \
IrqGPT120

# IRQ:  Available CCU6 modules
# Note: Specify only those available CCU6 modules in the uC
Irq.CCU6Available:                                         \
IrqCCU60 IrqCCU61

# IRQ:  Available DMU modules
# Note: Specify only those available DMU modules in the uC
Irq.DmuSrnAvailable:                                      \
IrqDmuSr0 IrqDmuSr1

# IRQ:  Available Scu modules
# Note: Specify only those available Scu modules in the uC
Irq.ScuSrnAvailable:                                      \
IrqScuEruSr1 IrqScuEruSr2                                 \
IrqScuEruSr3 IrqScuEruSr0

# IRQ:  Available Sent modules
Irq.SentSrnAvailable:                                     \
IrqSentSrn0 IrqSentSrn1                                   \
IrqSentSrn2 IrqSentSrn3                                   \
IrqSentSrn4 IrqSentSrn5                                   \
IrqSentSrn6 IrqSentSrn7                                   \
IrqSentSrn8 IrqSentSrn9


# IRQ:  Available DSADC modules
# Note: Specify only those available DSADC modules in the uC
Irq.DSAdcSrnAvailable:


# IRQ:  Available DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.DMAChAvailable:                                        \
IrqDMAErr0 IrqDMAErr1 IrqDMAErr2 IrqDMAErr3                \
IrqDMACh0 IrqDMACh1 IrqDMACh2 IrqDMACh3                    \
IrqDMACh4 IrqDMACh5 IrqDMACh6 IrqDMACh7 IrqDMACh8          \
IrqDMACh9 IrqDMACh10 IrqDMACh11 IrqDMACh12 IrqDMACh13      \
IrqDMACh14 IrqDMACh15 IrqDMACh16 IrqDMACh17 IrqDMACh18     \
IrqDMACh19 IrqDMACh20 IrqDMACh21 IrqDMACh22 IrqDMACh23     \
IrqDMACh24 IrqDMACh25 IrqDMACh26 IrqDMACh27 IrqDMACh28     \
IrqDMACh29 IrqDMACh30 IrqDMACh31 IrqDMACh32 IrqDMACh33     \
IrqDMACh34 IrqDMACh35 IrqDMACh36 IrqDMACh37 IrqDMACh38     \
IrqDMACh39 IrqDMACh40 IrqDMACh41 IrqDMACh42 IrqDMACh43     \
IrqDMACh44 IrqDMACh45 IrqDMACh46 IrqDMACh47 IrqDMACh48     \
IrqDMACh49 IrqDMACh50 IrqDMACh51 IrqDMACh52 IrqDMACh53     \
IrqDMACh54 IrqDMACh55 IrqDMACh56 IrqDMACh57 IrqDMACh58     \
IrqDMACh59 IrqDMACh60 IrqDMACh61 IrqDMACh62 IrqDMACh63

# IRQ:  Available Number of DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.NoOfDmaChannels:                                       \
IrqDMAErr0To3 IrqDmaCh0To15 IrqDmaCh16To63


# IRQ:  Available FlexRay modules
# Note: Specify only those available FlexRay modules in the uC
Irq.FlexRayAvailable:

Irq.FlexRaySrnAvailable:


# IRQ:  Available GTM modules
# Note: Specify only those available GTM modules in the uC
Irq.GTMAvailable:

Irq.GTMMcsAvailable:

Irq.GTMTimAvailable:

Irq.GTMTomAvailable:

Irq.GTMAtomAvailable:

Irq.GtmMaxTim: 0
Irq.GtmMaxMCS: 0
Irq.GtmMaxTom: 0
Irq.GtmMaxAtom: 0

# IRQ:  Available GTM SPE modules
# Note: Specify only those available GTM SPE modules in the uC
Irq.GtmSpeSrnAvailable:


# IRQ:  Available GPSR modules
# Note: Specify only those available GPSR modules in the uC
Irq.GpsrAvailable:                                        \
IrqGpsr0 IrqGpsr1

Irq.STMAvailable: IrqSTM0 IrqSTM1

Irq.VAdcAvailable:                                        \
IrqVADC0 IrqVADC1                                         \
IrqVADC2 IrqVADC3                                         \
IrqVADC4 IrqVADC5                                         \
IrqVADCCG0 IrqVADCCG1

Irq.CanModulesAvailable: IrqCan0

Irq.CanSrnAvailable:                                      \
IrqCanSrn0 IrqCanSrn1                                     \
IrqCanSrn2 IrqCanSrn3                                     \
IrqCanSrn4 IrqCanSrn5                                     \
IrqCanSrn6 IrqCanSrn7                                     \
IrqCanSrn8 IrqCanSrn9                                     \
IrqCanSrn10 IrqCanSrn11                                   \
IrqCanSrn12 IrqCanSrn13                                   \
IrqCanSrn14 IrqCanSrn15

Irq.Can0SrnAvailable:                                     \
IrqCanSrn0 IrqCanSrn1                                     \
IrqCanSrn2 IrqCanSrn3                                     \
IrqCanSrn4 IrqCanSrn5                                     \
IrqCanSrn6 IrqCanSrn7                                     \
IrqCanSrn8 IrqCanSrn9                                     \
IrqCanSrn10 IrqCanSrn11                                   \
IrqCanSrn12 IrqCanSrn13                                   \
IrqCanSrn14 IrqCanSrn15

Irq.Can1SrnAvailable:
Irq.Can2SrnAvailable:
# IRQ:  Maximum DMA priority
Irq.DmaMaxPrio: 63

# IRQ:  Available Modules
Irq.ModAvailable: IrqEth IrqQspi IrqAsclin IrqGpt IrqCcu6 IrqDmu IrqScu IrqSent IrqDma IrqGpsr IrqStm IrqVadc IrqCan


#******************************************************************************
#                                   CCU6
#******************************************************************************
Ccu6.Available: true
Ccu6.MaxKernals: 2
Ccu6.MaxT12Channels: 3
Ccu6.MaxComparatorsPerKernel: 4
Ccu6.Ccu60Cc0InputConnections : CCINA_PORT2_PIN0, CCINC_PORT2_PIN6, CCIND_EVR_WUT_TRIGGER_O
Ccu6.Ccu60Cc1InputConnections : CCINA_PORT2_PIN2, CCINC_PORT2_PIN7
Ccu6.Ccu60Cc2InputConnections : CCINA_PORT2_PIN4, CCINC_PORT2_PIN8, CCIND_ERU_OGU4_PDOUT4
Ccu6.Ccu61Cc0InputConnections : CCINB_PORT2_PIN0, CCIND_EVR_WUT_TRIGGER_O
Ccu6.Ccu61Cc1InputConnections : CCINB_PORT2_PIN2, CCIND_CAN0_INTR12
Ccu6.Ccu61Cc2InputConnections : CCINB_PORT2_PIN4, CCIND_ERU_OGU5_PDOUT5
Ccu6.Ccu6AllCcAllInputConnections : CCINA_PORT2_PIN0,CCINC_PORT2_PIN6,CCIND_EVR_WUT_TRIGGER_O,CCINA_PORT2_PIN2,CCINC_PORT2_PIN7,CCINA_PORT2_PIN4,CCINC_PORT2_PIN8,CCIND_ERU_OGU4_PDOUT4, CCINB_PORT2_PIN0,CCINB_PORT2_PIN2,CCIND_CAN0_INTR12,CCINB_PORT2_PIN4,CCIND_ERU_OGU5_PDOUT5
Ccu6.ClockSelect:CCU6_CONFIGURABLE_CLOCK_0,CCU6_CONFIGURABLE_CLOCK_1,CCU6_CONFIGURABLE_CLOCK_2,CCU6_CONFIGURABLE_CLOCK_3,CCU6_CONFIGURABLE_CLOCK_4,CCU6_CONFIGURABLE_CLOCK_6,CCU6_CONFIGURABLE_CLOCK_5,CCU6_CONFIGURABLE_CLOCK_7

#******************************************************************************
#                            RESOURCE MANAGER
#******************************************************************************
RM.AvailableCores:CORE0,CORE1
RM.Modules:ADC,PWM,ICU,GPT,DMA,CAN,STM,SPI,SENT,ETH,LIN

#******************************************************************************
#                                   SMU
#******************************************************************************
Smu.SmuMaxAlarmPos: 31

Smu.SmuCoreTotalAlarmGroups: 12
Smu.SmuCoreTotalAlarmBehavior: 32
Smu.SmuCoreTotalCfgRegs: 36

Smu.SmuCoreTotalRT0Alarms: 4
Smu.SmuCoreTotalRT1Alarms: 4

Smu.SmuStdbyTotalAlarmGroups: 2
Smu.SmuStdbyTotalAlarmBehavior: 32

Smu.SmuStdbyStartAlarmGroup: 20
Smu.SmuStdbyEndAlarmGroup: 21

Smu.SmuAlarmGroup0: 29392887
Smu.SmuAlarmGroup1: 29392887
Smu.SmuAlarmGroup2: 0
Smu.SmuAlarmGroup3: 0
Smu.SmuAlarmGroup4: 0
Smu.SmuAlarmGroup5: 0
Smu.SmuAlarmGroup6: 62856703
Smu.SmuAlarmGroup7: 4294701567
Smu.SmuAlarmGroup8: 4278128639
Smu.SmuAlarmGroup9: 1349746731
Smu.SmuAlarmGroup10: 7864319
Smu.SmuAlarmGroup11: 13055
Smu.SmuAlarmGroup20: 65520
Smu.SmuAlarmGroup21: 131007

Smu.SmuGroup0UnavailableIds: 3_15_16_17_18_19_20_21_25_26_27_28_29_30_31
Smu.SmuGroup1UnavailableIds: 3_15_16_17_18_19_20_21_25_26_27_28_29_30_31
Smu.SmuGroup2UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup3UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup4UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup5UnavailableIds: 0_1_2_3_4_5_6_7_8_9_10_11_12_13_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup6UnavailableIds: 9_13_14_15_22_26_27_28_29_30_31
Smu.SmuGroup7UnavailableIds: 9_10_11_18
Smu.SmuGroup8UnavailableIds: 12_13_14_15_24
Smu.SmuGroup9UnavailableIds: 2_4_6_7_8_9_10_11_12_13_14_18_19_23_24_25_26_27_29_31
Smu.SmuGroup10UnavailableIds: 19_23_24_25_26_27_28_29_30_31
Smu.SmuGroup11UnavailableIds: 8_10_11_14_15_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup20UnavailableIds: 0_1_2_3_16_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31
Smu.SmuGroup21UnavailableIds: 6_17_18_19_20_21_22_23_24_25_26_27_28_29_30_31

Smu.SmuAlarmExecValidMask: 169806367
#******************************************************************************
#                                   MCU
#******************************************************************************
Mcu.CPU0LMUAddStart:2415919104
Mcu.CPU0LMUAddEnd:2415927295
Mcu.CPU0LMUAddBlk1Start:2415921152

Mcu.CPU1LMUAddStart:2415984640
Mcu.CPU1LMUAddEnd:2416050175
Mcu.CPU1LMUAddBlk1Start:2416017408

Mcu.CPU2LMUAddStart:
Mcu.CPU2LMUAddEnd:

Mcu.CPU3LMUAddStart:
Mcu.CPU3LMUAddEnd:

Mcu.CPU4LMUAddStart:
Mcu.CPU4LMUAddEnd:

Mcu.CPU5LMUAddStart:
Mcu.CPU5LMUAddEnd:

Mcu.LMU0AddStart:
Mcu.LMU0AddEnd:

Mcu.LMU1AddStart:
Mcu.LMU1AddEnd:

Mcu.LMU2AddStart:
Mcu.LMU2AddEnd:

Mcu.LMU3AddStart:
Mcu.LMU3AddEnd:

Mcu.CPU0DSPRAddStart:1879048192
Mcu.CPU0DSPRAddEnd:1879244799

Mcu.CPU1DSPRAddStart:1610612736
Mcu.CPU1DSPRAddEnd:1610711039

Mcu.CPU2DSPRAddStart:
Mcu.CPU2DSPRAddEnd:

Mcu.CPU3DSPRAddStart:
Mcu.CPU3DSPRAddEnd:

Mcu.CPU4DSPRAddStart:
Mcu.CPU4DSPRAddEnd:

Mcu.CPU5DSPRAddStart:
Mcu.CPU5DSPRAddEnd:

Mcu.CPU0PSPRAddStart:1880096768
Mcu.CPU0PSPRAddEnd:1880129535

Mcu.CPU1PSPRAddStart:1611661312
Mcu.CPU1PSPRAddEnd:1611726847

Mcu.CPU2PSPRAddStart:
Mcu.CPU2PSPRAddEnd:

Mcu.CPU3PSPRAddStart:
Mcu.CPU3PSPRAddEnd:

Mcu.CPU4PSPRAddStart:
Mcu.CPU4PSPRAddEnd:

Mcu.CPU5PSPRAddStart:
Mcu.CPU5PSPRAddEnd:

#*********************************OSC FREQ*********************************
Mcu.OscExtCrystalMinFrequency: 16
Mcu.OscDirectModeMinFrequency: 4
Mcu.OscMaxFrequency: 40

#*************************BACKUP and SYSCLK FREQ***************************
Mcu.BackUpFrequency: 100000000
Mcu.SysClkFrequency: 20000000
#******************************MCU PERIPHERAL PLL**************************
Mcu.FPerPll1MinFrequency: 20000000
Mcu.FPerPll1MaxFrequency: 320000000
Mcu.FPerPll2MinFrequency: 20000000
Mcu.FPerPll2MaxFrequency: 200000000
Mcu.PerPllFoscByPMinFrequency: 10000000
Mcu.PerPllFoscByPMaxFrequency: 40000000
Mcu.PerPllDcoBaseMinFrequency: 400000000
Mcu.PerPllDcoBaseMaxFrequency: 800000000

#******************************MCU SYSTEM PLL******************************
Mcu.FSysPllMinFrequency: 20000000
Mcu.FSysPllMaxFrequency: 300000000
Mcu.SysFoscByPMinFrequency: 10000000
Mcu.SysFoscByPMaxFrequency: 40000000
Mcu.SysPllDcoBaseMinFrequency: 400000000
Mcu.SysPllDcoBaseMaxFrequency: 800000000
Mcu.SysPllModulationConfiguration: 61

#*************************MCU CCU FREQ***************************************
Mcu.IdleModeCoreEnumValues: INDIVIDUAL_IDLE_CORES_SEL0,CPU_IDLE_CORE0_SEL1,CPU_IDLE_CORE1_SEL2
Mcu.SystemModeCoreEnumValues: CPU_SYSTEM_CORE0_SEL0,CPU_SYSTEM_CORE1_SEL1,UNANIMOUS_SYSTEM_ALL_CORES_SEL6
Mcu.fCPU1Exists:true
Mcu.fCPU2Exists:false
Mcu.fCPU3Exists:false
Mcu.fCPU4Exists:false
Mcu.fCPU5Exists:false

Mcu.NoOfCoreAvailable: 2
Mcu.ClockRefSelection: MCU_USER_DEFINED_FREQUENCY,MCU_CPU0_FREQUENCY,MCU_CPU1_FREQUENCY,MCU_SOURCE0_FREQUENCY,MCU_SOURCE1_FREQUENCY,MCU_SOURCE2_FREQUENCY,MCU_FSI_FREQUENCY,MCU_SRI_FREQUENCY,MCU_FSI2_FREQUENCY,MCU_SPB_FREQUENCY,MCU_REF_FREQUENCY_1,MCU_REF_FREQUENCY_2,MCU_BBB_FREQUENCY,MCU_ASCLINFAST_FREQUENCY,MCU_GETH_FREQUENCY,MCU_STM_FREQUENCY,MCU_MCANH_FREQUENCY,MCU_MCAN_FREQUENCY,MCU_QSPI_FREQUENCY,MCU_ADC_FREQUENCY,MCU_ASCLINSLOW_FREQUENCY,MCU_HSCT_FREQUENCY

Mcu.fLMU0Exists:false
Mcu.fLMU1Exists:false
Mcu.fLMU2Exists:false
Mcu.fLMU3Exists:false

Mcu.fEBUExists:false
Mcu.fCPU0MaxFrequency: 300000000
Mcu.fCPU1MaxFrequency: 300000000
Mcu.fCPU2MaxFrequency: 300000000
Mcu.fCPU3MaxFrequency: 300000000
Mcu.fCPU4MaxFrequency: 300000000
Mcu.fCPU5MaxFrequency: 300000000
Mcu.fCPU1MinFrequency: 1
Mcu.fCPU2MinFrequency: 0
Mcu.fCPU3MinFrequency: 0
Mcu.fCPU4MinFrequency: 0
Mcu.fCPU5MinFrequency: 0

Mcu.fSTM1Exists:true
Mcu.fSTM2Exists:false
Mcu.fSTM3Exists:false
Mcu.fSTM4Exists:false
Mcu.fSTM5Exists:false
Mcu.fHSPDMExists:false
Mcu.fAdasExists:true
Mcu.fERAYExists:false
Mcu.fMscExists:false
Mcu.fI2CExists:false

Mcu.fAdcMaxFrequency: 160000000
Mcu.fAdcMinFrequency: 20000000

Mcu.SRIDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fSRIMaxFrequency: 300000000

Mcu.SPBDividerValues: 2,3,4,5,6,8,10,12,15
Mcu.fSPBMaxFrequency: 100000000

Mcu.BBBDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fBBBMaxFrequency: 150000000

Mcu.fFSIMaxFrequency: 100000000
Mcu.fFSIMinFrequency: 20000000

Mcu.fFSI2MaxFrequency: 300000000

Mcu.fEBUMaxFrequency: 160000000
Mcu.fEBUMinFrequency: 0
Mcu.STMDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fSTMMaxFrequency: 100000000

Mcu.GTMDividerValues:
Mcu.fGTMMaxFrequency: 200000000
Mcu.fGTMMinFrequency: 0

Mcu.MCanDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fMcanMaxFrequency: 80000000

Mcu.AscLinFastDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fAscLinFastMaxFrequency: 200000000

Mcu.AscLinSlowDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fAscLinSlowMaxFrequency: 200000000

Mcu.fErayFrequency: 80000000

Mcu.fHSCTMaxFrequency: 400000000

Mcu.fReferenceMaxFrequency1: 100000000

Mcu.fReferenceMaxFrequency2: 100000000

Mcu.I2CDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fI2CMaxFrequency: 100000000

Mcu.QspiDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fQspiMaxFrequency: 200000000

Mcu.MscDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fMscMaxFrequency: 200000000

Mcu.fHspdm160MinFrequency: 0
Mcu.fHspdm160MaxFrequency: 160000000
Mcu.fHspdm320MinFrequency: 0
Mcu.fHspdm320MaxFrequency: 320000000

Mcu.fAdasMaxFrequency: 300000000
Mcu.fAdasMinFrequency: 200000000
Mcu.AdasDividerValues: 1,2,3,4,5,6,8,10,12,15

Mcu.fGEthMaxFrequency: 150000000
Mcu.fGEthMinFrequency: 100000000
Mcu.GEthDividerValues: 1,2,3,4,15

Mcu.fMcanHMaxFrequency: 100000000
Mcu.McanHDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.McuExtClockOutSel0:FOUT_EXT_CLOCK0_SEL0,PLL0_EXT_CLOCK0_SEL1,PLL1_EXT_CLOCK0_SEL2,OSC0_EXT_CLOCK0_SEL3,BACKUP_EXT_CLOCK0_SEL4,PLL2_EXT_CLOCK0_SEL5,BBB_EXT_CLOCK0_SEL6,SRI_EXT_CLOCK0_SEL8,SPB_EXT_CLOCK0_SEL9,FSI_EXT_CLOCK0_SEL10,STM_EXT_CLOCK0_SEL11,GTM_EXT_CLOCK0_SEL12,TCK_EXT_CLOCK0_SEL13,FSI2_EXT_CLOCK0_SEL14,ERAY_MT0_EXT_CLOCK0_SEL15

Mcu.McuExtClockOutSel1:FOUT_EXT_CLOCK1_SEL0,PLL0_EXT_CLOCK1_SEL1,PLL1_EXT_CLOCK1_SEL2,EBU_EXT_CLOCK1_SEL3,BACKUP_EXT_CLOCK1_SEL4,MCAN_EXT_CLOCK1_SEL5,ADC_EXT_CLOCK1_SEL6,QSPI_EXT_CLOCK1_SEL7,SRI_EXT_CLOCK1_SEL8,SPB_EXT_CLOCK1_SEL9,I2C_EXT_CLOCK1_SEL10,MSC_EXT_CLOCK1_SEL11,ERAY_EXT_CLOCK1_SEL12,ASCLINF_EXT_CLOCK1_SEL13,ASCLINS_EXT_CLOCK1_SEL14,OSCFL_EXT_CLOCK1_SEL15

#***********************MCU CCU CLK RATIOS***********************************
Mcu.SRISPBClockRatios: 1,2,3,4,5,6
Mcu.SRIFSIClockRatios: 1,2,3
Mcu.SRIFSI2ClockRatios: 1
Mcu.FSI2FSIClockRatios: 1,2,3
Mcu.SRILOWPOWERClockRatios: 30,60,120,240
Mcu.GTMSPBClockRatios: 1,2
Mcu.SPBGTMClockRatios: 1,2,3,4,5,6
Mcu.SPBSTMClockRatios: 1,2,3,4,5,6,8,10,12,15
Mcu.SRIBBBClockRatios: 1,2
Mcu.STMSPBClockRatios: 1,2,3,4,5,6,8,10,12,15
Mcu.AdasSriClockRatios: 1,2
Mcu.AdasBBBClockRatios: 2
Mcu.SPBMCANHClockRatios: 1,2,3,4,5,6,8,10,12,15
Mcu.SPBMcanHClockRatios: 1,2,3,4,5,6,8,10,12,15
Mcu.SRIGEthClockRatios: 1,2,3,4,15

#***********************MCU CCU CLK DEPENDENCIES*******************************
Mcu.SRIClockDependencies: SPB,FSI,FSI2,BBB,GEth
Mcu.SPBClockDependencies: GTM,STM,McanH
Mcu.FSI2ClockDependencies: FSI
Mcu.GTMClockDependencies: SPB
Mcu.STMClockDependencies: SPB
Mcu.ADASClockDependencies: SRI,BBB
Mcu.McanHClockDependencies: SPB

#******************************************************************************
#                                   MCALLIB
#******************************************************************************
McalLib.DsprCore0StartAddr:1879048192
McalLib.DsprCore1StartAddr:1610612736
McalLib.DsprCore2StartAddr:0
McalLib.DsprCore3StartAddr:0
McalLib.DsprCore4StartAddr:0
McalLib.DsprCore5StartAddr:0

McalLib.DsprCore0EndAddr:1879244799
McalLib.DsprCore1EndAddr:1610711039
McalLib.DsprCore2EndAddr:0
McalLib.DsprCore3EndAddr:0
McalLib.DsprCore4EndAddr:0
McalLib.DsprCore5EndAddr:0

McalLib.PsprCore0StartAddr:1880096768
McalLib.PsprCore1StartAddr:1611661312
McalLib.PsprCore2StartAddr:0
McalLib.PsprCore3StartAddr:0
McalLib.PsprCore4StartAddr:0
McalLib.PsprCore5StartAddr:0

McalLib.PsprCore0EndAddr:1880129535
McalLib.PsprCore1EndAddr:1611726847
McalLib.PsprCore2EndAddr:0
McalLib.PsprCore3EndAddr:0
McalLib.PsprCore4EndAddr:0
McalLib.PsprCore5EndAddr:0
McalLib.BackupClockFreq:100
#******************************************************************************
#                                   GPT12
#******************************************************************************
Gpt12.Available:true
Gpt12.MaxBlocks:2
Gpt12.MaxTimers:5
Gpt12.Gpt12InputConnection_T2: GPT12_T2INB_PORT33_PIN7
Gpt12.Gpt12InputConnection_T3: GPT12_T3INA_PORT02_PIN6,GPT12_T3INC_SCU_PDOUT4
Gpt12.Gpt12InputConnection_T4: GPT12_T4INA_PORT02_PIN8,GPT12_T4INB_PORT10_PIN8
Gpt12.Gpt12InputConnection_T5: GPT12_T5INA_PORT21_PIN7,GPT12_T5INB_PORT10_PIN3
Gpt12.Gpt12InputConnection_T6: GPT12_T6INA_PORT20_PIN3,GPT12_T6INB_PORT10_PIN2
Gpt12.Gpt12InputConnection_TAll: GPT12_T2INB_PORT33_PIN7,GPT12_T3INA_PORT02_PIN6,GPT12_T3INC_SCU_PDOUT4,GPT12_T4INA_PORT02_PIN8,GPT12_T4INB_PORT10_PIN8,GPT12_T5INA_PORT21_PIN7,GPT12_T5INB_PORT10_PIN3,GPT12_T6INA_PORT20_PIN3,GPT12_T6INB_PORT10_PIN2
Gpt12.Gpt12DirInputConnection_T2: NONE,GPT12_T2EUDB_PORT33_PIN6
Gpt12.Gpt12DirInputConnection_T3: NONE,GPT12_T3EUDA_PORT02_PIN7,GPT12_T3EUDB_PORT10_PIN7
Gpt12.Gpt12DirInputConnection_T4: NONE,GPT12_T4EUDB_PORT33_PIN5
Gpt12.Gpt12DirInputConnection_T5: NONE
Gpt12.Gpt12DirInputConnection_T6: NONE
Gpt12.Gpt12DirInputConnection_TAll: NONE,GPT12_T2EUDB_PORT33_PIN6,GPT12_T3EUDA_PORT02_PIN7,GPT12_T3EUDB_PORT10_PIN7,GPT12_T4EUDB_PORT33_PIN5

#******************************************************************************
#                                  ASCLIN
#******************************************************************************
# AscLin.AvailableAscLinModules
AscLin.AvailableAscLinModules: ASCLIN0,ASCLIN1,ASCLIN2,ASCLIN3,ASCLIN5
# AscLin.MaxNoOfAscLinModules
AscLin.MaxNoOfAscLinModules: 5
# AscLin.LastIndexOfAscLinModules
AscLin.LastIndexOfAscLinModules: 5
# AscLin.ASCLIN[x]_RxSelectLine
AscLin.ASCLIN0_RxSelectLine: SELECT_A_PORT14_PIN1, SELECT_B_PORT15_PIN3, SELECT_D_PORT33_PIN10
AscLin.ASCLIN1_RxSelectLine: SELECT_A_PORT15_PIN1, SELECT_B_PORT15_PIN5, SELECT_C_PORT20_PIN9, SELECT_E_PORT11_PIN10, SELECT_F_PORT33_PIN13, SELECT_G_PORT02_PIN3
AscLin.ASCLIN2_RxSelectLine: SELECT_A_PORT14_PIN3, SELECT_B_PORT02_PIN1, SELECT_D_PORT10_PIN6, SELECT_E_PORT33_PIN8, SELECT_G_PORT02_PIN0
AscLin.ASCLIN3_RxSelectLine: SELECT_B_PORT11_PIN0, SELECT_C_PORT20_PIN3, SELECT_F_PORT21_PIN6
AscLin.ASCLIN5_RxSelectLine: SELECT_B_PORT33_PIN4
# Parameter AscLin.ASCLIN[x]_CTSSelectLine is used only by UART module
AscLin.ASCLIN0_CTSSelectLine: NONE
AscLin.ASCLIN1_CTSSelectLine: SELECT_CTS_A_PORT20_PIN7, SELECT_CTS_B_PORT32_PIN4
AscLin.ASCLIN2_CTSSelectLine: SELECT_CTS_A_PORT10_PIN7, SELECT_CTS_B_PORT33_PIN5
AscLin.ASCLIN3_CTSSelectLine: NONE
AscLin.ASCLIN5_CTSSelectLine: NONE

# AscLin.ALL_RxSelectLine
AscLin.ALL_RxSelectLine: SELECT_A_PORT14_PIN1, SELECT_B_PORT15_PIN3, SELECT_D_PORT33_PIN10, SELECT_A_PORT15_PIN1, SELECT_B_PORT15_PIN5, SELECT_C_PORT20_PIN9, SELECT_E_PORT11_PIN10, SELECT_F_PORT33_PIN13, SELECT_G_PORT02_PIN3, SELECT_A_PORT14_PIN3, SELECT_B_PORT02_PIN1, SELECT_D_PORT10_PIN6, SELECT_E_PORT33_PIN8, SELECT_G_PORT02_PIN0, SELECT_B_PORT11_PIN0, SELECT_C_PORT20_PIN3, SELECT_F_PORT21_PIN6, SELECT_B_PORT33_PIN4
# Parameter AscLin.ALL_CTSSelectLine is used only by UART module
AscLin.ALL_CTSSelectLine: SELECT_CTS_A_PORT20_PIN7, SELECT_CTS_B_PORT32_PIN4, SELECT_CTS_A_PORT10_PIN7, SELECT_CTS_B_PORT33_PIN5, NONE
#******************************************************************************
#                                   SPI
#******************************************************************************
Spi.AvailableQSPIModule:QSPI0,QSPI1,QSPI2,QSPI3

# MRST(input pins) values wrt QSPIn
# Note: Though a particular QSPI is not available for the derivate,
#       an empty variable Spi.QSPIxMRSTPin should be defined
#       for all the QSPIs available in the umbrella device
#       (to avoid XPATH access errors)

Spi.QSPI0ExternalDemux:ON
Spi.QSPI1ExternalDemux:ON
Spi.QSPI2ExternalDemux:OFF
Spi.QSPI3ExternalDemux:ON
Spi.QSPI4ExternalDemux:OFF
Spi.QSPI5ExternalDemux:OFF

Spi.QSPI0MRSTPin:MRST0A_PORT20_PIN12

Spi.QSPI1MRSTPin:MRST1A_PORT10_PIN1,MRST1B_PORT11_PIN3

Spi.QSPI2MRSTPin:MRST2E_PORT15_PIN2,MRST2A_PORT15_PIN4

Spi.QSPI3MRSTPin:MRST3A_PORT02_PIN5,MRST3B_PORT10_PIN7

Spi.QSPI4MRSTPin:

Spi.QSPI5MRSTPin:

Spi.QSPIXMRSTPin:MRST0A_PORT20_PIN12,MRST1A_PORT10_PIN1,MRST1B_PORT11_PIN3,MRST2E_PORT15_PIN2,MRST2A_PORT15_PIN4,MRST3A_PORT02_PIN5,MRST3B_PORT10_PIN7


#******************************************************************************
#                                   STM
#******************************************************************************
Stm.AvailableTimers: STM0 STM1
Stm.Timers: STM0,STM1
Stm.TotalNumberofcores: 2
#******************************************************************************
#                                   ETH
#******************************************************************************
Eth.EthPhyIntf : RMII,MII,RGMII
Eth.EthSpeed : ETH_10MBPS,ETH_100MBPS,ETH_1000MBPS
Eth.EthMdioAltInputCntrl0: ALT0_SELECT_P00_0,ALT2_SELECT_P12_1,ALT3_SELECT_P21_3,ALT1_SELECT_NONE
Eth.EthRxclkInputCntrl0: ALT0_SELECT_P11_12,ALT1_SELECT_P11_4,ALT2_SELECT_P12_0,ALT3_SELECT_NONE
Eth.EthRxErrMIIInputCntrl0: ALT0_SELECT_P11_13,ALT1_SELECT_P21_7,ALT3_SELECT_NONE
Eth.EthCarrierSenseMIIInputCntrl0: ALT0_SELECT_P11_14,ALT1_SELECT_P11_11,ALT3_SELECT_NONE
Eth.EthRecDataValidMIIInputCntrl0: ALT0_SELECT_P11_11,ALT1_SELECT_P11_14,ALT3_SELECT_NONE
Eth.EthTxClockMIIInputCntrl0: ALT0_SELECT_P11_5,ALT1_SELECT_P11_12,ALT3_SELECT_NONE
Eth.EthCollisionMIICntrl0: ALT0_SELECT_P11_15,ALT3_SELECT_NONE
Eth.EthRefClkRMIIInputCntrl0: ALT0_SELECT_P11_12,ALT3_SELECT_NONE
Eth.EthCRSDVRMIIInputCntrl0: ALT0_SELECT_P11_11,ALT1_SELECT_P11_14,ALT3_SELECT_NONE
Eth.EthReceiveData0InputCntrl0: ALT0_SELECT_P11_10,ALT3_SELECT_NONE
Eth.EthReceiveData1InputCntrl0: ALT0_SELECT_P11_9,ALT3_SELECT_NONE
Eth.EthReceiveData2InputCntrl0: ALT0_SELECT_P11_8,ALT3_SELECT_NONE
Eth.EthReceiveData3InputCntrl0: ALT0_SELECT_P11_7,ALT3_SELECT_NONE
Eth.EthAvaliableNodes: 1

#******************************************************************************
#                                   FEE
#******************************************************************************
Fee.BlockSize: 65535
Fee.FlsWordLineSize: 512
Fee.ThresholdSize: 64488
Fee.NumberOfBlocks: 2678

#******************************************************************************
#                                   FLS
#******************************************************************************
Fls.BaseAddress:2936012800
Fls.TotalSize:131072
Fls.EraseSuspend:true
Fls.EraseTime:1725000
Fls.WriteTime:5140

#******************************************************************************
#                                   FR
#******************************************************************************
# Eray.MaxControllers [cover parentID FR={41C0DA33-0824-45b0-B277-67E01E441C1F}]
Eray.MaxControllers:0

#******************************************************************************
#                                   CAN
#******************************************************************************
# Can.MaxControllers [cover parentID CAN={A76860CA-435C-4783-A830-4A9AB6D92946}]
Can.MaxControllers: 4
Can.TotalControllers: 4
# Can.MaxKernels [cover parentID CAN={4FE4F91D-0E3B-435b-99A3-31D2597122D1}]
Can.MaxKernels: 1
# Can.MaxCtrlKer [cover parentID CAN={467CDC7D-F536-4b18-A203-66A7E89BFB53}]
Can.MaxCtrlKer: 4
# Can.MaxHwObjects [cover parentID CAN={720574CD-C6BB-42f5-8D23-B70C74C282BD}]
Can.MaxHwObjects: 392
# Can.MCMCANx [cover parentID CAN={B96A64E6-F53E-42d3-A03E-152E7BD84B0D}]
Can.MCMCAN0: 0xF0208000
# Can.MCMCANxBASERAM [cover parentID CAN={406D2881-F420-42c4-9775-7BB544D35E99}]
Can.MCMCAN0BASERAM: 0xF0200000
# Can.MCMCANxENDRAM [cover parentID CAN={56A08E7C-2449-416a-813E-FC5D021740E5}]
Can.MCMCAN0ENDRAM: 0xF0207FFF
# Can.RXDCpinSel_All [cover parentID CAN={9B1AA0EE-13A5-4c7c-B12D-2DD8A2660D29}]
Can.RxDCpinSel_All: CANxx_RXDA,CANxx_RXDB,CANxx_RXDC,CANxx_RXDD,CANxx_RXDE
# Can.RXDCpinSel_<N> [cover parentID CAN={240C2153-B8D6-4aac-916A-DB18AF46DDAB}]
Can.RxDCpinSel_4028662016: CANxx_RXDA,CANxx_RXDB,CANxx_RXDC,CANxx_RXDD,CANxx_RXDE
Can.RxDCpinSel_4028663040: CANxx_RXDA,CANxx_RXDB,CANxx_RXDD
Can.RxDCpinSel_4028664064: CANxx_RXDA,CANxx_RXDB,CANxx_RXDE
Can.RxDCpinSel_4028665088: CANxx_RXDC,CANxx_RXDD,CANxx_RXDE
# Can.Node<xy>BaseAddress [cover parentID CAN={CB49A2F2-E1D9-4de6-BEAD-FFA3AAB10667}]
Can.Node00BaseAddress:0xF0208100
Can.Node01BaseAddress:0xF0208500
Can.Node02BaseAddress:0xF0208900
Can.Node03BaseAddress:0xF0208D00
# Can.UnavailableBaseAddress [cover parentID CAN={A4DB979B-B82F-4865-9F3D-3FF00E09F31E}]
Can.UnavailableBaseAddress:
#******************************************************************************
#                                   I2C
#******************************************************************************


#******************************************************************************
#                                   FLSLOADER
#******************************************************************************
FlsLoader.PfBank: 1
FlsLoader.DfBank: 2
FlsLoader.Pf0StartAddress: 2684354560
FlsLoader.Pf0EndAddress: 2686451711
FlsLoader.Pf0Size: 2097152
FlsLoader.Pf1StartAddress: 0
FlsLoader.Pf1EndAddress: 0
FlsLoader.Pf1Size: 0
FlsLoader.Pf2StartAddress: 0
FlsLoader.Pf2EndAddress: 0
FlsLoader.Pf2Size: 0
FlsLoader.Pf3StartAddress: 0
FlsLoader.Pf3EndAddress: 0
FlsLoader.Pf3Size: 0
FlsLoader.Pf4StartAddress: 0
FlsLoader.Pf4EndAddress: 0
FlsLoader.Pf4Size: 0
FlsLoader.Pf5StartAddress: 0
FlsLoader.Pf5EndAddress: 0
FlsLoader.Pf5Size: 0
FlsLoader.Df0StartAddress: 2936012800
FlsLoader.Df0EndAddress: 2936143871
FlsLoader.Df0BankSize: 131072
FlsLoader.Df1StartAddress: 2948595712
FlsLoader.Df1EndAddress: 2948726783
FlsLoader.Df1BankSize: 131072
FlsLoader.Pf0Sectors: 128
FlsLoader.Pf1Sectors: 0
FlsLoader.Pf2Sectors: 0
FlsLoader.Pf3Sectors: 0
FlsLoader.Pf4Sectors: 0
FlsLoader.Pf5Sectors: 0
FlsLoader.Df0Sectors: 32
FlsLoader.Df1Sectors: 32
FlsLoader.UcbPfOrgStart: 2940215296
FlsLoader.UcbPfOrgEnd: 2940215807
FlsLoader.UcbPfOrgSize: 512
FlsLoader.UcbDfOrgStart: 2940215808
FlsLoader.UcbDfOrgEnd: 2940216319
FlsLoader.UcbDfOrgSize: 512
FlsLoader.UcbPfCopyStart: 2940219392
FlsLoader.UcbPfCopyEnd: 2940219903
FlsLoader.UcbPfCopySize: 512
FlsLoader.UcbDfCopyStart: 2940219904
FlsLoader.UcbDfCopyEnd: 2940220415
FlsLoader.UcbDfCopySize: 512
FlsLoader.UcbOtp0Start: 2940223488
FlsLoader.UcbOtp0End: 2940223999
FlsLoader.UcbOtp0Size: 512
FlsLoader.UcbStart: 2940207104
FlsLoader.UcbEnd: 2940231679
FlsLoader.UcbSize: 24576

#******************************************************************************
#                                   ERU
#******************************************************************************
Eru.NoOfEruInputChannels:8
Eru.NoOfEruOutputChannels:8
Eru.EruInputConnectionErs_0: ERU_INPUT0A_PORT15_PIN4,ERU_INPUT0B_CCU60_COUT60,ERU_INPUT0C_PORT10_PIN7
Eru.EruInputConnectionErs_1: ERU_INPUT1A_PORT14_PIN3,ERU_INPUT1B_CCU61_COUT60,ERU_INPUT1C_PORT10_PIN8,ERU_INPUT1D_STM0_STMIR0
Eru.EruInputConnectionErs_2: ERU_INPUT2A_PORT10_PIN2,ERU_INPUT2B_PORT02_PIN1
Eru.EruInputConnectionErs_3: ERU_INPUT3A_PORT10_PIN3,ERU_INPUT3B_PORT14_PIN1,ERU_INPUT3C_PORT02_PIN0,ERU_INPUT3D_STM1_STMIR0
Eru.EruInputConnectionErs_4: ERU_INPUT4A_PORT33_PIN7,ERU_INPUT4C_GPT120_T3OUT,ERU_INPUT4D_PORT15_PIN5
Eru.EruInputConnectionErs_5: ERU_INPUT5C_GPT120_T6OUT
Eru.EruInputConnectionErs_6: ERU_INPUT6A_PORT20_PIN0,ERU_INPUT6B_ESR0,ERU_INPUT6D_PORT11_PIN10
Eru.EruInputConnectionErs_7: ERU_INPUT7A_PORT20_PIN9,ERU_INPUT7B_ESR1,ERU_INPUT7C_PORT15_PIN1
Eru.EruInputConnectionErs_All: ERU_INPUT0A_PORT15_PIN4,ERU_INPUT0B_CCU60_COUT60,ERU_INPUT0C_PORT10_PIN7,ERU_INPUT1A_PORT14_PIN3,ERU_INPUT1B_CCU61_COUT60,ERU_INPUT1C_PORT10_PIN8,ERU_INPUT1D_STM0_STMIR0,ERU_INPUT2A_PORT10_PIN2,ERU_INPUT2B_PORT02_PIN1,ERU_INPUT3A_PORT10_PIN3,ERU_INPUT3B_PORT14_PIN1,ERU_INPUT3C_PORT02_PIN0,ERU_INPUT3D_STM1_STMIR0,ERU_INPUT4A_PORT33_PIN7,ERU_INPUT4C_GPT120_T3OUT,ERU_INPUT4D_PORT15_PIN5,ERU_INPUT5C_GPT120_T6OUT,ERU_INPUT6A_PORT20_PIN0,ERU_INPUT6B_ESR0,ERU_INPUT6D_PORT11_PIN10,ERU_INPUT7A_PORT20_PIN9,ERU_INPUT7B_ESR1,ERU_INPUT7C_PORT15_PIN1

#******************************************************************************
#                                    HSSL
#******************************************************************************

#******************************************************************************
#                                    PWM
#******************************************************************************
# Pwm.AvailableHW [cover parentID PWM={88523F42-FE4F-4c66-B293-D1A384E4C7A2}]
Pwm.AvailableHW: CCU6
# Pwm.DefaultHW [cover parentID PWM={C7ADE004-1207-4ee6-AA5B-07F576A5A008}]
Pwm.DefaultHW: CCU6
#******************************************************************************
#                                   DSADC
#******************************************************************************
Dsadc.NoOfChannels:0
#******************************************************************************
#                                  SENT
#******************************************************************************
Sent.MaxChannelsSupported: 6

Sent.AvailableSentChannels: SENT0,SENT1,SENT2,SENT3,SENT4,SENT5
Sent.SENT0_RxDCpinSel: SENT_0_A,SENT_0_B,SENT_0_C
Sent.SENT1_RxDCpinSel: SENT_1_A,SENT_1_B,SENT_1_C
Sent.SENT2_RxDCpinSel: SENT_2_A,SENT_2_B,SENT_2_C
Sent.SENT3_RxDCpinSel: SENT_3_A,SENT_3_B,SENT_3_C
Sent.SENT4_RxDCpinSel: SENT_4_A,SENT_4_B,SENT_4_C
Sent.SENT5_RxDCpinSel: SENT_5_A,SENT_5_B,SENT_5_C
Sent.ALL_RxDCpinSel: SENT_0_A,SENT_0_B,SENT_0_C,SENT_1_A,SENT_1_B,SENT_1_C, SENT_2_A,SENT_2_B,SENT_2_C,SENT_3_A,SENT_3_B,SENT_3_C,SENT_4_A,SENT_4_B,SENT_4_C,SENT_5_A,SENT_5_B,SENT_5_C