# vsim -debugDB -l reg_1hot_chk.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 20:54:44 on Oct 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# Loading work.timer_top(fast)
# Loading work.apbif(fast)
# Loading work.cnt_ctrl(fast)
# Loading work.counter(fast)
# Loading work.regset(fast)
# Loading work.mod_golden_cnt(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ====================================
# ====== Test Case: check One hot ====
# ====================================
# t=       100 [TB_WRITE]: addr=00000018 data=11111111
# t=       276 [TB_WRITE]: addr=00000000 data=22222222
# t=       476 [TB_WRITE]: addr=00000004 data=33333333
# t=       676 [TB_WRITE]: addr=00000008 data=44444444
# t=       876 [TB_WRITE]: addr=0000000c data=55555555
# t=      1076 [TB_WRITE]: addr=00000010 data=66666666
# t=      1276 [TB_WRITE]: addr=00000014 data=77777777
# t=      1476 [TB_WRITE]: addr=0000001c data=88888888
# t=      1875 [TB_READ]: addr=00000018 rdata=00000000
# ------------------------------------------------
# t=      1875 PASS: rdata = 00000000 at addr 00000018 is correct
# ------------------------------------------------
# t=      2075 [TB_READ]: addr=00000000 rdata=00000202
# ------------------------------------------------
# t=      2075 PASS: rdata = 00000202 at addr 00000000 is correct
# ------------------------------------------------
# t=      2275 [TB_READ]: addr=00000004 rdata=33333333
# ------------------------------------------------
# t=      2275 PASS: rdata = 33333333 at addr 00000004 is correct
# ------------------------------------------------
# t=      2475 [TB_READ]: addr=00000008 rdata=44444444
# ------------------------------------------------
# t=      2475 PASS: rdata = 44444444 at addr 00000008 is correct
# ------------------------------------------------
# t=      2675 [TB_READ]: addr=0000000c rdata=55555555
# ------------------------------------------------
# t=      2675 PASS: rdata = 55555555 at addr 0000000c is correct
# ------------------------------------------------
# t=      2875 [TB_READ]: addr=00000010 rdata=66666666
# ------------------------------------------------
# t=      2875 PASS: rdata = 66666666 at addr 00000010 is correct
# ------------------------------------------------
# t=      3075 [TB_READ]: addr=00000014 rdata=00000001
# ------------------------------------------------
# t=      3075 PASS: rdata = 00000001 at addr 00000014 is correct
# ------------------------------------------------
# t=      3275 [TB_READ]: addr=0000001c rdata=00000000
# ------------------------------------------------
# t=      3275 PASS: rdata = 00000000 at addr 0000001c is correct
# ------------------------------------------------
# Test_result PASSED
# ** Note: $finish    : ../tb_golden/test_bench.v(94)
#    Time: 3375 ns  Iteration: 0  Instance: /test_bench
# End time: 20:54:46 on Oct 07,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
