TimeQuest Timing Analyzer report for DE2_115_Final
Fri Dec 06 15:40:43 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. MTBF Summary
 36. Synchronizer Summary
 37. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 58. Slow 1200mV 0C Model Fmax Summary
 59. Slow 1200mV 0C Model Setup Summary
 60. Slow 1200mV 0C Model Hold Summary
 61. Slow 1200mV 0C Model Recovery Summary
 62. Slow 1200mV 0C Model Removal Summary
 63. Slow 1200mV 0C Model Minimum Pulse Width Summary
 64. Slow 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 66. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 67. Slow 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 69. Slow 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 70. Slow 1200mV 0C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. MTBF Summary
 87. Synchronizer Summary
 88. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
109. Fast 1200mV 0C Model Setup Summary
110. Fast 1200mV 0C Model Hold Summary
111. Fast 1200mV 0C Model Recovery Summary
112. Fast 1200mV 0C Model Removal Summary
113. Fast 1200mV 0C Model Minimum Pulse Width Summary
114. Fast 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
116. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
117. Fast 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
118. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
119. Fast 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
120. Fast 1200mV 0C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
121. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
122. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
123. Fast 1200mV 0C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
128. Setup Times
129. Hold Times
130. Clock to Output Times
131. Minimum Clock to Output Times
132. Output Enable Times
133. Minimum Output Enable Times
134. Output Disable Times
135. Minimum Output Disable Times
136. MTBF Summary
137. Synchronizer Summary
138. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
159. Multicorner Timing Analysis Summary
160. Setup Times
161. Hold Times
162. Clock to Output Times
163. Minimum Clock to Output Times
164. Board Trace Model Assignments
165. Input Transition Times
166. Signal Integrity Metrics (Slow 1200mv 0c Model)
167. Signal Integrity Metrics (Slow 1200mv 85c Model)
168. Signal Integrity Metrics (Fast 1200mv 0c Model)
169. Setup Transfers
170. Hold Transfers
171. Recovery Transfers
172. Removal Transfers
173. Report TCCS
174. Report RSKM
175. Unconstrained Paths
176. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_115_Final                                                     ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; DE2_115_Final.sdc ; OK     ; Fri Dec 06 15:40:33 2013 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; altera_reserved_tck                                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { altera_reserved_tck }                                                   ;
; CLOCK_50                                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK_50 }                                                              ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 69.69 MHz  ; 69.69 MHz       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 109.82 MHz ; 109.82 MHz      ; altera_reserved_tck                                                   ;      ;
; 154.54 MHz ; 154.54 MHz      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.650  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.529 ; 0.000         ;
; altera_reserved_tck                                                   ; 45.447 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.335 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.402 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.404 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.565  ; 0.000         ;
; altera_reserved_tck                                                   ; 47.606 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 1.210 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.751 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.612  ; 0.000         ;
; CLOCK_50                                                              ; 9.819  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.708 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.560 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.650 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_bstatus_reg_pie ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 14.271     ;
; 5.815 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_alu_result[0]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 14.113     ;
; 5.837 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 4.053      ;
; 5.947 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_pipe_flush      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.967     ;
; 6.180 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.710      ;
; 6.242 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 3.648      ;
; 6.302 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.595     ;
; 6.302 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.595     ;
; 6.302 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.595     ;
; 6.302 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.595     ;
; 6.302 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.595     ;
; 6.302 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.595     ;
; 6.302 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|M_st_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.595     ;
; 6.302 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.595     ;
; 6.383 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.513     ;
; 6.383 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.513     ;
; 6.383 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[27]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.513     ;
; 6.383 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.513     ;
; 6.383 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|M_st_data[27]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.513     ;
; 6.435 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.462     ;
; 6.435 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.462     ;
; 6.435 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.462     ;
; 6.435 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.462     ;
; 6.435 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.462     ;
; 6.435 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|W_wr_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.462     ;
; 6.435 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|M_st_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.462     ;
; 6.435 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 13.462     ;
; 6.463 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.433     ;
; 6.463 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.433     ;
; 6.463 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.433     ;
; 6.463 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.433     ;
; 6.463 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.433     ;
; 6.463 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|W_wr_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.433     ;
; 6.463 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|M_st_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.433     ;
; 6.463 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.433     ;
; 6.508 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 3.373      ;
; 6.516 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.380     ;
; 6.516 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.380     ;
; 6.516 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|W_wr_data[27]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.380     ;
; 6.516 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.380     ;
; 6.516 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|M_st_data[27]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.380     ;
; 6.544 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.351     ;
; 6.544 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.351     ;
; 6.544 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|W_wr_data[27]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.351     ;
; 6.544 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.351     ;
; 6.544 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|M_st_data[27]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.351     ;
; 6.561 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 3.320      ;
; 6.586 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_imm[25]    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.309     ;
; 6.586 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|M_st_data[25]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.309     ;
; 6.586 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|M_st_data[29]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.309     ;
; 6.586 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_imm[29]    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.309     ;
; 6.594 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[1]      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.294     ;
; 6.594 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.294     ;
; 6.594 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[9]      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.294     ;
; 6.594 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.294     ;
; 6.594 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|M_st_data[1]      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.294     ;
; 6.612 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 3.274      ;
; 6.623 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_imm[26]    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.271     ;
; 6.623 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[26]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.271     ;
; 6.623 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.271     ;
; 6.623 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|M_st_data[26]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.271     ;
; 6.623 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.271     ;
; 6.623 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 13.271     ;
; 6.623 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 3.258      ;
; 6.655 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot  ; nios2:inst|nios2_nios2:nios2|M_bstatus_reg_pie ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 13.227     ;
; 6.663 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 3.223      ;
; 6.667 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[30]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 13.220     ;
; 6.667 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[14]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 13.220     ;
; 6.667 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[2]      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 13.220     ;
; 6.667 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 13.220     ;
; 6.667 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[10]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 13.220     ;
; 6.667 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 13.220     ;
; 6.667 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 13.220     ;
; 6.667 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 13.220     ;
; 6.687 ; nios2:inst|nios2_nios2:nios2|M_alu_result[20]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.209     ;
; 6.687 ; nios2:inst|nios2_nios2:nios2|M_alu_result[20]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.209     ;
; 6.687 ; nios2:inst|nios2_nios2:nios2|M_alu_result[20]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.209     ;
; 6.687 ; nios2:inst|nios2_nios2:nios2|M_alu_result[20]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.209     ;
; 6.687 ; nios2:inst|nios2_nios2:nios2|M_alu_result[20]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.209     ;
; 6.687 ; nios2:inst|nios2_nios2:nios2|M_alu_result[20]  ; nios2:inst|nios2_nios2:nios2|W_wr_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.209     ;
; 6.687 ; nios2:inst|nios2_nios2:nios2|M_alu_result[20]  ; nios2:inst|nios2_nios2:nios2|M_st_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.209     ;
; 6.687 ; nios2:inst|nios2_nios2:nios2|M_alu_result[20]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 13.209     ;
; 6.701 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.199     ;
; 6.701 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.199     ;
; 6.701 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.199     ;
; 6.701 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.199     ;
; 6.701 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.199     ;
; 6.701 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.199     ;
; 6.701 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.199     ;
; 6.701 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.199     ;
; 6.701 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 13.199     ;
; 6.719 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src2_imm[25]    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.176     ;
; 6.719 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|M_st_data[25]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.176     ;
; 6.719 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|M_st_data[29]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.176     ;
; 6.719 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src2_imm[29]    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 13.176     ;
; 6.726 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 3.151      ;
; 6.727 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|W_wr_data[1]      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.161     ;
; 6.727 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.161     ;
; 6.727 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|W_wr_data[9]      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.161     ;
; 6.727 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 13.161     ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 33.529 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 6.104      ;
; 33.541 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 6.092      ;
; 33.550 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 6.083      ;
; 33.673 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.947      ;
; 33.998 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.636      ;
; 33.999 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.635      ;
; 34.003 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.631      ;
; 34.162 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.458      ;
; 34.162 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.458      ;
; 34.162 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.458      ;
; 34.162 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.458      ;
; 34.297 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 5.323      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.361 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.558      ;
; 34.362 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.272      ;
; 34.363 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.271      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.366 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.553      ;
; 34.447 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.187      ;
; 34.447 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.187      ;
; 34.447 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.187      ;
; 34.447 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.187      ;
; 34.447 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.187      ;
; 34.447 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.187      ;
; 34.447 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.364     ; 5.187      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.462 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.457      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.499 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.420      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.517 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.402      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.247      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.687 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.232      ;
; 34.782 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.137      ;
; 34.782 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.137      ;
; 34.782 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.137      ;
; 34.782 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.137      ;
; 34.782 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.137      ;
; 34.782 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.137      ;
; 34.782 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.137      ;
; 34.782 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.137      ;
; 34.782 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.137      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.447 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.708      ;
; 45.853 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 4.287      ;
; 45.914 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.230      ;
; 46.078 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.066      ;
; 46.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.552      ;
; 46.621 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 3.500      ;
; 46.682 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.462      ;
; 46.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 3.442      ;
; 46.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 3.197      ;
; 46.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.190      ;
; 47.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.079      ;
; 47.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 3.046      ;
; 47.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.953      ;
; 47.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.789      ;
; 47.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.679      ;
; 47.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.613      ;
; 47.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.614      ;
; 47.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.427      ;
; 47.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.338      ;
; 48.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.132      ;
; 48.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.086      ;
; 48.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.450      ;
; 48.954 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 1.182      ;
; 94.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.162      ;
; 94.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.162      ;
; 94.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.162      ;
; 94.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.162      ;
; 94.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 5.162      ;
; 95.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.857      ;
; 95.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.857      ;
; 95.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.857      ;
; 95.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.857      ;
; 95.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.857      ;
; 95.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.853      ;
; 95.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.853      ;
; 95.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.853      ;
; 95.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.853      ;
; 95.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.853      ;
; 95.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.824      ;
; 95.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.759      ;
; 95.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.759      ;
; 95.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.759      ;
; 95.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.759      ;
; 95.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.759      ;
; 95.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.753      ;
; 95.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.753      ;
; 95.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.753      ;
; 95.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.752      ;
; 95.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.752      ;
; 95.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.752      ;
; 95.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.752      ;
; 95.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.752      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.744      ;
; 95.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.690      ;
; 95.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.690      ;
; 95.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.690      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.681      ;
; 95.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.655      ;
; 95.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.655      ;
; 95.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.655      ;
; 95.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.655      ;
; 95.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.655      ;
; 95.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.618      ;
; 95.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.618      ;
; 95.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.618      ;
; 95.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.618      ;
; 95.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.618      ;
; 95.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.614      ;
; 95.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.552      ;
; 95.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.552      ;
; 95.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.552      ;
; 95.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.543      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.335 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.011      ;
; 0.336 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.012      ;
; 0.338 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[3]                                                                                                                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.003      ;
; 0.338 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.014      ;
; 0.341 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.017      ;
; 0.347 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[28]                                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.016      ;
; 0.348 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[6]                                                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.018      ;
; 0.352 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[20]                                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.015      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[3]                                                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.023      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[10]                                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.022      ;
; 0.354 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[1]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.010      ;
; 0.355 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_x_position[5]                                                                                                                                           ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.011      ;
; 0.355 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[5]                                                                                                                                           ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.011      ;
; 0.356 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                        ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.020      ;
; 0.357 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]               ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.016      ;
; 0.357 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[6]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.013      ;
; 0.359 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.035      ;
; 0.359 ; nios2:inst|nios2_nios2:nios2|ic_fill_dp_offset[2]                                                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.017      ;
; 0.360 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[2]                                                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.030      ;
; 0.361 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[1]                                                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.365 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]               ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.023      ;
; 0.365 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                                                                    ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.022      ;
; 0.365 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.041      ;
; 0.365 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[7]                                                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.035      ;
; 0.369 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]               ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.027      ;
; 0.369 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[0]                                                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.039      ;
; 0.372 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[1]                                                                                                                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.037      ;
; 0.375 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                        ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.039      ;
; 0.379 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.055      ;
; 0.381 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|reading_first_pixel_in_image                                                                                                                                  ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_datain_reg0                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.043      ;
; 0.381 ; nios2:inst|nios2_nios2:nios2|ic_fill_dp_offset[2]                                                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.041      ;
; 0.382 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[4]                                                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.052      ;
; 0.383 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                                                                    ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.040      ;
; 0.385 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                                                                    ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.042      ;
; 0.386 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[5]                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.047      ;
; 0.387 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_x_position[4]                                                                                                                                           ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.043      ;
; 0.388 ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                      ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.052      ;
; 0.388 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                        ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.052      ;
; 0.388 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[25]                                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.054      ;
; 0.391 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[29]                                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.060      ;
; 0.391 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[2]                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.052      ;
; 0.392 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.068      ;
; 0.394 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[26]                                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.060      ;
; 0.396 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[5]                                                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.066      ;
; 0.397 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[5]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.053      ;
; 0.399 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                        ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.063      ;
; 0.399 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[5]                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.063      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                     ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                        ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                   ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty              ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                    ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                  ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                  ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg               ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty              ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                   ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                     ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                      ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                  ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                       ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                      ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][0]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][0]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                         ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_jtag_uart:jtag_uart|pause_irq                                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_jtag_uart:jtag_uart|ac                                                                                                                                                                  ; nios2:inst|nios2_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                    ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_jtag_uart:jtag_uart|woverflow                                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                     ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                     ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                         ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                         ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                      ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                      ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                    ; nios2:inst|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.686      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.689      ;
; 0.428 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.708      ;
; 0.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.712      ;
; 0.450 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.721      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.721      ;
; 0.458 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.723      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.726      ;
; 0.459 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.726      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.758      ;
; 0.500 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.767      ;
; 0.551 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.818      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.830      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.839      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.575 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[3]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[4]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.422 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.687      ;
; 0.423 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.688      ;
; 0.424 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.364      ; 1.010      ;
; 0.428 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.693      ;
; 0.430 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.697      ;
; 0.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.698      ;
; 0.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.698      ;
; 0.444 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.709      ;
; 0.444 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 1.044      ;
; 0.452 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.717      ;
; 0.454 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.719      ;
; 0.461 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 1.061      ;
; 0.470 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.364      ; 1.056      ;
; 0.471 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.736      ;
; 0.474 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.739      ;
; 0.475 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.740      ;
; 0.475 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.740      ;
; 0.475 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.740      ;
; 0.483 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.748      ;
; 0.545 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.810      ;
; 0.553 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.818      ;
; 0.554 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.556 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.582 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.847      ;
; 0.600 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.865      ;
; 0.601 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.869      ;
; 0.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.868      ;
; 0.605 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.869      ;
; 0.624 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.889      ;
; 0.645 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.911      ;
; 0.649 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.914      ;
; 0.654 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.919      ;
; 0.655 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.920      ;
; 0.659 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.926      ;
; 0.663 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.930      ;
; 0.671 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.936      ;
; 0.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.937      ;
; 0.672 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.937      ;
; 0.673 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.938      ;
; 0.677 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.942      ;
; 0.684 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.949      ;
; 0.686 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.951      ;
; 0.746 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.011      ;
; 0.782 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.047      ;
; 0.788 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.053      ;
; 0.821 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.086      ;
; 0.823 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.087      ;
; 0.826 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.090      ;
; 0.836 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.101      ;
; 0.836 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.101      ;
; 0.869 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.134      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                        ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 5.308      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 5.308      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.309      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.309      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.309      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.309      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.309      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 5.308      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 5.308      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 5.308      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 5.308      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 5.308      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 5.308      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.309      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.309      ;
; 4.565  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 5.309      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 4.579  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 5.298      ;
; 12.342 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[0]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 7.579      ;
; 12.342 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[0]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 7.579      ;
; 12.342 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[0]                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 7.579      ;
; 12.342 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|auxiliary_status_reg[0]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 7.579      ;
; 12.342 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 7.579      ;
; 12.365 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.560      ;
; 12.365 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[4]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.560      ;
; 12.365 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[4]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.560      ;
; 12.365 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[7]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.560      ;
; 12.365 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[7]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.560      ;
; 12.365 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.560      ;
; 12.366 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 7.564      ;
; 12.366 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 7.564      ;
; 12.366 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 7.564      ;
; 12.366 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 7.564      ;
; 12.366 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|last_channel[0]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 7.564      ;
; 12.367 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.555      ;
; 12.367 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.555      ;
; 12.367 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.555      ;
; 12.367 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.555      ;
; 12.367 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.555      ;
; 12.367 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.549      ;
; 12.367 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[30]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.549      ;
; 12.367 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.549      ;
; 12.367 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[14]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.549      ;
; 12.369 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[13]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.547      ;
; 12.369 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[13]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.547      ;
; 12.369 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.547      ;
; 12.374 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[24]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.549      ;
; 12.374 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[25]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.549      ;
; 12.374 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.549      ;
; 12.375 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[22]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.548      ;
; 12.375 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.548      ;
; 12.375 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[21]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.547      ;
; 12.375 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[23]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.547      ;
; 12.375 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.547      ;
; 12.375 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[23]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.547      ;
; 12.375 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.548      ;
; 12.375 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[3]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.547      ;
; 12.376 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_jtag_uart:jtag_uart|ien_AE                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[8]                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.547      ;
; 12.376 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.547      ;
; 12.376 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_jtag_uart:jtag_uart|ien_AF                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[8]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.547      ;
; 12.376 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[8]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.547      ;
; 12.376 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[10]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_jtag_uart:jtag_uart|ac                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.539      ;
; 12.391 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.541      ;
; 12.391 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[9]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.541      ;
; 12.391 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[9]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.541      ;
; 12.391 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.541      ;
; 12.391 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.541      ;
; 12.392 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.542      ;
; 12.392 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.542      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[3]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[2]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[21]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[13]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[5]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.535      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[12]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.535      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[12]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 7.535      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[22]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[14]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[6]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[20]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
; 12.398 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[12]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.536      ;
+--------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.529      ;
; 48.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.568      ;
; 48.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.568      ;
; 96.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.654      ;
; 96.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.517      ;
; 96.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.517      ;
; 96.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.517      ;
; 96.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.517      ;
; 96.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.473      ;
; 96.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.473      ;
; 96.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.473      ;
; 96.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 3.473      ;
; 96.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.314      ;
; 96.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.314      ;
; 96.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.314      ;
; 96.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.314      ;
; 96.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 3.314      ;
; 96.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.270      ;
; 96.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.270      ;
; 96.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.270      ;
; 96.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.270      ;
; 96.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.270      ;
; 96.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.130      ;
; 97.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.846      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.678      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.643      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.643      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.643      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.643      ;
; 97.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.643      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.476      ;
; 97.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.379      ;
; 97.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.379      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 2.250      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 2.250      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 2.250      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 2.250      ;
; 97.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 2.250      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.205      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.129      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.144      ;
; 97.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.119      ;
; 97.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.119      ;
; 97.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.119      ;
; 97.814 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.104      ;
; 97.814 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.104      ;
; 97.814 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.104      ;
; 97.814 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.104      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.964      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.964      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.964      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.964      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.964      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.964      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.964      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.964      ;
; 97.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 1.964      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.475      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.501      ;
; 1.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.776      ;
; 1.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.776      ;
; 1.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.776      ;
; 1.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.776      ;
; 1.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.776      ;
; 1.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.776      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.805      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.984      ;
; 1.711 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.977      ;
; 1.711 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.977      ;
; 1.711 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.977      ;
; 1.711 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.977      ;
; 1.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.003      ;
; 1.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.003      ;
; 1.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.003      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.023      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.043      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.079      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.079      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.079      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.079      ;
; 1.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.079      ;
; 1.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.258      ;
; 1.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.258      ;
; 2.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.322      ;
; 2.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.523      ;
; 2.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.523      ;
; 2.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.523      ;
; 2.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.523      ;
; 2.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.523      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.541      ;
; 2.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 2.676      ;
; 2.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 2.932      ;
; 2.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 3.068      ;
; 2.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 3.068      ;
; 2.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 3.068      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                    ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.751 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[8]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.073      ;
; 4.751 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[10]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.065      ;
; 4.751 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[8]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.073      ;
; 4.751 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[24]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 5.057      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[24]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.074      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[17]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.074      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[18]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.073      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[19]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.073      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[21]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.073      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[25]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.074      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[23]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.073      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[1]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.074      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|av_ld_data_aligned_or_div[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 5.074      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[13]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.067      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[30]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.067      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[14]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.067      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[0]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.072      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[30]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.067      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[23]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.073      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[14]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.067      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[13]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.067      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[3]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.073      ;
; 4.752 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[0]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.072      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[22]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.074      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[27]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.074      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[27]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.074      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[22]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 5.074      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[30]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[30]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src2[30]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[3]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[3]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[15]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.066      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[5]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.067      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[5]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.067      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[20]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[4]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[6]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|av_ld_data_aligned_or_div[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[22]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[22]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[22]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_alu_result[22]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|av_ld_data_aligned_or_div[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[23]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[23]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[23]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_alu_result[23]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[25]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[24]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|av_ld_data_aligned_or_div[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[27]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[8]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[24]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.066      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[1]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[5]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M2_rot[25]                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[25]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_alu_result[25]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[25]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[17]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[18]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M2_rot[21]                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[21]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[13]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.067      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[13]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.067      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[30]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M2_rot[9]                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[9]         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[9]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[12]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[31]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[19]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[8]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[2]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M2_rot[5]                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[5]         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[5]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 5.067      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[14]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[13]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[11]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[10]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src2[23]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src2[22]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 5.065      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[0]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[15]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.066      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[15]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 5.068      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_ctrl_alu_subtract           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 5.064      ;
; 4.753 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_alu_result[15]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.066      ;
; 4.754 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_ctrl_logic                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.059      ;
; 4.754 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_ctrl_src2_choose_imm        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.059      ;
; 4.754 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_ctrl_ld_signed              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.059      ;
; 4.754 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 5.067      ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.661 ; 10.012       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ;
; 49.560 ; 49.780       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                 ;
; 49.561 ; 49.781       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                              ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                             ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                              ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                              ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                 ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                              ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                         ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                         ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                         ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                          ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                               ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                            ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                            ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                            ;
; 49.607 ; 49.795       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                            ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[11]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[12]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[13]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[14]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37]                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[3]                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[4]                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ;
; 49.608 ; 49.796       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0]                                                        ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[15]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[35]                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                      ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                      ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.678 ; 3.890 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.356 ; 8.591 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.212 ; 6.772 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 5.172 ; 5.674 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.471 ; 6.005 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.058 ; 5.548 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.353 ; 5.864 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 5.756 ; 6.301 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 5.447 ; 5.975 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.907 ; 5.365 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 5.913 ; 6.483 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 6.212 ; 6.772 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 5.481 ; 6.002 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 5.871 ; 6.421 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 5.506 ; 6.040 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 5.905 ; 6.483 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 5.907 ; 6.470 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 5.621 ; 6.134 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 5.926 ; 6.439 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 5.540 ; 6.032 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 5.258 ; 5.733 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 8.963 ; 9.555 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 5.182 ; 5.699 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.136 ; 6.726 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.136 ; 6.693 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.050 ; 6.609 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.910 ; 6.505 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.135 ; 6.726 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.904 ; 6.502 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.867 ; 6.480 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.858 ; 6.468 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.635 ; 6.154 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.744 ; 6.228 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.596 ; 6.068 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.414 ; 5.912 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.410 ; 5.905 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.827 ; 6.373 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.883 ; 6.475 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.874 ; 6.473 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.891 ; 6.488 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.027  ; -0.240 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.971 ; -2.250 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; -4.071 ; -4.505 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -4.306 ; -4.774 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -4.610 ; -5.117 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -4.218 ; -4.682 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -4.496 ; -4.982 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -4.885 ; -5.403 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -4.590 ; -5.091 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -4.071 ; -4.505 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -5.017 ; -5.546 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -5.304 ; -5.825 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -4.621 ; -5.116 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -4.979 ; -5.488 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -4.648 ; -5.156 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -5.029 ; -5.578 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -5.013 ; -5.537 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -4.756 ; -5.243 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -5.049 ; -5.535 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; -4.679 ; -5.146 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; -4.410 ; -4.860 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.370 ; -4.872 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -4.327 ; -4.818 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.568 ; -5.047 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -5.259 ; -5.803 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -5.176 ; -5.722 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -5.043 ; -5.623 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -5.259 ; -5.836 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -5.036 ; -5.619 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -5.002 ; -5.599 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.992 ; -5.586 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -4.779 ; -5.285 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.890 ; -5.358 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.747 ; -5.204 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -4.573 ; -5.054 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -4.568 ; -5.047 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.968 ; -5.496 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -5.017 ; -5.594 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -5.007 ; -5.591 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -5.024 ; -5.607 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.062 ; 13.550 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 9.261  ; 9.305  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 7.384  ; 7.403  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 9.261  ; 9.305  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 8.448  ; 8.535  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 8.733  ; 8.499  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.538  ; 6.558  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.703  ; 6.663  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.638  ; 7.467  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.352  ; 7.298  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.961  ; 6.912  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 8.873  ; 8.510  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 8.873  ; 8.510  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 6.197  ; 6.182  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 8.693  ; 8.452  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 8.648  ; 8.623  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.074  ; 6.866  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 7.406  ; 7.189  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.440  ; 6.302  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.382  ; 6.311  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.721  ; 7.499  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 7.714  ; 7.497  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 5.355  ; 5.330  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.555  ; 7.468  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 8.319  ; 8.078  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 6.131  ; 6.134  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.780  ; 7.831  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.719  ; 7.503  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 8.648  ; 8.623  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 8.091  ; 7.888  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 8.041  ; 8.047  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.525  ; 6.585  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 5.809  ; 5.841  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 8.080  ; 8.025  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 8.953  ; 9.001  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 6.288  ; 6.280  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 11.171 ; 10.950 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 7.053  ; 7.044  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.665  ; 4.705  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 5.336  ; 5.382  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 11.561 ; 11.031 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.349  ; 8.213  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 6.260  ; 6.310  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.913  ; 6.900  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.246  ; 6.254  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.835  ; 7.799  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.824  ; 6.782  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 6.422  ; 6.523  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 9.810  ; 9.669  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 9.470  ; 9.305  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.791  ; 9.270  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.224  ; 7.243  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.214  ; 8.130  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 11.561 ; 11.031 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.637  ; 8.402  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.357  ; 7.369  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 9.941  ; 9.457  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.365  ; 5.309  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.063  ; 7.937  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.297  ; 9.304  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.031 ; 9.505  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 6.615  ; 6.657  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.994  ; 8.793  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 7.248  ; 7.235  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.016  ; 6.024  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.356  ; 7.224  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.601  ; 5.657  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.994  ; 8.793  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.991  ; 5.999  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.760  ; 5.790  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.434  ; 7.332  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.635  ; 5.643  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.783  ; 6.810  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.422  ; 8.306  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.645  ; 7.469  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.817  ; 6.881  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.737  ; 8.657  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 7.300  ; 7.298  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.195  ; 6.269  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 6.069  ; 6.083  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.389  ; 6.404  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.372  ; 7.444  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 7.058  ; 7.053  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 26.298 ; 26.226 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.651 ; 24.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.530 ; 25.416 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.298 ; 26.226 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.475 ; 25.363 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.848 ; 25.781 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.981 ; 25.827 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.295 ; 26.160 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.288 ; 26.117 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.215 ; 25.134 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 26.914 ; 26.892 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.914 ; 26.719 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.737 ; 25.654 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.916 ; 24.889 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.458 ; 25.329 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.605 ; 25.503 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.913 ; 26.892 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.001 ; 25.952 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.525 ; 26.439 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.485 ; 25.376 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.878 ; 26.748 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.407 ; 25.313 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.617 ; 25.470 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.900 ; 24.813 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.633 ; 25.490 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.386 ; 25.332 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.756 ; 25.625 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.878 ; 26.748 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.718 ; 26.615 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.736 ; 25.641 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.703 ; 11.195 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 5.837  ; 5.855  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.648  ; 6.665  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 8.451  ; 8.491  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.672  ; 7.754  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.947  ; 7.720  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 5.837  ; 5.855  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 5.997  ; 5.957  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.893  ; 6.728  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.620  ; 6.567  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.243  ; 6.194  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 5.507  ; 5.489  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 8.152  ; 7.788  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 5.507  ; 5.489  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 7.904  ; 7.668  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 4.698  ; 4.670  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 6.349  ; 6.146  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.667  ; 6.455  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.740  ; 5.604  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.684  ; 5.612  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 6.969  ; 6.752  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 6.962  ; 6.750  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.698  ; 4.670  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 6.805  ; 6.718  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.543  ; 7.308  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 5.443  ; 5.442  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.027  ; 7.072  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 6.969  ; 6.757  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.860  ; 7.832  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.327  ; 7.128  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 7.277  ; 7.279  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 5.822  ; 5.875  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 5.137  ; 5.163  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 7.314  ; 7.257  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 8.154  ; 8.196  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 5.589  ; 5.585  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 7.538  ; 7.298  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.172  ; 6.051  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.031  ; 4.074  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.675  ; 4.723  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.707  ; 4.649  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 7.571  ; 7.436  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.565  ; 5.609  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.195  ; 6.178  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.553  ; 5.556  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.078  ; 7.040  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.109  ; 6.064  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.722  ; 5.815  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.976  ; 8.836  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 8.648  ; 8.485  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.033  ; 8.517  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.494  ; 6.509  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 7.444  ; 7.360  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.734 ; 10.209 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 7.849  ; 7.620  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 6.620  ; 6.628  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 9.182  ; 8.701  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.707  ; 4.649  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 7.296  ; 7.171  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 8.481  ; 8.483  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.263  ; 8.742  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 5.909  ; 5.945  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.936  ; 4.972  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.516  ; 6.499  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.334  ; 5.337  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.619  ; 6.489  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.936  ; 4.986  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.192  ; 7.994  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.309  ; 5.313  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.087  ; 5.112  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.694  ; 6.592  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.969  ; 4.972  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.070  ; 6.092  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.643  ; 7.528  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.897  ; 6.725  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.102  ; 6.160  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.946  ; 7.864  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.565  ; 6.559  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.505  ; 5.572  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.383  ; 5.392  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 5.690  ; 5.701  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 6.635  ; 6.700  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.334  ; 6.325  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 24.023 ; 23.965 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.023 ; 23.965 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.867 ; 24.754 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.603 ; 25.530 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.814 ; 24.703 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.172 ; 25.103 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.299 ; 25.147 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.600 ; 25.466 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.593 ; 25.425 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.563 ; 24.481 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.263 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.276 ; 24.246 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.194 ; 26.003 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.064 ; 24.980 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.276 ; 24.246 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 24.796 ; 24.667 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.938 ; 24.836 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.195 ; 26.170 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.316 ; 25.266 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.821 ; 25.735 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.821 ; 24.713 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.261 ; 24.174 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.747 ; 24.652 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.948 ; 24.803 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.261 ; 24.174 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.963 ; 24.822 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 24.726 ; 24.671 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.082 ; 24.952 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.159 ; 26.030 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.005 ; 25.903 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.064 ; 24.969 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.117 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+---------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.773  ; 8.628  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 10.446 ; 10.301 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 10.439 ; 10.294 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 10.446 ; 10.301 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 10.439 ; 10.294 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 10.072 ; 9.927  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 10.072 ; 9.927  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.790 ; 10.645 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.161  ; 9.023  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.381  ; 9.236  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.381  ; 9.236  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 10.048 ; 9.903  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 10.048 ; 9.903  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.304  ; 9.159  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.682  ; 9.537  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.773  ; 8.628  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.304  ; 9.159  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 9.746  ; 9.608  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.424  ; 5.271  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 6.563  ; 6.410  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 5.533  ; 5.388  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.253  ; 6.100  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 6.146  ; 5.993  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.436  ; 6.283  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.436  ; 6.283  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.425  ; 6.272  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.635  ; 6.482  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.635  ; 6.482  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 6.281  ; 6.128  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 5.533  ; 5.388  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 5.544  ; 5.399  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.869  ; 5.724  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.849  ; 5.704  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.974  ; 5.829  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.881  ; 5.728  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.425  ; 6.272  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.881  ; 5.728  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.988 ; 7.843 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.594 ; 9.449 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.587 ; 9.442 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.594 ; 9.449 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.587 ; 9.442 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.235 ; 9.090 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.235 ; 9.090 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.924 ; 9.779 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.355 ; 8.217 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.572 ; 8.427 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.572 ; 8.427 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.212 ; 9.067 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.212 ; 9.067 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.498 ; 8.353 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.861 ; 8.716 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.988 ; 7.843 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.498 ; 8.353 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 7.771 ; 7.633 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.457 ; 4.304 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 5.096 ; 4.943 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.877 ; 4.732 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 5.535 ; 5.382 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.432 ; 5.279 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 5.710 ; 5.557 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 5.710 ; 5.557 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 5.700 ; 5.547 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 5.901 ; 5.748 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 5.901 ; 5.748 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.562 ; 5.409 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.877 ; 4.732 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.888 ; 4.743 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.200 ; 5.055 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.181 ; 5.036 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.301 ; 5.156 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.178 ; 5.025 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 5.700 ; 5.547 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.178 ; 5.025 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                    ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.791     ; 8.936     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 10.448    ; 10.593    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 10.437    ; 10.582    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 10.448    ; 10.593    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 10.437    ; 10.582    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 10.072    ; 10.217    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 10.072    ; 10.217    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.783    ; 10.928    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.167     ; 9.305     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.363     ; 9.508     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.363     ; 9.508     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 10.048    ; 10.193    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 10.048    ; 10.193    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.303     ; 9.448     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.683     ; 9.828     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.791     ; 8.936     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.303     ; 9.448     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 9.449     ; 9.587     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.376     ; 5.529     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 6.445     ; 6.598     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 5.501     ; 5.646     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.236     ; 6.389     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 6.135     ; 6.288     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.395     ; 6.548     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.395     ; 6.548     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.382     ; 6.535     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.579     ; 6.732     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.579     ; 6.732     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 6.310     ; 6.463     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 5.501     ; 5.646     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 5.525     ; 5.670     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.832     ; 5.977     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.821     ; 5.966     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.977     ; 6.122     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.872     ; 6.025     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.382     ; 6.535     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.872     ; 6.025     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                            ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.999     ; 8.144     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.590     ; 9.735     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.580     ; 9.725     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.590     ; 9.735     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.580     ; 9.725     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.229     ; 9.374     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.229     ; 9.374     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.912     ; 10.057    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.355     ; 8.493     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.549     ; 8.694     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.549     ; 8.694     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.206     ; 9.351     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.206     ; 9.351     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.491     ; 8.636     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.856     ; 9.001     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.999     ; 8.144     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.491     ; 8.636     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 7.525     ; 7.663     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.358     ; 4.511     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 4.988     ; 5.141     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.841     ; 4.986     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 5.512     ; 5.665     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.415     ; 5.568     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 5.665     ; 5.818     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 5.665     ; 5.818     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 5.653     ; 5.806     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 5.842     ; 5.995     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 5.842     ; 5.995     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.584     ; 5.737     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.841     ; 4.986     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.864     ; 5.009     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.159     ; 5.304     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.148     ; 5.293     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.298     ; 5.443     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.163     ; 5.316     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 5.653     ; 5.806     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.163     ; 5.316     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.079 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                            ; Synchronization Node                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                            ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 38.079                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.127       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 18.952       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                 ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                          ; 38.240                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.110       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 38.246                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.129       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.117       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 55.475                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 18.963       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.382       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 55.538                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.131       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.652       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.755       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 55.632                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.129       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 18.966       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.537       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 55.659                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.129       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 18.988       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.542       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.529                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.125       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.274       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.127       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.424       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.713                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.129       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.454       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.190                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.131       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.127       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 18.932       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 110.817                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.477       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 35.557       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.783       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 110.881                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.951       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.567       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 35.363       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.310                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.526       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.001       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.783       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.503                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.949       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 35.771       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.783       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.591                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.126       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.102       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 35.363       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.726                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.517       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.426       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.783       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.946                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.131       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.452       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 35.363       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.681                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.952       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.366       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 35.363       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 197.061                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.129       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.932       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                           ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 197.133                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.951       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.182       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 75.94 MHz  ; 75.94 MHz       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 124.41 MHz ; 124.41 MHz      ; altera_reserved_tck                                                   ;      ;
; 169.84 MHz ; 169.84 MHz      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.128  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 34.112 ; 0.000         ;
; altera_reserved_tck                                                   ; 45.981 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.335 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.353 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.355 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.078  ; 0.000         ;
; altera_reserved_tck                                                   ; 47.944 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 1.117 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.263 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.636  ; 0.000         ;
; CLOCK_50                                                              ; 9.799  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.711 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.490 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.128 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.764      ;
; 6.440 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.452      ;
; 6.550 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.342      ;
; 6.753 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 3.132      ;
; 6.788 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 3.097      ;
; 6.831 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_bstatus_reg_pie ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 13.097     ;
; 6.868 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 3.017      ;
; 6.894 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_alu_result[0]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 13.043     ;
; 6.914 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.975      ;
; 6.962 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.927      ;
; 6.972 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.910      ;
; 7.017 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.867      ;
; 7.028 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_pipe_flush      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.895     ;
; 7.028 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.864      ;
; 7.029 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.863      ;
; 7.080 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[21]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.805      ;
; 7.152 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.738      ;
; 7.153 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.737      ;
; 7.168 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.722      ;
; 7.176 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.709      ;
; 7.205 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.684      ;
; 7.222 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[6]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.663      ;
; 7.224 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.668      ;
; 7.238 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.647      ;
; 7.241 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[14]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.646      ;
; 7.241 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.651      ;
; 7.264 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.618      ;
; 7.269 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.623      ;
; 7.278 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.614      ;
; 7.286 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.606      ;
; 7.294 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.598      ;
; 7.314 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.570      ;
; 7.335 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.554      ;
; 7.354 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.535      ;
; 7.355 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.534      ;
; 7.357 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[28]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 2.524      ;
; 7.364 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[11]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.523      ;
; 7.373 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[31]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.512      ;
; 7.384 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.506      ;
; 7.400 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.485      ;
; 7.405 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[14]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.482      ;
; 7.431 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.461      ;
; 7.473 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[20]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.411      ;
; 7.477 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.415      ;
; 7.479 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.413      ;
; 7.481 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.408      ;
; 7.516 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.366      ;
; 7.527 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[28]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 2.354      ;
; 7.533 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.357      ;
; 7.534 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.356      ;
; 7.535 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.355      ;
; 7.538 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.372     ;
; 7.538 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.372     ;
; 7.538 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.372     ;
; 7.538 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.372     ;
; 7.538 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.372     ;
; 7.538 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.372     ;
; 7.538 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|M_st_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.372     ;
; 7.538 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.372     ;
; 7.539 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[12]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.345      ;
; 7.539 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.351      ;
; 7.544 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[22]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.343      ;
; 7.571 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[19]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.316      ;
; 7.588 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[10]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.299      ;
; 7.588 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[13]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.297      ;
; 7.589 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[31]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.296      ;
; 7.593 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[3]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.292      ;
; 7.596 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.289      ;
; 7.603 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[13]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.282      ;
; 7.613 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.294     ;
; 7.613 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.294     ;
; 7.613 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|W_wr_data[27]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.294     ;
; 7.613 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.294     ;
; 7.613 ; nios2:inst|nios2_nios2:nios2|M_alu_result[7]   ; nios2:inst|nios2_nios2:nios2|M_st_data[27]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 12.294     ;
; 7.615 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.277      ;
; 7.620 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.272      ;
; 7.638 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[24]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.246      ;
; 7.638 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.251      ;
; 7.641 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[24]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.243      ;
; 7.647 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[11]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.240      ;
; 7.649 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.261     ;
; 7.649 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.261     ;
; 7.649 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.261     ;
; 7.649 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.261     ;
; 7.649 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.261     ;
; 7.649 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|W_wr_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.261     ;
; 7.649 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|M_st_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.261     ;
; 7.649 ; nios2:inst|nios2_nios2:nios2|M_alu_result[11]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.261     ;
; 7.651 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.234      ;
; 7.654 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.231      ;
; 7.654 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.231      ;
; 7.670 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[12]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.214      ;
; 7.676 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.234     ;
; 7.676 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.234     ;
; 7.676 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.234     ;
; 7.676 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.234     ;
; 7.676 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.234     ;
; 7.676 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|W_wr_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.234     ;
; 7.676 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|M_st_data[28]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.234     ;
; 7.676 ; nios2:inst|nios2_nios2:nios2|M_alu_result[21]  ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 12.234     ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 34.112 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.320     ; 5.567      ;
; 34.141 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.320     ; 5.538      ;
; 34.146 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.320     ; 5.533      ;
; 34.238 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.427      ;
; 34.557 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 5.123      ;
; 34.558 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 5.122      ;
; 34.560 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 5.120      ;
; 34.704 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.961      ;
; 34.704 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.961      ;
; 34.704 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.961      ;
; 34.704 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.961      ;
; 34.845 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.820      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.874 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.054      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.876 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 5.052      ;
; 34.893 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.787      ;
; 34.894 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.786      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.959 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.969      ;
; 34.961 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.719      ;
; 34.961 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.719      ;
; 34.961 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.719      ;
; 34.961 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.719      ;
; 34.961 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.719      ;
; 34.961 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.719      ;
; 34.961 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.319     ; 4.719      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 34.988 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.940      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.005 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.923      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.109 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.819      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.120 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.808      ;
; 35.243 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.685      ;
; 35.243 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.685      ;
; 35.243 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.685      ;
; 35.243 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.685      ;
; 35.243 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.685      ;
; 35.243 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.685      ;
; 35.243 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.685      ;
; 35.243 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.685      ;
; 35.243 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.685      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.981 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.256      ;
; 46.288 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 3.934      ;
; 46.429 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.797      ;
; 46.572 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.654      ;
; 46.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.271      ;
; 47.032 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.172      ;
; 47.074 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.152      ;
; 47.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.097      ;
; 47.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.877      ;
; 47.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.907      ;
; 47.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.750      ;
; 47.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.760      ;
; 47.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.681      ;
; 47.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.512      ;
; 47.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.411      ;
; 47.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 2.377      ;
; 47.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.343      ;
; 47.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.263      ;
; 48.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.162      ;
; 48.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 1.935      ;
; 48.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 1.923      ;
; 48.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.314      ;
; 49.130 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 1.086      ;
; 95.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.786      ;
; 95.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.786      ;
; 95.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.786      ;
; 95.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.786      ;
; 95.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.786      ;
; 95.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.526      ;
; 95.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.526      ;
; 95.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.526      ;
; 95.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.526      ;
; 95.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.526      ;
; 95.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.503      ;
; 95.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.503      ;
; 95.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.503      ;
; 95.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.503      ;
; 95.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.503      ;
; 95.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.503      ;
; 95.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.436      ;
; 95.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.436      ;
; 95.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.436      ;
; 95.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.436      ;
; 95.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.436      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.330      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.330      ;
; 95.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.330      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.331      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.331      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.331      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.331      ;
; 95.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.331      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.320      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.313      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.313      ;
; 95.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.313      ;
; 95.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.308      ;
; 95.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.308      ;
; 95.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.308      ;
; 95.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.308      ;
; 95.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.308      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 4.303      ;
; 95.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.193      ;
; 95.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.193      ;
; 95.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.193      ;
; 95.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.241      ;
; 95.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.241      ;
; 95.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.241      ;
; 95.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.241      ;
; 95.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.241      ;
; 95.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.183      ;
; 95.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.183      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.335 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                              ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.942      ;
; 0.338 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                              ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.945      ;
; 0.339 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[3]                                                                                                                      ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.936      ;
; 0.339 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                              ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.946      ;
; 0.342 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[28]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.943      ;
; 0.343 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                              ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.950      ;
; 0.347 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[6]                                                                                                                                                     ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.948      ;
; 0.347 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[10]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.948      ;
; 0.350 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[3]                                                                                                                                                     ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.951      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                               ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                      ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty            ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                           ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                  ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                       ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_UPDATE_AUX_SR                                                                                                      ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                           ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty            ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                     ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                    ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][0]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][0]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[4]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_COMMAND                                                                                                       ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_COMMAND                                                                                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_RESPONSE                                                                                                      ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_RESPONSE                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY              ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                       ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                            ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][7]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][7]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][9]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][9]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[9]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                       ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_jtag_uart:jtag_uart|pause_irq                                                                                                                                                         ; nios2:inst|nios2_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_jtag_uart:jtag_uart|ac                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                  ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register_valid                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_jtag_uart:jtag_uart|woverflow                                                                                                                                                         ; nios2:inst|nios2_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                   ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                   ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                       ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                       ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                    ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                    ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.625      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.394 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.414 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.655      ;
; 0.415 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.422 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.666      ;
; 0.422 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.666      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.687      ;
; 0.452 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.695      ;
; 0.505 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.752      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.769      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.528 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[3]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.381 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.623      ;
; 0.383 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.625      ;
; 0.387 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.629      ;
; 0.398 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.638      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.639      ;
; 0.400 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.640      ;
; 0.401 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.642      ;
; 0.401 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.641      ;
; 0.417 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.658      ;
; 0.418 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.660      ;
; 0.426 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.667      ;
; 0.429 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.670      ;
; 0.430 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.671      ;
; 0.430 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.671      ;
; 0.431 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.319      ; 0.951      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.672      ;
; 0.437 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 0.972      ;
; 0.444 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.685      ;
; 0.455 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 0.990      ;
; 0.473 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.319      ; 0.993      ;
; 0.494 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.736      ;
; 0.507 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.749      ;
; 0.510 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.751      ;
; 0.528 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.769      ;
; 0.548 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.791      ;
; 0.550 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.791      ;
; 0.551 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.791      ;
; 0.551 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.791      ;
; 0.552 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.792      ;
; 0.557 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.798      ;
; 0.583 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.825      ;
; 0.590 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.834      ;
; 0.597 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.839      ;
; 0.599 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.841      ;
; 0.602 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.844      ;
; 0.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.849      ;
; 0.613 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.856      ;
; 0.617 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.859      ;
; 0.624 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.866      ;
; 0.626 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.867      ;
; 0.672 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.913      ;
; 0.726 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.968      ;
; 0.730 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.972      ;
; 0.749 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.990      ;
; 0.765 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.005      ;
; 0.768 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.008      ;
; 0.772 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.014      ;
; 0.773 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.015      ;
; 0.784 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.025      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                        ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.800      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.800      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.801      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.801      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.801      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.801      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.801      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.800      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.800      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.800      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.800      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.800      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 4.800      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.801      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.801      ;
; 5.078  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 4.801      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 5.091  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.790      ;
; 12.979 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[0]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.954      ;
; 12.979 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[0]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.954      ;
; 12.979 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[0]                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.954      ;
; 12.979 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|auxiliary_status_reg[0]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.954      ;
; 12.979 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.954      ;
; 13.000 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 6.940      ;
; 13.000 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 6.940      ;
; 13.000 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 6.940      ;
; 13.000 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 6.940      ;
; 13.000 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|last_channel[0]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 6.940      ;
; 13.001 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.934      ;
; 13.001 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[4]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.934      ;
; 13.001 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[4]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.934      ;
; 13.001 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[7]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.934      ;
; 13.001 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[7]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.934      ;
; 13.001 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.934      ;
; 13.004 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.930      ;
; 13.004 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.930      ;
; 13.004 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.930      ;
; 13.004 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.930      ;
; 13.004 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.930      ;
; 13.004 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 6.924      ;
; 13.004 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[30]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 6.924      ;
; 13.004 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 6.924      ;
; 13.004 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[14]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 6.924      ;
; 13.005 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[13]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 6.923      ;
; 13.005 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[13]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 6.923      ;
; 13.005 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 6.923      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[22]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.924      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.924      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[24]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.925      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[21]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.923      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[25]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.925      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 6.925      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_jtag_uart:jtag_uart|ien_AE                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 6.916      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[8]                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.924      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.924      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_jtag_uart:jtag_uart|ien_AF                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 6.916      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[8]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.924      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[8]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.924      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[23]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.923      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.923      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[23]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.923      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[10]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 6.916      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_jtag_uart:jtag_uart|ac                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 6.916      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 6.916      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 6.924      ;
; 13.010 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[3]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 6.923      ;
; 13.025 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.918      ;
; 13.025 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.918      ;
; 13.026 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.916      ;
; 13.026 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[9]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.916      ;
; 13.026 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[9]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.916      ;
; 13.026 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.916      ;
; 13.026 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.916      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[3]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[2]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[21]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[13]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[5]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.911      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[12]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.911      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[12]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 6.911      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[22]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[14]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[6]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[20]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
; 13.031 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[12]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 6.912      ;
+--------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 2.273      ;
; 48.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.413      ;
; 48.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.374      ;
; 96.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.243      ;
; 96.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.243      ;
; 96.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.243      ;
; 96.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.243      ;
; 96.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.182      ;
; 96.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.182      ;
; 96.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.182      ;
; 96.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 3.182      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.015      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.015      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.015      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.015      ;
; 96.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.015      ;
; 96.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.954      ;
; 96.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.954      ;
; 96.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.954      ;
; 96.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.954      ;
; 96.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.954      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.844      ;
; 97.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.622      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.445      ;
; 97.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.427      ;
; 97.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.427      ;
; 97.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.427      ;
; 97.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.427      ;
; 97.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.427      ;
; 97.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.233      ;
; 97.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.160      ;
; 97.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.160      ;
; 97.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.024      ;
; 97.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.024      ;
; 97.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.024      ;
; 97.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.024      ;
; 97.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.024      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.979      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.913      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 97.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.935      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.914      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.914      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.914      ;
; 98.028 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.900      ;
; 98.028 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.900      ;
; 98.028 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.900      ;
; 98.028 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.900      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.767      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.359      ;
; 1.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.359      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.382      ;
; 1.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.631      ;
; 1.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.631      ;
; 1.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.631      ;
; 1.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.631      ;
; 1.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.631      ;
; 1.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.631      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.659      ;
; 1.567 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.567 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.567 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.567 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.826      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.826      ;
; 1.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.826      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.825      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.847      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.882      ;
; 1.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.919      ;
; 1.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.919      ;
; 1.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.919      ;
; 1.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.919      ;
; 1.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.919      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.054      ;
; 1.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.054      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.141      ;
; 2.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.277      ;
; 2.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.277      ;
; 2.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.277      ;
; 2.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.277      ;
; 2.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.277      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.303      ;
; 2.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.123      ; 2.401      ;
; 2.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.680      ;
; 2.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.791      ;
; 2.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.791      ;
; 2.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.791      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                    ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[24]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 4.557      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[17]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 4.557      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[18]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 4.556      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[19]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 4.556      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[21]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 4.556      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[25]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 4.557      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[8]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 4.556      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[23]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 4.556      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[10]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.548      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[1]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 4.557      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|av_ld_data_aligned_or_div[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 4.557      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[13]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[30]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[14]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[0]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.555      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[30]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[8]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 4.556      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[24]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[23]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 4.556      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[14]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[13]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[3]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 4.556      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[0]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.555      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[0]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[1]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[2]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_stall                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[3]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[5]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[5]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[19]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 4.553      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[16]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.552      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[16]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.552      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[16]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.552      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[18]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[16]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[17]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[17]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 4.553      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[18]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 4.553      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[25]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[19]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[20]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[21]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[22]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[23]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[24]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[22]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 4.553      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[16]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 4.553      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[8]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[27]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[26]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[27]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[27]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.544      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M2_rot[27]                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.552      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[27]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.552      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[26]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.544      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[24]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.544      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[23]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.544      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[22]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.544      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[18]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[11]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[23]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 4.553      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[21]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 4.553      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[13]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[13]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|av_ld_data_aligned_or_div[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.552      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[16]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.544      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[8]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[9]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[12]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[28]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M2_rot[11]                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.552      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[11]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.552      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[19]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[8]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.544      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[8]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[2]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[5]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.544      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[5]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.550      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[29]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 4.540      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[14]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[13]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[11]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[10]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src2[8]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src2[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src2[16]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.552      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[30]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[29]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[28]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[27]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[26]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]~_Duplicate_1    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[24]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[20]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[0]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 4.544      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]~_Duplicate_1    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.551      ;
; 4.263 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[16]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 4.543      ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.690 ; 10.020       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.691 ; 10.021       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.490 ; 49.708       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.491 ; 49.709       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ;
; 49.491 ; 49.709       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                 ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                              ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[11]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[12]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[13]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[14]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[3]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[4]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                          ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                               ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                            ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                            ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                            ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                            ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                    ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.557 ; 3.902 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.156 ; 8.390 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; 5.505 ; 5.870 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 4.537 ; 4.900 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 4.819 ; 5.196 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 4.433 ; 4.793 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 4.703 ; 5.067 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 5.079 ; 5.454 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.793 ; 5.173 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.294 ; 4.624 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 5.219 ; 5.620 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 5.505 ; 5.870 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 4.825 ; 5.199 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 5.190 ; 5.564 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.852 ; 5.231 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 5.223 ; 5.625 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 5.219 ; 5.608 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 4.957 ; 5.308 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 5.241 ; 5.583 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 4.880 ; 5.214 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 4.622 ; 4.951 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 7.947 ; 8.530 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.533 ; 4.920 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.435 ; 5.862 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.425 ; 5.827 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.349 ; 5.746 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.216 ; 5.666 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.435 ; 5.862 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.209 ; 5.659 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.178 ; 5.640 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.170 ; 5.631 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.962 ; 5.334 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.066 ; 5.410 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.931 ; 5.263 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.762 ; 5.125 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.757 ; 5.121 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.139 ; 5.539 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.190 ; 5.642 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.187 ; 5.628 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.201 ; 5.649 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.113 ; -0.448 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.076 ; -2.432 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; -3.550 ; -3.862 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -3.763 ; -4.102 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -4.050 ; -4.409 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -3.685 ; -4.026 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -3.938 ; -4.285 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -4.302 ; -4.658 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -4.029 ; -4.389 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -3.550 ; -3.862 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -4.418 ; -4.791 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -4.693 ; -5.031 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -4.058 ; -4.413 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -4.391 ; -4.739 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -4.087 ; -4.446 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -4.442 ; -4.823 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -4.420 ; -4.782 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -4.187 ; -4.518 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -4.459 ; -4.781 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; -4.113 ; -4.428 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; -3.867 ; -4.177 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -3.822 ; -4.190 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -3.775 ; -4.140 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.009 ; -4.360 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -4.647 ; -5.037 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -4.573 ; -4.959 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -4.446 ; -4.884 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.657 ; -5.071 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -4.438 ; -4.875 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -4.409 ; -4.858 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.402 ; -4.849 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -4.201 ; -4.563 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.306 ; -4.638 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.176 ; -4.496 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -4.014 ; -4.364 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -4.009 ; -4.360 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.375 ; -4.761 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -4.420 ; -4.859 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -4.418 ; -4.846 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -4.431 ; -4.866 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.200 ; 12.490 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 8.579  ; 8.425  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.836  ; 6.733  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 8.579  ; 8.425  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.830  ; 7.745  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 8.086  ; 7.720  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.043  ; 5.977  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.196  ; 6.070  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.066  ; 6.791  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.800  ; 6.644  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.437  ; 6.291  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 8.161  ; 7.621  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 8.161  ; 7.621  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 5.793  ; 5.636  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 8.177  ; 7.682  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 8.063  ; 7.753  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 6.639  ; 6.171  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.947  ; 6.462  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.011  ; 5.673  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.938  ; 5.674  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.242  ; 6.746  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 7.235  ; 6.744  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.959  ; 4.813  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.065  ; 6.787  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.806  ; 7.268  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 5.677  ; 5.539  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.226  ; 7.057  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.242  ; 6.753  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 8.063  ; 7.753  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.583  ; 7.098  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 7.473  ; 7.257  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.043  ; 5.938  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 5.416  ; 5.336  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 7.535  ; 7.326  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 8.381  ; 8.177  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 5.667  ; 5.825  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 10.445 ; 9.954  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.559  ; 6.420  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.276  ; 4.375  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.888  ; 5.012  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.752 ; 9.871  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 7.810  ; 7.486  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.834  ; 5.764  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.463  ; 6.287  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.844  ; 5.696  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.294  ; 7.024  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.393  ; 6.170  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.940  ; 5.887  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 9.186  ; 8.699  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 8.869  ; 8.460  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.105  ; 8.277  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.709  ; 6.540  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 7.681  ; 7.311  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.752 ; 9.871  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.118  ; 7.565  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 6.854  ; 6.643  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 9.176  ; 8.480  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.996  ; 4.863  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 7.541  ; 7.230  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 8.669  ; 8.448  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.312  ; 8.493  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 6.158  ; 6.074  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.445  ; 7.996  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.779  ; 6.581  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.631  ; 5.496  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.922  ; 6.563  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.226  ; 5.176  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.445  ; 7.996  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.586  ; 5.469  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.384  ; 5.282  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.954  ; 6.680  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.207  ; 5.108  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.297  ; 6.143  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.879  ; 7.474  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.181  ; 6.714  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.326  ; 6.198  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.178  ; 7.863  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.819  ; 6.642  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.782  ; 5.713  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.665  ; 5.551  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 5.967  ; 5.841  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 6.861  ; 6.707  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.616  ; 6.412  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 25.880 ; 25.692 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.319 ; 24.216 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.148 ; 24.966 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.866 ; 25.692 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.092 ; 24.908 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.435 ; 25.266 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.546 ; 25.315 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.880 ; 25.614 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.847 ; 25.583 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.844 ; 24.694 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.620 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 26.486 ; 26.278 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.486 ; 26.116 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.335 ; 25.154 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.577 ; 24.467 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.106 ; 24.849 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.230 ; 25.012 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.445 ; 26.278 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.584 ; 25.429 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.077 ; 25.884 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.100 ; 24.924 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.422 ; 26.140 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.037 ; 24.851 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.237 ; 25.000 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.546 ; 24.400 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.244 ; 25.017 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.018 ; 24.853 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.348 ; 25.132 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.422 ; 26.140 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.264 ; 26.032 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.340 ; 25.143 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.468 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.876  ; 10.172 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 5.398  ; 5.334  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.158  ; 6.059  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.831  ; 7.682  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.115  ; 7.032  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.361  ; 7.008  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 5.398  ; 5.334  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 5.546  ; 5.424  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.379  ; 6.115  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.126  ; 5.975  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 5.775  ; 5.634  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 5.157  ; 5.003  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 7.499  ; 6.964  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 5.157  ; 5.003  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 7.447  ; 6.968  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 4.357  ; 4.212  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 5.970  ; 5.516  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.265  ; 5.795  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.368  ; 5.039  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.297  ; 5.038  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 6.548  ; 6.068  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 6.542  ; 6.066  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.357  ; 4.212  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 6.376  ; 6.105  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.090  ; 6.570  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 5.047  ; 4.910  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 6.535  ; 6.368  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 6.551  ; 6.077  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.337  ; 7.035  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 6.878  ; 6.408  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 6.771  ; 6.559  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 5.398  ; 5.293  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 4.796  ; 4.716  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 6.829  ; 6.625  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 7.643  ; 7.443  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 5.031  ; 5.188  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 7.133  ; 6.617  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.748  ; 5.525  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.695  ; 3.794  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.283  ; 4.406  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.392  ; 4.261  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 7.093  ; 6.777  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.195  ; 5.123  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 5.800  ; 5.627  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.204  ; 5.059  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 6.598  ; 6.335  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.733  ; 5.514  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 5.298  ; 5.243  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.415  ; 7.943  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 8.110  ; 7.713  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 8.406  ; 7.594  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.038  ; 5.871  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.971  ; 6.612  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.988  ; 9.125  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 7.391  ; 6.855  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 6.176  ; 5.970  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 8.476  ; 7.790  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.392  ; 4.261  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 6.833  ; 6.531  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 7.916  ; 7.700  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.604  ; 7.801  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 5.508  ; 5.424  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.597  ; 4.498  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.104  ; 5.910  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.002  ; 4.868  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.242  ; 5.893  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.613  ; 4.562  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.703  ; 7.268  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.959  ; 4.842  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.765  ; 4.663  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.271  ; 6.005  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.597  ; 4.498  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.643  ; 5.491  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.162  ; 6.768  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.492  ; 6.039  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.670  ; 5.543  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.447  ; 7.140  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.142  ; 5.968  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.147  ; 5.077  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.034  ; 4.921  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 5.323  ; 5.199  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 6.184  ; 6.031  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 5.948  ; 5.748  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 23.742 ; 23.639 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.742 ; 23.639 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.539 ; 24.360 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.227 ; 25.056 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.484 ; 24.304 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.814 ; 24.648 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.919 ; 24.693 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.239 ; 24.980 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.208 ; 24.951 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.243 ; 24.096 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.119 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.989 ; 23.880 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.822 ; 25.463 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 24.716 ; 24.539 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.989 ; 23.880 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 24.496 ; 24.245 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.616 ; 24.404 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.784 ; 25.619 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 24.955 ; 24.802 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.430 ; 25.240 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.489 ; 24.316 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.960 ; 23.816 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.430 ; 24.247 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.622 ; 24.390 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.960 ; 23.816 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.628 ; 24.407 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 24.411 ; 24.250 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 24.729 ; 24.518 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.760 ; 25.485 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.607 ; 25.380 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.721 ; 24.529 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.969 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+---------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+--------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.149  ; 7.984 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.714  ; 9.549 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.706  ; 9.541 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.714  ; 9.549 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.706  ; 9.541 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.365  ; 9.200 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.365  ; 9.200 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.033 ; 9.868 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.557  ; 8.427 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.723  ; 8.558 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.723  ; 8.558 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.343  ; 9.178 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.343  ; 9.178 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.653  ; 8.488 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.002  ; 8.837 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.149  ; 7.984 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.653  ; 8.488 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 9.162  ; 9.032 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.019  ; 4.874 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 6.097  ; 5.952 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 5.109  ; 4.944 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 5.807  ; 5.662 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.710  ; 5.565 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 5.973  ; 5.828 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 5.973  ; 5.828 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 5.964  ; 5.819 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.164  ; 6.019 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.164  ; 6.019 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.844  ; 5.699 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 5.109  ; 4.944 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 5.111  ; 4.946 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.421  ; 5.256 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.401  ; 5.236 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.515  ; 5.350 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.467  ; 5.322 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 5.964  ; 5.819 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.467  ; 5.322 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.440 ; 7.275 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.943 ; 8.778 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.935 ; 8.770 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.943 ; 8.778 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.935 ; 8.770 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.607 ; 8.442 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.607 ; 8.442 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.249 ; 9.084 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.828 ; 7.698 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.991 ; 7.826 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.991 ; 7.826 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.587 ; 8.422 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.587 ; 8.422 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.924 ; 7.759 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.259 ; 8.094 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.440 ; 7.275 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.924 ; 7.759 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 7.323 ; 7.193 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.142 ; 3.997 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 4.740 ; 4.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.522 ; 4.357 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 5.155 ; 5.010 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.062 ; 4.917 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 5.315 ; 5.170 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 5.315 ; 5.170 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 5.306 ; 5.161 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 5.497 ; 5.352 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 5.497 ; 5.352 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.191 ; 5.046 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.522 ; 4.357 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.524 ; 4.359 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.822 ; 4.657 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 4.803 ; 4.638 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 4.913 ; 4.748 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 4.829 ; 4.684 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 5.306 ; 5.161 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 4.829 ; 4.684 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                    ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.902     ; 8.067     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.401     ; 9.566     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.389     ; 9.554     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.401     ; 9.566     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.389     ; 9.554     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.058     ; 9.223     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.058     ; 9.223     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.703     ; 9.868     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.300     ; 8.430     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.417     ; 8.582     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.417     ; 8.582     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.039     ; 9.204     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.039     ; 9.204     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.361     ; 8.526     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.708     ; 8.873     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.902     ; 8.067     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.361     ; 8.526     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 8.531     ; 8.661     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.897     ; 5.042     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 5.858     ; 6.003     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.941     ; 5.106     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 5.666     ; 5.811     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.577     ; 5.722     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 5.809     ; 5.954     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 5.809     ; 5.954     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 5.796     ; 5.941     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 5.974     ; 6.119     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 5.974     ; 6.119     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.729     ; 5.874     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.941     ; 5.106     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.963     ; 5.128     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.240     ; 5.405     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.230     ; 5.395     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.371     ; 5.536     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.338     ; 5.483     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 5.796     ; 5.941     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.338     ; 5.483     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                            ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.196     ; 7.361     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.635     ; 8.800     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.624     ; 8.789     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.635     ; 8.800     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.624     ; 8.789     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.306     ; 8.471     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.306     ; 8.471     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.925     ; 9.090     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.576     ; 7.706     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.691     ; 7.856     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.691     ; 7.856     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.287     ; 8.452     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.287     ; 8.452     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.637     ; 7.802     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.970     ; 8.135     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.196     ; 7.361     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.637     ; 7.802     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 6.815     ; 6.945     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 3.981     ; 4.126     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 4.552     ; 4.697     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.355     ; 4.520     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 5.013     ; 5.158     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 4.929     ; 5.074     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 5.152     ; 5.297     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 5.152     ; 5.297     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 5.139     ; 5.284     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 5.310     ; 5.455     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 5.310     ; 5.455     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.074     ; 5.219     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.355     ; 4.520     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.376     ; 4.541     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.641     ; 4.806     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 4.632     ; 4.797     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 4.768     ; 4.933     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 4.699     ; 4.844     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 5.139     ; 5.284     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 4.699     ; 4.844     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.272 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                            ; Synchronization Node                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                            ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 38.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.215       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.057       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                 ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                          ; 38.413                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.218       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.195       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 38.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.217       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.207       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 55.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.218       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.066       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.642       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 55.970                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.220       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.778       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.972       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.072                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.216       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.075       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.781       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.089                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.216       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.088       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.785       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.882                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.219       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.214       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.449       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.015                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.219       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.216       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.580       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.052                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.219       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.218       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.615       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.477                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.219       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.216       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.042       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.563                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.622       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 35.904       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.037       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.589                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.045       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.838       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 35.706       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.019                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.665       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.317       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.037       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.175                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.043       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 36.095       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.037       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.245                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.215       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.324       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 35.706       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.427                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.657       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.733       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.037       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.605                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.219       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.680       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 35.706       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 113.263                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.046       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.511       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 35.706       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 197.346                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.217       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.129       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                           ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 197.379                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.044       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.335       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.859  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 37.059 ; 0.000         ;
; altera_reserved_tck                                                   ; 48.084 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.130 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.179 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.183 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.142  ; 0.000         ;
; altera_reserved_tck                                                   ; 49.097 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 0.564 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2.465 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                              ; 9.400  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.750  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.754 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.303 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 7.859 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 2.107      ;
; 8.053 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.913      ;
; 8.065 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.901      ;
; 8.255 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.703      ;
; 8.272 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.690      ;
; 8.290 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.677      ;
; 8.301 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.665      ;
; 8.302 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.664      ;
; 8.303 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.655      ;
; 8.355 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.612      ;
; 8.365 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.594      ;
; 8.397 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.564      ;
; 8.411 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.557      ;
; 8.412 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.556      ;
; 8.431 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[21]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.531      ;
; 8.467 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.495      ;
; 8.474 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.493      ;
; 8.480 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.488      ;
; 8.482 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.484      ;
; 8.491 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[6]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.467      ;
; 8.507 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.459      ;
; 8.511 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.455      ;
; 8.512 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.446      ;
; 8.515 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.451      ;
; 8.520 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[14]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.440      ;
; 8.533 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.434      ;
; 8.534 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.433      ;
; 8.542 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.419      ;
; 8.544 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.422      ;
; 8.544 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.415      ;
; 8.545 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.421      ;
; 8.546 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.421      ;
; 8.547 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.421      ;
; 8.570 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.388      ;
; 8.584 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[14]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.376      ;
; 8.587 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[31]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.371      ;
; 8.594 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[11]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.366      ;
; 8.606 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[28]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.353      ;
; 8.627 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.339      ;
; 8.631 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[20]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.330      ;
; 8.633 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13] ; nios2:inst|nios2_nios2:nios2|M2_rot[13]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.294      ;
; 8.634 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.333      ;
; 8.641 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13] ; nios2:inst|nios2_nios2:nios2|M2_rot[29]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.286      ;
; 8.644 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.324      ;
; 8.648 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.320      ;
; 8.648 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.320      ;
; 8.650 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.318      ;
; 8.656 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.310      ;
; 8.659 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.307      ;
; 8.683 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[28]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.276      ;
; 8.686 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[12]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.275      ;
; 8.691 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[13]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.271      ;
; 8.700 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.259      ;
; 8.702 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.260      ;
; 8.702 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[13]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.260      ;
; 8.704 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.258      ;
; 8.706 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.260      ;
; 8.706 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.252      ;
; 8.711 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[22]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.249      ;
; 8.712 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.255      ;
; 8.714 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[10]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.246      ;
; 8.715 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[24]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.246      ;
; 8.717 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[24]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.244      ;
; 8.724 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[31]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.234      ;
; 8.728 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.238      ;
; 8.730 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[6]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.228      ;
; 8.733 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[19]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.227      ;
; 8.734 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.224      ;
; 8.740 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.218      ;
; 8.742 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[3]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.216      ;
; 8.743 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[12]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.218      ;
; 8.745 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[20]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.216      ;
; 8.751 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.207      ;
; 8.773 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[11]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.187      ;
; 8.775 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.184      ;
; 8.777 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[21]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.185      ;
; 8.801 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31] ; nios2:inst|nios2_nios2:nios2|M2_rot[31]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.128      ;
; 8.803 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[25]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.157      ;
; 8.804 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[9]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.158      ;
; 8.812 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[1]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.148      ;
; 8.815 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31] ; nios2:inst|nios2_nios2:nios2|M2_rot[15]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.114      ;
; 8.820 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[14]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.140      ;
; 8.820 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[29]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.140      ;
; 8.829 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]  ; nios2:inst|nios2_nios2:nios2|M2_rot[25]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 1.099      ;
; 8.836 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.122      ;
; 8.842 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]  ; nios2:inst|nios2_nios2:nios2|M2_rot[9]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 1.086      ;
; 8.844 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.117      ;
; 8.847 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.112      ;
; 8.859 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.100      ;
; 8.861 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.100      ;
; 8.861 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[21]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.101      ;
; 8.873 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[18]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.087      ;
; 8.878 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[26]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.080      ;
; 8.879 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[15]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.081      ;
; 8.887 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.081      ;
; 8.887 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.081      ;
; 8.887 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.081      ;
; 8.887 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.081      ;
; 8.887 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.081      ;
; 8.887 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.081      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.059 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.180     ; 2.748      ;
; 37.082 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.180     ; 2.725      ;
; 37.090 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.180     ; 2.717      ;
; 37.137 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.657      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.764      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.186 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.761      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.238 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.709      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.252 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.695      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.263 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.684      ;
; 37.332 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.179     ; 2.476      ;
; 37.333 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.179     ; 2.475      ;
; 37.334 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.179     ; 2.474      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.349 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.598      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.379 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.568      ;
; 37.390 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.404      ;
; 37.390 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.404      ;
; 37.390 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.404      ;
; 37.390 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.404      ;
; 37.391 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.569      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.391 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.556      ;
; 37.412 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.548      ;
; 37.429 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.518      ;
; 37.429 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.518      ;
; 37.429 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.518      ;
; 37.429 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.518      ;
; 37.429 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.518      ;
; 37.429 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.518      ;
; 37.429 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.518      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.084 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.351      ;
; 48.286 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.142      ;
; 48.345 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.085      ;
; 48.429 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.001      ;
; 48.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.851      ;
; 48.634 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 1.770      ;
; 48.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.729      ;
; 48.714 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.716      ;
; 48.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.607      ;
; 48.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 1.617      ;
; 48.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.539      ;
; 48.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.525      ;
; 48.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.467      ;
; 49.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.382      ;
; 49.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.320      ;
; 49.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.287      ;
; 49.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.289      ;
; 49.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.258      ;
; 49.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.169      ;
; 49.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.030      ;
; 49.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.021      ;
; 49.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.715      ;
; 49.838 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 0.583      ;
; 97.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.634      ;
; 97.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.634      ;
; 97.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.634      ;
; 97.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.634      ;
; 97.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.634      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.532      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.532      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.532      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.532      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.532      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.469      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.469      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.469      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.469      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.469      ;
; 97.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.469      ;
; 97.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.469      ;
; 97.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.469      ;
; 97.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.469      ;
; 97.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.469      ;
; 97.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.454      ;
; 97.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.380      ;
; 97.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.380      ;
; 97.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.380      ;
; 97.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.380      ;
; 97.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.380      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.373      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.373      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.373      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.373      ;
; 97.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 2.373      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.358      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.358      ;
; 97.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.358      ;
; 97.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.359      ;
; 97.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.359      ;
; 97.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.359      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 2.351      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.345      ;
; 97.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.330      ;
; 97.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.330      ;
; 97.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.330      ;
; 97.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.283      ;
; 97.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.283      ;
; 97.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.283      ;
; 97.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.308      ;
; 97.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.317      ;
; 97.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.317      ;
; 97.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.317      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.130 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[5]                                                                                             ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.471      ;
; 0.132 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                             ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.132 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                             ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.473      ;
; 0.134 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                             ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.475      ;
; 0.138 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                             ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.479      ;
; 0.140 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[3]                                                                                                                     ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.141 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                             ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.482      ;
; 0.141 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[28]                                                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.474      ;
; 0.142 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[6]                                                                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.476      ;
; 0.143 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[1]                                                                                                                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.469      ;
; 0.143 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[2]                                                                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[3]                                                                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.477      ;
; 0.144 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[10]                                                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.477      ;
; 0.145 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[6]                                                                                                                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.146 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[7]                                                                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.480      ;
; 0.146 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[20]                                                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.148 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[0]                                                                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.482      ;
; 0.148 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[1]                                                                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.482      ;
; 0.149 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]            ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                     ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                             ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.491      ;
; 0.151 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_x_position[5]                                                                                                                                        ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[5]                                                                                                                                        ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.152 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[1]                                                                                                                     ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.152 ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                   ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.484      ;
; 0.153 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                             ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.494      ;
; 0.153 ; nios2:inst|nios2_nios2:nios2|ic_fill_dp_offset[2]                                                                                                                                                     ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.155 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|reading_first_pixel_in_image                                                                                                                               ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_datain_reg0                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[4]                                                                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.489      ;
; 0.156 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]            ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]            ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                                                                 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.158 ; nios2:inst|nios2_nios2:nios2|ic_fill_dp_offset[2]                                                                                                                                                     ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[5]                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                     ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[25]                                                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                     ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[5]                                                                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.494      ;
; 0.161 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[5]                                                                                                                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[29]                                                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.494      ;
; 0.161 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[2]                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]                                                                 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]                                                                 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[26]                                                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.491      ;
; 0.164 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_x_position[4]                                                                                                                                        ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.166 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[2]                                                                                                                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[5]                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.502      ;
; 0.169 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                     ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.500      ;
; 0.170 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]            ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.497      ;
; 0.171 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[15]                                                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.499      ;
; 0.172 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]            ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.501      ;
; 0.172 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[2]                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.507      ;
; 0.175 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[1]                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.505      ;
; 0.176 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                     ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.507      ;
; 0.178 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                     ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.509      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[1]                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[1]                                                                                                                                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[2]                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[2]                                                                                                                                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                  ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                              ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                     ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                     ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty           ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                          ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; nios2:inst|altera_avalon_sc_fifo:sd_card_interface_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                     ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                       ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                      ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg               ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                              ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                            ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                            ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                            ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                            ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_UPDATE_AUX_SR                                                                                                     ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg               ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg            ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                          ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty           ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                               ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                  ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg               ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                    ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                              ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.208 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.334      ;
; 0.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.351      ;
; 0.238 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.364      ;
; 0.246 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.375      ;
; 0.252 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.000                                                   ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.380      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.257 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[12]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
; 0.259 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[3]                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.385      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.316      ;
; 0.194 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.477      ;
; 0.194 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.317      ;
; 0.195 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 0.492      ;
; 0.196 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.320      ;
; 0.200 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.324      ;
; 0.201 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.325      ;
; 0.203 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 0.501      ;
; 0.214 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.497      ;
; 0.217 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.341      ;
; 0.218 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.342      ;
; 0.221 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.345      ;
; 0.222 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.346      ;
; 0.222 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.346      ;
; 0.223 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.347      ;
; 0.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.372      ;
; 0.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.372      ;
; 0.249 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.374      ;
; 0.262 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.388      ;
; 0.266 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.390      ;
; 0.269 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.393      ;
; 0.276 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.400      ;
; 0.294 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.420      ;
; 0.297 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.421      ;
; 0.300 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.304 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.306 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.433      ;
; 0.312 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.436      ;
; 0.313 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.438      ;
; 0.339 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.463      ;
; 0.340 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.464      ;
; 0.343 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.467      ;
; 0.370 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.494      ;
; 0.372 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.495      ;
; 0.373 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.496      ;
; 0.378 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.502      ;
; 0.380 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.504      ;
; 0.393 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.517      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                        ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 2.817      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 2.817      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.818      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.818      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.818      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.818      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.818      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 2.817      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 2.817      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 2.817      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 2.817      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 2.817      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 2.817      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.818      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.818      ;
; 7.142  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.818      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 7.151  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 2.807      ;
; 15.837 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[0]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.116      ;
; 15.837 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[0]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.116      ;
; 15.837 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[0]                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.116      ;
; 15.837 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|auxiliary_status_reg[0]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.116      ;
; 15.837 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.116      ;
; 15.850 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.103      ;
; 15.850 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.103      ;
; 15.850 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.103      ;
; 15.850 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.103      ;
; 15.850 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.103      ;
; 15.850 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[13]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 4.100      ;
; 15.850 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[13]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 4.100      ;
; 15.850 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 4.100      ;
; 15.851 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 4.107      ;
; 15.851 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 4.107      ;
; 15.851 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 4.107      ;
; 15.851 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 4.107      ;
; 15.851 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_traffic_limiter:limiter|last_channel[0]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 4.107      ;
; 15.851 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 4.100      ;
; 15.851 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[30]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 4.100      ;
; 15.851 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 4.100      ;
; 15.851 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[14]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 4.100      ;
; 15.852 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 4.104      ;
; 15.852 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[4]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 4.104      ;
; 15.852 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[4]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 4.104      ;
; 15.852 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[7]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 4.104      ;
; 15.852 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[7]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 4.104      ;
; 15.852 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 4.104      ;
; 15.856 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[22]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.097      ;
; 15.856 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.097      ;
; 15.856 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_jtag_uart:jtag_uart|ien_AE                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 4.092      ;
; 15.856 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_jtag_uart:jtag_uart|ien_AF                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 4.092      ;
; 15.856 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[10]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 4.092      ;
; 15.856 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_jtag_uart:jtag_uart|ac                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 4.092      ;
; 15.856 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 4.092      ;
; 15.856 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.097      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[24]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 4.097      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[21]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.096      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[25]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 4.097      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 4.097      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[8]                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.096      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.096      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[8]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.096      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[8]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.096      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_out_reg[23]                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.096      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.096      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[23]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.096      ;
; 15.857 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[3]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 4.096      ;
; 15.865 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.096      ;
; 15.865 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 4.095      ;
; 15.865 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[9]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 4.095      ;
; 15.865 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[9]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 4.095      ;
; 15.865 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 4.095      ;
; 15.865 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.027     ; 4.095      ;
; 15.865 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.096      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[3]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|address_reg[2]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[21]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[13]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[5]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[12]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[12]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[22]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[14]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[6]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[20]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
; 15.872 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter|data_reg[12]                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 4.089      ;
+--------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.319      ;
; 49.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.774      ;
; 49.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.774      ;
; 98.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.910      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.813      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.813      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.813      ;
; 98.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.813      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.798      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.798      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.798      ;
; 98.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.798      ;
; 98.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.704      ;
; 98.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.704      ;
; 98.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.704      ;
; 98.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.704      ;
; 98.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.704      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.689      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.689      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.689      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.689      ;
; 98.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.689      ;
; 98.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.538      ;
; 98.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.486      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.386      ;
; 98.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.375      ;
; 98.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.375      ;
; 98.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.375      ;
; 98.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.375      ;
; 98.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.375      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.297      ;
; 98.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.230      ;
; 98.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.230      ;
; 98.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.164      ;
; 98.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.164      ;
; 98.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.164      ;
; 98.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.164      ;
; 98.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.164      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.119      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.084      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.095      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.073      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.073      ;
; 98.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.073      ;
; 98.902 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.043      ;
; 98.902 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.043      ;
; 98.902 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.043      ;
; 98.902 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.043      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.002      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.002      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.002      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.002      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.002      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.002      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.002      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.002      ;
; 98.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.002      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.689      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.689      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.700      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.858      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.858      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.858      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.858      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.858      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.858      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.868      ;
; 0.789 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.915      ;
; 0.789 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.915      ;
; 0.789 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.915      ;
; 0.789 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.915      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.944      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.944      ;
; 0.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.944      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.946      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.960      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.970      ;
; 0.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.006      ;
; 0.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.006      ;
; 0.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.006      ;
; 0.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.006      ;
; 0.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.006      ;
; 0.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.082      ;
; 0.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.082      ;
; 1.019 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.132      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.203      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.203      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.203      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.203      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.203      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.205      ;
; 1.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.274      ;
; 1.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.442      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.445      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.445      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.445      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                    ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[0]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[1]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_cnt[2]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_stall                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[4]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.623      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[4]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.623      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[19]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.626      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src1_prelim[4]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.623      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[17]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.626      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[18]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.626      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[22]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.626      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[16]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.626      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[23]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.626      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[21]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.626      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_shift_rot_result[4]         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.623      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src2[8]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src2[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[30]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[29]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[28]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[27]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[26]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[24]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]~_Duplicate_1    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.623      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[20]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.465 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[16]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.622      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[18]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.630      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[19]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.630      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[21]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.630      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[23]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.630      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[13]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.627      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[23]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.630      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[13]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.627      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[3]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.630      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_ctrl_jmp_indirect           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.617      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.624      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[30]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.622      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[31]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.627      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.624      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_compare_op[0]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.617      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_compare_op[1]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.617      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_ctrl_shift_rot_right        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.617      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[3]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.624      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[15]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.623      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[15]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.620      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[5]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.624      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_st_data[5]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.624      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[2]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.620      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[20]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_ctrl_rot                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.617      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_pass2                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.613      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_sel_fill2               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.613      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.613      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[16]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.626      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[16]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.626      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[16]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.626      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[18]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[16]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[16]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[17]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[17]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[18]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[10]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[18]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.627      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[18]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.627      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[25]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[19]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[19]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[20]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[20]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[21]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[21]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[22]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[22]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[23]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[23]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_partial_prod[24]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.618      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[24]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_result[25]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|av_ld_data_aligned_or_div[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.621      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[13]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[21]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[22]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.623      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[22]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.623      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[22]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.623      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_alu_result[22]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.623      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|av_ld_data_aligned_or_div[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.623      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[14]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[22]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_rn[4]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.613      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_imm[23]                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|W_wr_data[23]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[23]             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_alu_result[23]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[15]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[11]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[23]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
; 2.466 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_rot_step1[19]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.619      ;
+-------+--------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                    ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                          ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|nios2_nios2_ociram_sp_ram_module:nios2_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_jf71:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|nios2_nios2_ociram_sp_ram_module:nios2_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_jf71:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|nios2_nios2_ociram_sp_ram_module:nios2_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_jf71:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|nios2_nios2_ociram_sp_ram_module:nios2_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_jf71:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                              ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a125~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a125~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a140~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a140~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a172~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a172~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                              ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a184~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a184~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a193~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a193~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a196~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a196~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a203~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a203~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a209~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a209~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a219~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a219~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a224~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a224~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a225~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a225~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a228~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a228~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a235~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a235~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a254~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a254~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a268~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a268~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a312~porta_address_reg0                                                                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a312~porta_we_reg                                                                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a43~porta_we_reg                                                                                                                                                              ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                               ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a58~porta_address_reg0                                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a58~porta_we_reg                                                                                                                                                              ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a59~porta_address_reg0                                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a59~porta_we_reg                                                                                                                                                              ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a63~porta_address_reg0                                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a63~porta_we_reg                                                                                                                                                              ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a76~porta_address_reg0                                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a76~porta_we_reg                                                                                                                                                              ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a90~porta_address_reg0                                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a90~porta_we_reg                                                                                                                                                              ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|q_a[0]                                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[0]                                                                                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_a_module:nios2_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_2jg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_a_module:nios2_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_2jg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_b_module:nios2_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_3jg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_b_module:nios2_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_3jg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a100~porta_address_reg0                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a100~porta_we_reg                                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a104~porta_address_reg0                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a104~porta_we_reg                                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a105~porta_address_reg0                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a105~porta_we_reg                                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a113~porta_address_reg0                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a113~porta_we_reg                                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a121~porta_address_reg0                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a121~porta_we_reg                                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a123~porta_address_reg0                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a123~porta_we_reg                                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a128~porta_address_reg0                                                                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a128~porta_we_reg                                                                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                 ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                         ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                         ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                         ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[11]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[12]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[13]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[14]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[3]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[4]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.638 ; 1.913 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 3.430 ; 3.879 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.200 ; 4.125 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 2.701 ; 3.533 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 2.842 ; 3.704 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 2.655 ; 3.470 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.773 ; 3.619 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 2.968 ; 3.852 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.843 ; 3.696 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.567 ; 3.372 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.069 ; 3.976 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.200 ; 4.125 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.863 ; 3.716 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.053 ; 3.947 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 2.888 ; 3.747 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.078 ; 3.982 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.078 ; 3.977 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.935 ; 3.805 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.077 ; 3.964 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 2.871 ; 3.736 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 2.742 ; 3.579 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.720 ; 5.389 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.708 ; 3.553 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.217 ; 4.131 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.200 ; 4.104 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.138 ; 4.036 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.108 ; 4.012 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.217 ; 4.131 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.096 ; 3.998 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.085 ; 3.991 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.080 ; 3.985 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.923 ; 3.773 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.984 ; 3.829 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.899 ; 3.724 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.825 ; 3.650 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.825 ; 3.645 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.032 ; 3.905 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.090 ; 3.990 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.076 ; 3.976 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.089 ; 3.993 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.217  ; -0.165 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.585 ; -0.982 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; -2.137 ; -2.927 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -2.260 ; -3.067 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -2.401 ; -3.244 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -2.224 ; -3.022 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -2.335 ; -3.162 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -2.522 ; -3.386 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -2.403 ; -3.239 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -2.137 ; -2.927 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -2.613 ; -3.487 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -2.738 ; -3.630 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -2.423 ; -3.258 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -2.598 ; -3.460 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -2.448 ; -3.290 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -2.628 ; -3.512 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -2.623 ; -3.490 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -2.492 ; -3.343 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -2.627 ; -3.495 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; -2.429 ; -3.277 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; -2.307 ; -3.127 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.297 ; -3.143 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -2.275 ; -3.099 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.391 ; -3.201 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.752 ; -3.642 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.692 ; -3.575 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.664 ; -3.553 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.769 ; -3.668 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.652 ; -3.539 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.642 ; -3.533 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.636 ; -3.527 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.486 ; -3.323 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.544 ; -3.378 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.461 ; -3.277 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.391 ; -3.206 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.391 ; -3.201 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.589 ; -3.450 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.646 ; -3.532 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.632 ; -3.518 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.646 ; -3.535 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.974  ; 7.491  ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 4.632  ; 5.053  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.716  ; 4.010  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 4.632  ; 5.053  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 4.281  ; 4.662  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 4.336  ; 4.661  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.301  ; 3.548  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.379  ; 3.608  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.800  ; 4.047  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.715  ; 3.986  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.485  ; 3.733  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 4.973  ; 4.960  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 4.973  ; 4.960  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 3.211  ; 3.376  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 4.406  ; 4.676  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 4.389  ; 4.699  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.550  ; 3.700  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.708  ; 3.880  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.267  ; 3.400  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.243  ; 3.379  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.870  ; 4.061  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 3.876  ; 4.068  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.771  ; 2.863  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.837  ; 4.086  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 4.179  ; 4.406  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.166  ; 3.325  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 4.002  ; 4.286  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 3.904  ; 4.091  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 4.389  ; 4.699  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 4.110  ; 4.319  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 4.135  ; 4.411  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.379  ; 3.577  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 3.046  ; 3.193  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 4.187  ; 4.470  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 4.626  ; 5.004  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 3.378  ; 3.219  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 5.545  ; 5.789  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.606  ; 3.810  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.505  ; 2.447  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.906  ; 2.799  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 6.286  ; 6.391  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.281  ; 4.559  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.259  ; 3.460  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.575  ; 3.792  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.223  ; 3.392  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.991  ; 4.251  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.490  ; 3.687  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.339  ; 3.544  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.953  ; 5.306  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 4.818  ; 5.170  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.361  ; 5.354  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.736  ; 3.969  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 4.166  ; 4.430  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 6.286  ; 6.391  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 4.357  ; 4.603  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.767  ; 4.015  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.527  ; 5.517  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.800  ; 2.895  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.123  ; 4.384  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.739  ; 5.122  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.477  ; 5.504  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.432  ; 3.653  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.589  ; 4.884  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.725  ; 3.964  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.122  ; 3.281  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.731  ; 3.943  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.950  ; 3.097  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.589  ; 4.884  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.110  ; 3.265  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.008  ; 3.154  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.809  ; 4.036  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.968  ; 3.087  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.513  ; 3.712  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.267  ; 4.541  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.870  ; 4.059  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.530  ; 3.732  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.492  ; 4.797  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.748  ; 3.998  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.227  ; 3.416  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.151  ; 3.315  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.308  ; 3.504  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.805  ; 4.059  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.637  ; 3.862  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 23.236 ; 23.403 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.410 ; 22.465 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.861 ; 22.955 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.236 ; 23.403 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.792 ; 22.894 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.971 ; 23.108 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.018 ; 23.131 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.184 ; 23.333 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.178 ; 23.315 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.651 ; 22.751 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.523 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.551 ; 23.768 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.477 ; 23.639 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.891 ; 23.022 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.521 ; 22.599 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.725 ; 22.819 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.828 ; 22.930 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.551 ; 23.768 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.062 ; 23.211 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.344 ; 23.523 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.809 ; 22.904 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.462 ; 23.653 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.746 ; 22.840 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.847 ; 22.937 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.485 ; 22.551 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.851 ; 22.950 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.716 ; 22.821 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.912 ; 23.018 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.462 ; 23.653 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.406 ; 23.597 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.914 ; 23.030 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.769  ; 6.284  ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 2.933  ; 3.172  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.331  ; 3.614  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 4.211  ; 4.615  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.876  ; 4.242  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.929  ; 4.242  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 2.933  ; 3.172  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.010  ; 3.230  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.413  ; 3.650  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.333  ; 3.593  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.110  ; 3.348  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 2.851  ; 3.007  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 4.602  ; 4.579  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 2.851  ; 3.007  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 3.999  ; 4.255  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.430  ; 2.516  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.178  ; 3.319  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.330  ; 3.492  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 2.908  ; 3.034  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.884  ; 3.011  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.485  ; 3.666  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 3.493  ; 3.674  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.430  ; 2.516  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.451  ; 3.688  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.783  ; 3.998  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.812  ; 2.961  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.615  ; 3.885  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 3.521  ; 3.698  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.986  ; 4.281  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.719  ; 3.917  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.741  ; 4.004  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.016  ; 3.204  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 2.694  ; 2.833  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 3.788  ; 4.058  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 4.211  ; 4.571  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 3.011  ; 2.861  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 3.730  ; 3.964  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.156  ; 3.285  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.169  ; 2.116  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.555  ; 2.455  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.456  ; 2.545  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.877  ; 4.142  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.896  ; 3.086  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.199  ; 3.405  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.860  ; 3.020  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.601  ; 3.848  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.117  ; 3.303  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 2.976  ; 3.169  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.525  ; 4.862  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 4.393  ; 4.729  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.973  ; 4.957  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.358  ; 3.579  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.771  ; 4.022  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.863  ; 5.953  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.956  ; 4.189  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.388  ; 3.624  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.134  ; 5.112  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.456  ; 2.545  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.725  ; 3.973  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.316  ; 4.681  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.085  ; 5.101  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.063  ; 3.273  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.601  ; 2.734  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.345  ; 3.572  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.765  ; 2.916  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.351  ; 3.552  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.601  ; 2.740  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.173  ; 4.455  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.754  ; 2.901  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.656  ; 2.794  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.424  ; 3.640  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.622  ; 2.734  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.145  ; 3.334  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.869  ; 4.130  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.488  ; 3.667  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.161  ; 3.352  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.081  ; 4.371  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.366  ; 3.604  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.866  ; 3.046  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 2.792  ; 2.948  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.943  ; 3.129  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.424  ; 3.666  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.260  ; 3.473  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 22.082 ; 22.132 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.082 ; 22.132 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.515 ; 22.603 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.873 ; 23.032 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.449 ; 22.544 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.620 ; 22.749 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.665 ; 22.771 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.823 ; 22.964 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.819 ; 22.948 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.311 ; 22.405 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.187 ; 22.260 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.104 ; 23.257 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.541 ; 22.665 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.187 ; 22.260 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.381 ; 22.470 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.482 ; 22.578 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.177 ; 23.383 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.705 ; 22.847 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.978 ; 23.147 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.462 ; 22.551 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.153 ; 22.213 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.402 ; 22.490 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.500 ; 22.583 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.153 ; 22.213 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.502 ; 22.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.373 ; 22.472 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.561 ; 22.661 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.090 ; 23.271 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.036 ; 23.217 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.565 ; 22.674 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                             ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.531 ; 4.438 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.366 ; 5.273 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.353 ; 5.260 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.366 ; 5.273 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.353 ; 5.260 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 5.166 ; 5.073 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 5.166 ; 5.073 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.533 ; 5.440 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.705 ; 4.640 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.819 ; 4.726 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.819 ; 4.726 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.165 ; 5.072 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.165 ; 5.072 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.790 ; 4.697 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.978 ; 4.885 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.531 ; 4.438 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.790 ; 4.697 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 4.838 ; 4.773 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.790 ; 2.716 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 3.352 ; 3.278 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 2.884 ; 2.791 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.240 ; 3.166 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 3.190 ; 3.116 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.325 ; 3.251 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.325 ; 3.251 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.315 ; 3.241 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.420 ; 3.346 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.420 ; 3.346 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 3.271 ; 3.197 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 2.884 ; 2.791 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 2.890 ; 2.797 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 3.053 ; 2.960 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 3.053 ; 2.960 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 3.108 ; 3.015 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.065 ; 2.991 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.315 ; 3.241 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.065 ; 2.991 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.127 ; 4.034 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 4.929 ; 4.836 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 4.916 ; 4.823 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 4.929 ; 4.836 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 4.916 ; 4.823 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.737 ; 4.644 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.737 ; 4.644 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.089 ; 4.996 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.291 ; 4.226 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.403 ; 4.310 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.403 ; 4.310 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.735 ; 4.642 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.735 ; 4.642 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.375 ; 4.282 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.556 ; 4.463 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.127 ; 4.034 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.375 ; 4.282 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 3.881 ; 3.816 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.310 ; 2.236 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 2.635 ; 2.561 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 2.546 ; 2.453 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 2.878 ; 2.804 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 2.830 ; 2.756 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 2.959 ; 2.885 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 2.959 ; 2.885 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 2.949 ; 2.875 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.050 ; 2.976 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.050 ; 2.976 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 2.908 ; 2.834 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 2.546 ; 2.453 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 2.552 ; 2.459 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 2.708 ; 2.615 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 2.708 ; 2.615 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 2.761 ; 2.668 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 2.710 ; 2.636 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 2.949 ; 2.875 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 2.710 ; 2.636 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                    ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.865     ; 4.958     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.824     ; 5.917     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.807     ; 5.900     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.824     ; 5.917     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.807     ; 5.900     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 5.593     ; 5.686     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 5.593     ; 5.686     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 6.009     ; 6.102     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 5.096     ; 5.161     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 5.185     ; 5.278     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 5.185     ; 5.278     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.591     ; 5.684     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.591     ; 5.684     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 5.153     ; 5.246     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 5.377     ; 5.470     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.865     ; 4.958     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 5.153     ; 5.246     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 5.156     ; 5.221     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.865     ; 2.939     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 3.480     ; 3.554     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 2.971     ; 3.064     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.405     ; 3.479     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 3.349     ; 3.423     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.496     ; 3.570     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.496     ; 3.570     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.485     ; 3.559     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.597     ; 3.671     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.597     ; 3.671     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 3.438     ; 3.512     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 2.971     ; 3.064     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 2.984     ; 3.077     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 3.161     ; 3.254     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 3.158     ; 3.251     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 3.238     ; 3.331     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.195     ; 3.269     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.485     ; 3.559     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.195     ; 3.269     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                            ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.444     ; 4.537     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.364     ; 5.457     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.348     ; 5.441     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.364     ; 5.457     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.348     ; 5.441     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 5.143     ; 5.236     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 5.143     ; 5.236     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.542     ; 5.635     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.664     ; 4.729     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.752     ; 4.845     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.752     ; 4.845     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.141     ; 5.234     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.141     ; 5.234     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.721     ; 4.814     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.935     ; 5.028     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.444     ; 4.537     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.721     ; 4.814     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT       ; CLOCK_50   ; 4.097     ; 4.162     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.355     ; 2.429     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 2.724     ; 2.798     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 2.625     ; 2.718     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.033     ; 3.107     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 2.979     ; 3.053     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.121     ; 3.195     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.121     ; 3.195     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.110     ; 3.184     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.218     ; 3.292     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.218     ; 3.292     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 3.065     ; 3.139     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 2.625     ; 2.718     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 2.638     ; 2.731     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 2.808     ; 2.901     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 2.805     ; 2.898     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 2.882     ; 2.975     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 2.831     ; 2.905     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.110     ; 3.184     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 2.831     ; 2.905     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.062 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                            ; Synchronization Node                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                            ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 39.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.571       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.491       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 39.138                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.572       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.566       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                 ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                          ; 39.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.567       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.779                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.497       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.708       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.803                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.575       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.309       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.919       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.873                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.573       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.488       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.812       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.886                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.572       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.499       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.815       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 58.309                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.575       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.571       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.163       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 58.385                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.572       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.573       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.240       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 58.385                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.575       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.572       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.238       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 58.616                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.571       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.471       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.356                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.247       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.736       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.373       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.420                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.509       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.272       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.639       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.586                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.275       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 37.938       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.373       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.710                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.507       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.830       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.373       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.783                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.571       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.573       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.639       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.886                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.269       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.244       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.373       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.985                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.575       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.771       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.639       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 116.347                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.508       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 39.200       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.639       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 198.578                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.571       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.007       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                           ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 198.619                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.507       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.112       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; 5.650  ; 0.130 ; 4.565    ; 0.564   ; 9.400               ;
;  CLOCK_50                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  altera_reserved_tck                                                   ; 45.447 ; 0.179 ; 47.606   ; 0.564   ; 49.303              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.650  ; 0.130 ; 4.565    ; 2.465   ; 9.612               ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.529 ; 0.183 ; N/A      ; N/A     ; 19.708              ;
; Design-wide TNS                                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.678 ; 3.902 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.356 ; 8.591 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.212 ; 6.772 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 5.172 ; 5.674 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.471 ; 6.005 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.058 ; 5.548 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.353 ; 5.864 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 5.756 ; 6.301 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 5.447 ; 5.975 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.907 ; 5.365 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 5.913 ; 6.483 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 6.212 ; 6.772 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 5.481 ; 6.002 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 5.871 ; 6.421 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 5.506 ; 6.040 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 5.905 ; 6.483 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 5.907 ; 6.470 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 5.621 ; 6.134 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 5.926 ; 6.439 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 5.540 ; 6.032 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 5.258 ; 5.733 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 8.963 ; 9.555 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 5.182 ; 5.699 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.136 ; 6.726 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.136 ; 6.693 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.050 ; 6.609 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.910 ; 6.505 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.135 ; 6.726 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.904 ; 6.502 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.867 ; 6.480 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.858 ; 6.468 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.635 ; 6.154 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.744 ; 6.228 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.596 ; 6.068 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.414 ; 5.912 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.410 ; 5.905 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.827 ; 6.373 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.883 ; 6.475 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.874 ; 6.473 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.891 ; 6.488 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.217  ; -0.165 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.585 ; -0.982 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; -2.137 ; -2.927 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -2.260 ; -3.067 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -2.401 ; -3.244 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -2.224 ; -3.022 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -2.335 ; -3.162 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -2.522 ; -3.386 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -2.403 ; -3.239 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -2.137 ; -2.927 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -2.613 ; -3.487 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -2.738 ; -3.630 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -2.423 ; -3.258 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -2.598 ; -3.460 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -2.448 ; -3.290 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -2.628 ; -3.512 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -2.623 ; -3.490 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -2.492 ; -3.343 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -2.627 ; -3.495 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; -2.429 ; -3.277 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; -2.307 ; -3.127 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.297 ; -3.143 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -2.275 ; -3.099 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.391 ; -3.201 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.752 ; -3.642 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.692 ; -3.575 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.664 ; -3.553 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.769 ; -3.668 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.652 ; -3.539 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.642 ; -3.533 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.636 ; -3.527 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.486 ; -3.323 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.544 ; -3.378 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.461 ; -3.277 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.391 ; -3.206 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.391 ; -3.201 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.589 ; -3.450 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.646 ; -3.532 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.632 ; -3.518 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.646 ; -3.535 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.062 ; 13.550 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 9.261  ; 9.305  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 7.384  ; 7.403  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 9.261  ; 9.305  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 8.448  ; 8.535  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 8.733  ; 8.499  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.538  ; 6.558  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.703  ; 6.663  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 7.638  ; 7.467  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 7.352  ; 7.298  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.961  ; 6.912  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 8.873  ; 8.510  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 8.873  ; 8.510  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 6.197  ; 6.182  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 8.693  ; 8.452  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 8.648  ; 8.623  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.074  ; 6.866  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 7.406  ; 7.189  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.440  ; 6.302  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.382  ; 6.311  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.721  ; 7.499  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 7.714  ; 7.497  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 5.355  ; 5.330  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.555  ; 7.468  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 8.319  ; 8.078  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 6.131  ; 6.134  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.780  ; 7.831  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.719  ; 7.503  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 8.648  ; 8.623  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 8.091  ; 7.888  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 8.041  ; 8.047  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.525  ; 6.585  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 5.809  ; 5.841  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 8.080  ; 8.025  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 8.953  ; 9.001  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 6.288  ; 6.280  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 11.171 ; 10.950 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 7.053  ; 7.044  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.665  ; 4.705  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 5.336  ; 5.382  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 11.561 ; 11.031 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 8.349  ; 8.213  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 6.260  ; 6.310  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.913  ; 6.900  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.246  ; 6.254  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.835  ; 7.799  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.824  ; 6.782  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 6.422  ; 6.523  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 9.810  ; 9.669  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 9.470  ; 9.305  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.791  ; 9.270  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.224  ; 7.243  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.214  ; 8.130  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 11.561 ; 11.031 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 8.637  ; 8.402  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.357  ; 7.369  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 9.941  ; 9.457  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.365  ; 5.309  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.063  ; 7.937  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.297  ; 9.304  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.031 ; 9.505  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 6.615  ; 6.657  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.994  ; 8.793  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 7.248  ; 7.235  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.016  ; 6.024  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.356  ; 7.224  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.601  ; 5.657  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 8.994  ; 8.793  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.991  ; 5.999  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.760  ; 5.790  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.434  ; 7.332  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.635  ; 5.643  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.783  ; 6.810  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.422  ; 8.306  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.645  ; 7.469  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.817  ; 6.881  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.737  ; 8.657  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 7.300  ; 7.298  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.195  ; 6.269  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 6.069  ; 6.083  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.389  ; 6.404  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.372  ; 7.444  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 7.058  ; 7.053  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 26.298 ; 26.226 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.651 ; 24.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.530 ; 25.416 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.298 ; 26.226 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.475 ; 25.363 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.848 ; 25.781 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.981 ; 25.827 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 26.295 ; 26.160 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 26.288 ; 26.117 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.215 ; 25.134 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 26.914 ; 26.892 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.914 ; 26.719 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.737 ; 25.654 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.916 ; 24.889 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.458 ; 25.329 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.605 ; 25.503 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.913 ; 26.892 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 26.001 ; 25.952 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 26.525 ; 26.439 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.485 ; 25.376 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.878 ; 26.748 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.407 ; 25.313 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.617 ; 25.470 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.900 ; 24.813 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.633 ; 25.490 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.386 ; 25.332 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.756 ; 25.625 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.878 ; 26.748 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.718 ; 26.615 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.736 ; 25.641 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.769  ; 6.284  ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 2.933  ; 3.172  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.331  ; 3.614  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 4.211  ; 4.615  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.876  ; 4.242  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.929  ; 4.242  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 2.933  ; 3.172  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.010  ; 3.230  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.413  ; 3.650  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.333  ; 3.593  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.110  ; 3.348  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 2.851  ; 3.007  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 4.602  ; 4.579  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 2.851  ; 3.007  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 3.999  ; 4.255  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.430  ; 2.516  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.178  ; 3.319  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.330  ; 3.492  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 2.908  ; 3.034  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.884  ; 3.011  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.485  ; 3.666  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 3.493  ; 3.674  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.430  ; 2.516  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.451  ; 3.688  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.783  ; 3.998  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.812  ; 2.961  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.615  ; 3.885  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 3.521  ; 3.698  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.986  ; 4.281  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.719  ; 3.917  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.741  ; 4.004  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.016  ; 3.204  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 2.694  ; 2.833  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 3.788  ; 4.058  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 4.211  ; 4.571  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_CLK             ; CLOCK_50            ; 3.011  ; 2.861  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; PS2_DAT             ; CLOCK_50            ; 3.730  ; 3.964  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.156  ; 3.285  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.169  ; 2.116  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.555  ; 2.455  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.456  ; 2.545  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.877  ; 4.142  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.896  ; 3.086  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.199  ; 3.405  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.860  ; 3.020  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.601  ; 3.848  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.117  ; 3.303  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 2.976  ; 3.169  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.525  ; 4.862  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 4.393  ; 4.729  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.973  ; 4.957  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.358  ; 3.579  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.771  ; 4.022  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.863  ; 5.953  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.956  ; 4.189  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.388  ; 3.624  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.134  ; 5.112  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.456  ; 2.545  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.725  ; 3.973  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.316  ; 4.681  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.085  ; 5.101  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.063  ; 3.273  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.601  ; 2.734  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.345  ; 3.572  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.765  ; 2.916  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.351  ; 3.552  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.601  ; 2.740  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.173  ; 4.455  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.754  ; 2.901  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.656  ; 2.794  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.424  ; 3.640  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.622  ; 2.734  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.145  ; 3.334  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.869  ; 4.130  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.488  ; 3.667  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.161  ; 3.352  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.081  ; 4.371  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.366  ; 3.604  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.866  ; 3.046  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 2.792  ; 2.948  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.943  ; 3.129  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.424  ; 3.666  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.260  ; 3.473  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 22.082 ; 22.132 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.082 ; 22.132 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.515 ; 22.603 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.873 ; 23.032 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.449 ; 22.544 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.620 ; 22.749 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.665 ; 22.771 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.823 ; 22.964 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.819 ; 22.948 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.311 ; 22.405 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.187 ; 22.260 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.104 ; 23.257 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.541 ; 22.665 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.187 ; 22.260 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.381 ; 22.470 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.482 ; 22.578 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.177 ; 23.383 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.705 ; 22.847 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.978 ; 23.147 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.462 ; 22.551 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.153 ; 22.213 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.402 ; 22.490 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.500 ; 22.583 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.153 ; 22.213 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.502 ; 22.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.373 ; 22.472 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.561 ; 22.661 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.090 ; 23.271 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.036 ; 23.217 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.565 ; 22.674 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT3                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2146       ; 0          ; 35       ; 2        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 427500     ; 64         ; 224      ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2146       ; 0          ; 35       ; 2        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 427500     ; 64         ; 224      ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 116      ; 0        ; 3        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2304     ; 0        ; 32       ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 116      ; 0        ; 3        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2304     ; 0        ; 32       ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 261   ; 261  ;
; Unconstrained Output Ports      ; 106   ; 106  ;
; Unconstrained Output Port Paths ; 162   ; 162  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 06 15:40:30 2013
Info: Command: quartus_sta DE2_115_Final -c DE2_115_Final
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_115_Final.sdc'
Warning (332174): Ignored filter at DE2_115_Final.sdc(10): CLOCK2_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_115_Final.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50]
Warning (332174): Ignored filter at DE2_115_Final.sdc(11): CLOCK3_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_115_Final.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.650
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.650         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    33.529         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    45.447         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.335
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.335         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 altera_reserved_tck 
    Info (332119):     0.404         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 4.565
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.565         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.606         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.210
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.210         0.000 altera_reserved_tck 
    Info (332119):     4.751         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.612
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.612         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.819         0.000 CLOCK_50 
    Info (332119):    19.708         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.560         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.079 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.128
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.128         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    34.112         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    45.981         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.335
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.335         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.353         0.000 altera_reserved_tck 
    Info (332119):     0.355         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 5.078
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.078         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.944         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.117         0.000 altera_reserved_tck 
    Info (332119):     4.263         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.636         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.799         0.000 CLOCK_50 
    Info (332119):    19.711         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.490         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.272 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.859
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.859         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    37.059         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    48.084         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.130
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.130         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.179         0.000 altera_reserved_tck 
    Info (332119):     0.183         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 7.142
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.142         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.097         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.564         0.000 altera_reserved_tck 
    Info (332119):     2.465         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):     9.750         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    19.754         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.303         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.062 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 676 megabytes
    Info: Processing ended: Fri Dec 06 15:40:43 2013
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:16


