[2025-09-17 03:08:27] START suite=qualcomm_srv trace=srv329_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv329_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2580233 heartbeat IPC: 3.876 cumulative IPC: 3.876 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5004170 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5004170 cumulative IPC: 3.997 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5004171 heartbeat IPC: 4.126 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13246247 heartbeat IPC: 1.213 cumulative IPC: 1.213 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21531775 heartbeat IPC: 1.207 cumulative IPC: 1.21 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 29813047 heartbeat IPC: 1.208 cumulative IPC: 1.209 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 38110927 heartbeat IPC: 1.205 cumulative IPC: 1.208 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 46367406 heartbeat IPC: 1.211 cumulative IPC: 1.209 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 54630064 heartbeat IPC: 1.21 cumulative IPC: 1.209 (Simulation time: 00 hr 07 min 59 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv329_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 63028999 heartbeat IPC: 1.191 cumulative IPC: 1.206 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 71417615 heartbeat IPC: 1.192 cumulative IPC: 1.205 (Simulation time: 00 hr 10 min 15 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 79805605 heartbeat IPC: 1.192 cumulative IPC: 1.203 (Simulation time: 00 hr 11 min 24 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83177484 cumulative IPC: 1.202 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83177484 cumulative IPC: 1.202 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv329_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.202 instructions: 100000001 cycles: 83177484
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.25 Average ROB Occupancy at Mispredict: 30.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08595
BRANCH_INDIRECT: 0.3705
BRANCH_CONDITIONAL: 11.43
BRANCH_DIRECT_CALL: 0.4212
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.406


====Backend Stall Breakdown====
ROB_STALL: 63612
LQ_STALL: 0
SQ_STALL: 63041


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 29
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 18.901575

== Total ==
ADDR_TRANS: 29
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 63566

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 3363

cpu0->cpu0_STLB TOTAL        ACCESS:    2125286 HIT:    2124530 MISS:        756 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2125286 HIT:    2124530 MISS:        756 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 113.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9476031 HIT:    8656448 MISS:     819583 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7749948 HIT:    6994140 MISS:     755808 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578814 HIT:     533337 MISS:      45477 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145925 HIT:    1128382 MISS:      17543 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1344 HIT:        589 MISS:        755 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.69 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15874018 HIT:    7734619 MISS:    8139399 MSHR_MERGE:    2024089
cpu0->cpu0_L1I LOAD         ACCESS:   15874018 HIT:    7734619 MISS:    8139399 MSHR_MERGE:    2024089
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.05 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30561919 HIT:   26647870 MISS:    3914049 MSHR_MERGE:    1699248
cpu0->cpu0_L1D LOAD         ACCESS:   16691568 HIT:   14562127 MISS:    2129441 MSHR_MERGE:     494804
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13868814 HIT:   12085588 MISS:    1783226 MSHR_MERGE:    1204406
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1537 HIT:        155 MISS:       1382 MSHR_MERGE:         38
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13025344 HIT:   10735516 MISS:    2289828 MSHR_MERGE:    1157698
cpu0->cpu0_ITLB LOAD         ACCESS:   13025344 HIT:   10735516 MISS:    2289828 MSHR_MERGE:    1157698
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.02 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29056390 HIT:   27731487 MISS:    1324903 MSHR_MERGE:     331747
cpu0->cpu0_DTLB LOAD         ACCESS:   29056390 HIT:   27731487 MISS:    1324903 MSHR_MERGE:     331747
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.08 cycles
cpu0->LLC TOTAL        ACCESS:     908962 HIT:     899377 MISS:       9585 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     755808 HIT:     746450 MISS:       9358 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      45477 HIT:      45450 MISS:         27 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     106922 HIT:     106922 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        755 HIT:        555 MISS:        200 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         21
  ROW_BUFFER_MISS:       9564
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6931

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547305       526881        69280          652
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           43           86           23
  STLB miss resolved @ L2C                0           57          249          358           30
  STLB miss resolved @ LLC                0           38          166          332           58
  STLB miss resolved @ MEM                0            0           49          123           91

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203710        53162      1545620       121329           19
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           16            5            8
  STLB miss resolved @ L2C                0            6           12            4            2
  STLB miss resolved @ LLC                0           11           40           46            8
  STLB miss resolved @ MEM                0            0            2            7           18
[2025-09-17 03:20:59] END   suite=qualcomm_srv trace=srv329_ap (rc=0)
