"/* Copyright 2020 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n// See docs in ../ops/nn_ops.cc.\n\n#ifndef TENSORFLOW_CORE_KERNELS_CONV_GRAD_INPUT_OPS_H_\n#define TENSORFLOW_CORE_KERNELS_CONV_GRAD_INPUT_OPS_H_\n\n#define USE_EIGEN_TENSOR\n#define EIGEN_USE_THREADS\n\n#include <algorithm>\n#include <limits>\n#include <vector>\n\n#include \"absl/base/dynamic_annotations.h\"\n#include \"tensorflow/core/framework/bounds_check.h\"\n#include \"tensorflow/core/framework/kernel_shape_util.h\"\n#include \"tensorflow/core/framework/numeric_op.h\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/register_types.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/framework/tensor_shape.h\"\n#include \"tensorflow/core/framework/tensor_slice.h\"\n#include \"tensorflow/core/kernels/conv_2d.h\"\n#include \"tensorflow/core/kernels/conv_grad_ops.h\"\n#include \"tensorflow/core/kernels/conv_grad_shape_utils.h\"\n#ifdef TENSORFLOW_USE_LIBXSMM_CONVOLUTIONS\n#include \"tensorflow/core/kernels/xsmm_conv2d.h\"\n#endif\n#include \"tensorflow/core/lib/core/errors.h\"\n#include \"tensorflow/core/lib/gtl/array_slice.h\"\n#include \"tensorflow/core/platform/logging.h\"\n#include \"tensorflow/core/platform/macros.h\"\n#include \"tensorflow/core/util/padding.h\"\n#include \"tensorflow/core/util/tensor_format.h\"\n#include \"tensorflow/core/util/use_cudnn.h\"\n#include \"tensorflow/core/util/work_sharder.h\"\n\n#if defined(TENSORFLOW_USE_CUSTOM_CONTRACTION_KERNEL)\n#include \"tensorflow/core/kernels/eigen_contraction_kernel.h\"\n#endif\n\n#if GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#include \"tensorflow/core/kernels/conv_ops_gpu.h\"\n#include \"tensorflow/core/platform/stream_executor.h\"\n#include \"tensorflow/core/util/proto/proto_utils.h\"\n#endif  // GOOGLE_CUDA || TENSORFLOW_USE_ROCM\n#if GOOGLE_CUDA\n#include \"tensorflow/stream_executor/gpu/gpu_asm_opts.h\"\n#include \"tensorflow/stream_executor/gpu/redzone_allocator.h\"\n#include \"tensorflow/stream_executor/tf_allocator_adapter.h\"\n#endif  // GOOGLE_CUDA\n\nnamespace tensorflow {\n\ntypedef Eigen::ThreadPoolDevice CPUDevice;\ntypedef Eigen::GpuDevice GPUDevice;\n\n// Returns in 'im_data' (assumes to be zero-initialized) image patch in storage\n// order (height, width, depth), constructed from patches in 'col_data', which\n// is required to be in storage order (out_height * out_width, filter_height,\n// filter_width, in_depth).  Implementation by Yangqing Jia (jiayq).\ntemplate <typename T>\nvoid Col2im(const T* col_data, const int depth, const int height,\n            const int width, const int filter_h, const int filter_w,\n            const int pad_t, const int pad_l, const int pad_b, const int pad_r,\n            const int stride_h, const int stride_w, T* __restrict im_data) {\n  int height_col = (height + pad_t + pad_b - filter_h) / stride_h + 1;\n  int width_col = (width + pad_l + pad_r - filter_w) / stride_w + 1;\n  int h_pad = -pad_t;\n  for (int h = 0; h < height_col; ++h) {\n    int w_pad = -pad_l;\n    for (int w = 0; w < width_col; ++w) {\n      T* im_patch_data = im_data + (h_pad * width + w_pad) * depth;\n      for (int ih = h_pad; ih < h_pad + filter_h; ++ih) {\n        for (int iw = w_pad; iw < w_pad + filter_w; ++iw) {\n          if (ih >= 0 && ih < height && iw >= 0 && iw < width) {\n            for (int i = 0; i < depth; ++i) {\n              im_patch_data[i] += col_data[i];\n            }\n          }\n          im_patch_data += depth;\n          col_data += depth;\n        }\n        // Jump over remaining number of depth.\n        im_patch_data += depth * (width - filter_w);\n      }\n      w_pad += stride_w;\n    }\n    h_pad += stride_h;\n  }\n}\n\n// Computes backprop input using Eigen::SpatialConvolutionBackwardInput on CPU\n// and GPU (for int32 only).\ntemplate <typename Device, typename T>\nstruct LaunchConv2DBackpropInputOpImpl {\n  void operator()(OpKernelContext* ctx, bool use_cudnn, bool cudnn_use_autotune,\n                  const Tensor& out_backprop, const Tensor& filter,\n                  int row_dilation, int col_dilation, int row_stride,\n                  int col_stride, const Padding& padding,\n                  const std::vector<int64>& explicit_paddings,\n                  Tensor* in_backprop, TensorFormat data_format) {\n    std::vector<int32> strides(4, 1);\n    std::vector<int32> dilations(4, 1);\n\n    auto input_h = GetTensorDimIndex(data_format, 'H');\n    auto input_w = GetTensorDimIndex(data_format, 'W');\n    strides[input_h] = row_stride;\n    strides[input_w] = col_stride;\n    dilations[input_h] = row_dilation;\n    dilations[input_w] = col_dilation;\n\n    const TensorShape& input_shape = in_backprop->shape();\n    const TensorShape& filter_shape = filter.shape();\n\n    ConvBackpropDimensions dims;\n    OP_REQUIRES_OK(\n        ctx, ConvBackpropComputeDimensionsV2(\n                 \"Conv2DBackpropInput\", /*num_spatial_dims=*/2, input_shape,\n                 filter_shape, out_backprop.shape(), dilations, strides,\n                 padding, explicit_paddings, data_format, &dims));\n\n    int64 padding_top = -1, padding_bottom = -1;\n    int64 padding_left = -1, padding_right = -1;\n    if (padding == EXPLICIT) {\n      GetExplicitPaddingForDim(explicit_paddings, data_format, 'H',\n                               &padding_top, &padding_bottom);\n      GetExplicitPaddingForDim(explicit_paddings, data_format, 'W',\n                               &padding_left, &padding_right);\n    }\n\n    int64 expected_out_rows, expected_out_cols;\n    // The function is guaranteed to succeed because we checked the output and\n    // padding was valid earlier.\n    TF_CHECK_OK(GetWindowedOutputSizeVerboseV2(\n        dims.spatial_dims[0].input_size, dims.spatial_dims[0].filter_size,\n        row_dilation, row_stride, padding, &expected_out_rows, &padding_top,\n        &padding_bottom));\n    DCHECK_EQ(dims.spatial_dims[0].output_size, expected_out_rows);\n\n    TF_CHECK_OK(GetWindowedOutputSizeVerboseV2(\n        dims.spatial_dims[1].input_size, dims.spatial_dims[1].filter_size,\n        col_dilation, col_stride, padding, &expected_out_cols, &padding_left,\n        &padding_right));\n    DCHECK_EQ(dims.spatial_dims[1].output_size, expected_out_cols);\n\n    if (std::is_same<Device, GPUDevice>::value) {\n      int64 size = 1;\n#define REQUIRES_32BIT(x)                                                   \\\n  size *= x;                                                                \\\n  OP_REQUIRES(ctx,                                                          \\\n              FastBoundsCheck(x, std::numeric_limits<int32>::max()) &&      \\\n                  FastBoundsCheck(size, std::numeric_limits<int32>::max()), \\\n              errors::InvalidArgument(\"Tensor too large\"))\n\n      REQUIRES_32BIT(in_backprop->dim_size(0));\n      REQUIRES_32BIT(in_backprop->dim_size(1) + padding_top + padding_bottom);\n      REQUIRES_32BIT(in_backprop->dim_size(2) + padding_left + padding_right);\n      REQUIRES_32BIT(in_backprop->dim_size(3));\n#undef REQUIRES_32BIT\n    }\n\n    auto in_backprop_t = in_backprop->tensor<T, 4>();\n    auto out_backprop_t = out_backprop.tensor<T, 4>();\n    auto filter_t = filter.tensor<T, 4>();\n\n    // WARNING: Need to swap row/col, padding_top/padding_left, and\n    // padding_bottom/padding_right when calling Eigen. Eigen expects tensors\n    // in NWHC format, but Tensorflow uses NHWC.\n\n    if (padding != EXPLICIT) {\n      // If padding was not explicitly defined, Eigen spatial convolution\n      // backward input will infer correct forward paddings from input tensors.\n      functor::SpatialConvolutionBackwardInputFunc<Device, T>()(\n          ctx->eigen_device<Device>(), in_backprop_t, filter_t, out_backprop_t,\n          col_stride, row_stride, col_dilation, row_dilation);\n    } else {\n      functor::SpatialConvolutionBackwardInputWithExplicitPaddingFunc<Device,\n                                                                      T>()(\n          ctx->eigen_device<Device>(), in_backprop_t, filter_t, out_backprop_t,\n          in_backprop_t.dimension(2) + (padding_left + padding_right),\n          in_backprop_t.dimension(1) + (padding_top + padding_bottom),\n          col_stride, row_stride, col_dilation, row_dilation, padding_top,\n          padding_left);\n    }\n  }\n};\n\n// Computes backprop input using Eigen::SpatialConvolutionBackwardInput on CPU.\ntemplate <typename T>\nstruct LaunchConv2DBackpropInputOp<CPUDevice, T> {\n  void operator()(OpKernelContext* ctx, bool use_cudnn, bool cudnn_use_autotune,\n                  const Tensor& out_backprop, const Tensor& filter,\n                  int row_dilation, int col_dilation, int row_stride,\n                  int col_stride, const Padding& padding,\n                  const std::vector<int64>& explicit_paddings,\n                  Tensor* in_backprop, TensorFormat data_format) {\n    LaunchConv2DBackpropInputOpImpl<CPUDevice, T> launcher;\n    launcher(ctx, use_cudnn, cudnn_use_autotune, out_backprop, filter,\n             row_dilation, col_dilation, row_stride, col_stride, padding,\n             explicit_paddings, in_backprop, data_format);\n  }\n};\n\n#ifdef TENSORFLOW_USE_LIBXSMM_CONVOLUTIONS\ntemplate <typename Device, class T>\nstruct LaunchXsmmBackwardInputConvolution {\n  bool operator()(OpKernelContext* context, const Device& d,\n                  typename TTypes<T, 4>::Tensor input_backward,\n                  typename TTypes<T, 4>::ConstTensor kernel,\n                  typename TTypes<T, 4>::ConstTensor output_backward,\n                  int input_rows, int input_cols, int row_stride,\n                  int col_stride, int pad_h, int pad_w,\n                  TensorFormat data_format) const {\n    return false;\n  }\n};\n\ntemplate <>\nstruct LaunchXsmmBackwardInputConvolution<CPUDevice, float> {\n  bool operator()(OpKernelContext* context, const CPUDevice& d,\n                  typename TTypes<float, 4>::Tensor input_backward,\n                  typename TTypes<float, 4>::ConstTensor kernel,\n                  typename TTypes<float, 4>::ConstTensor output_backward,\n                  int input_rows, int input_cols, int row_stride,\n                  int col_stride, int pad_h, int pad_w,\n                  TensorFormat data_format) const {\n    auto batch = input_backward.dimension(0);\n    auto in_depth = input_backward.dimension(3);\n    auto out_depth = output_backward.dimension(3);\n    auto filter_rows = kernel.dimension(0);\n    auto filter_cols = kernel.dimension(1);\n    auto num_threads =\n        context->device()->tensorflow_cpu_worker_threads()->num_threads;\n    // See libxsmm_dnn.h for this struct definition.\n    libxsmm_dnn_conv_desc desc;\n    desc.N = batch;\n    desc.C = in_depth;\n    desc.H = input_rows;\n    desc.W = input_cols;\n    desc.K = out_depth;\n    desc.R = filter_rows;\n    desc.S = filter_cols;\n    desc.u = row_stride;\n    desc.v = col_stride;\n    desc.pad_h = pad_h;\n    desc.pad_w = pad_w;\n    desc.pad_h_in = 0;\n    desc.pad_w_in = 0;\n    desc.pad_h_out = 0;\n    desc.pad_w_out = 0;\n    desc.threads = num_threads;\n    desc.algo = LIBXSMM_DNN_CONV_ALGO_DIRECT;\n    desc.buffer_format = LIBXSMM_DNN_TENSOR_FORMAT_NHWC;\n    desc.filter_format =\n        LIBXSMM_DNN_TENSOR_FORMAT_LIBXSMM;  // LIBXSMM_DNN_TENSOR_FORMAT_RSCK;\n    desc.fuse_ops = LIBXSMM_DNN_CONV_FUSE_NONE;\n    desc.options = LIBXSMM_DNN_CONV_OPTION_OVERWRITE;\n    desc.datatype_out = LIBXSMM_DNN_DATATYPE_F32;\n    desc.datatype_in = LIBXSMM_DNN_DATATYPE_F32;\n    auto input_ptr = input_backward.data();\n    auto filter_ptr = kernel.data();\n    auto output_ptr = output_backward.data();\n\n    bool success = functor::XsmmBkwInputConv2D<CPUDevice, float>()(\n        context, desc, input_ptr, filter_ptr, output_ptr);\n    return success;\n  }\n};\n#endif\n\ntemplate <typename T>\nstruct Conv2DCustomBackpropInputMatMulFunctor {\n  using MatrixMap = Eigen::Map<\n      Eigen::Matrix<T, Eigen::Dynamic, Eigen::Dynamic, Eigen::RowMajor>>;\n  using ConstMatrixMap = Eigen::Map<\n      const Eigen::Matrix<T, Eigen::Dynamic, Eigen::Dynamic, Eigen::RowMajor>>;\n\n  void operator()(OpKernelContext* ctx, const T* out_data, const T* filter_data,\n                  const int filter_total_size, const int output_image_size,\n                  const int dims_out_depth, T* im2col_buf) {\n    // Compute gradient into 'im2col_buf'.\n    MatrixMap C(im2col_buf, output_image_size, filter_total_size);\n\n    ConstMatrixMap A(out_data, output_image_size, dims_out_depth);\n    ConstMatrixMap B(filter_data, filter_total_size, dims_out_depth);\n\n    C.noalias() = A * B.transpose();\n  }\n};\n\n#if defined(TENSORFLOW_USE_MKLDNN_CONTRACTION_KERNEL)\ntemplate <>\nstruct Conv2DCustomBackpropInputMatMulFunctor<float> {\n  using T = float;\n\n  void operator()(OpKernelContext* ctx, const T* out_data, const T* filter_data,\n                  const int filter_total_size, const int output_image_size,\n                  const int dims_out_depth, T* im2col_buf) {\n    // Inputs are in RowMajor order.\n    //   im2col      = out_data    * filter_data^T\n    //   [ois x fts] = [ois x dod] * [fts x dod]^T\n    //\n    // Dimension names:\n    //   out_image_size    -> ois\n    //   filter_total_size -> fts\n    //   dims_out_depth    -> dod\n\n    const int m = output_image_size;\n    const int n = filter_total_size;\n    const int k = dims_out_depth;  // contraction dim\n\n    const char transposeA = 'N';  // sgemm(A) == filter_data\n    const char transposeB = 'T';  // sgemm(B) == out_data\n\n    const int ldA = dims_out_depth;\n    const int ldB = dims_out_depth;\n    const int ldC = filter_total_size;\n\n    const float alpha = 1.0;\n    const float beta = 0.0;\n\n    // dnnl_sgemm code can't be instrumented with msan.\n    ANNOTATE_MEMORY_IS_INITIALIZED(\n        im2col_buf, filter_total_size * output_image_size * sizeof(T));\n\n    dnnl_status_t st =\n        dnnl_sgemm(transposeA, transposeB, m, n, k, alpha, out_data, ldA,\n                   filter_data, ldB, beta, im2col_buf, ldC);\n\n    OP_REQUIRES(\n        ctx, st == 0,\n        errors::Internal(\"Failed to call dnnl_sgemm. Error code: \", st));\n  }\n};\n#endif\n\ntemplate <typename Device, class T>\nclass Conv2DBackpropInputOp : public OpKernel {\n public:\n  explicit Conv2DBackpropInputOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    string data_format;\n    OP_REQUIRES_OK(context, context->GetAttr(\"data_format\", &data_format));\n    OP_REQUIRES(context, FormatFromString(data_format, &data_format_),\n                errors::InvalidArgument(\"Invalid data format\"));\n\n    OP_REQUIRES_OK(context, context->GetAttr(\"strides\", &strides_));\n    OP_REQUIRES(context, strides_.size() == 4,\n                errors::InvalidArgument(\"Sliding window strides field must \"\n                                        \"specify 4 dimensions\"));\n    int stride_n = GetTensorDim(strides_, data_format_, 'N');\n    int stride_c = GetTensorDim(strides_, data_format_, 'C');\n    int stride_h = GetTensorDim(strides_, data_format_, 'H');\n    int stride_w = GetTensorDim(strides_, data_format_, 'W');\n    OP_REQUIRES(\n        context, (stride_n == 1 && stride_c == 1),\n        errors::Unimplemented(\"Current implementation does not yet support \"\n                              \"strides in the batch and depth dimensions.\"));\n    OP_REQUIRES(context, stride_h > 0 && stride_w > 0,\n                errors::InvalidArgument(\n                    \"Row and column strides should be larger than 0.\"));\n\n    OP_REQUIRES_OK(context, context->GetAttr(\"dilations\", &dilations_));\n    OP_REQUIRES(context, dilations_.size() == 4,\n                errors::InvalidArgument(\"Sliding window dilations field must \"\n                                        \"specify 4 dimensions\"));\n    int dilation_n = GetTensorDim(dilations_, data_format_, 'N');\n    int dilation_c = GetTensorDim(dilations_, data_format_, 'C');\n    int dilation_h = GetTensorDim(dilations_, data_format_, 'H');\n    int dilation_w = GetTensorDim(dilations_, data_format_, 'W');\n    OP_REQUIRES(\n        context, (dilation_n == 1 && dilation_c == 1),\n        errors::Unimplemented(\"Current implementation does not yet support \"\n                              \"dilations in the batch and depth dimensions.\"));\n    OP_REQUIRES(\n        context, dilation_h > 0 && dilation_w > 0,\n        errors::InvalidArgument(\"Dilated rates should be larger than 0.\"));\n\n    OP_REQUIRES_OK(context, context->GetAttr(\"padding\", &padding_));\n    OP_REQUIRES_OK(context,\n                   context->GetAttr(\"explicit_paddings\", &explicit_paddings_));\n    OP_REQUIRES_OK(context, CheckValidPadding(padding_, explicit_paddings_,\n                                              /*num_dims=*/4, data_format_));\n\n    OP_REQUIRES_OK(context, context->GetAttr(\"use_cudnn_on_gpu\", &use_cudnn_));\n    cudnn_use_autotune_ = CudnnUseAutotune();\n\n    if (std::is_same<Device, CPUDevice>::value ||\n        std::is_same<T, int32>::value) {\n      OP_REQUIRES(\n          context, data_format_ == FORMAT_NHWC,\n          errors::InvalidArgument(\"Conv2DBackpropInputOp [CPU or GPU(int32)] \"\n                                  \"only supports NHWC data format.\"));\n\n      // TODO(yangzihao): Add a CPU implementation for dilated convolution.\n      OP_REQUIRES(\n          context, (dilation_h == 1 && dilation_w == 1),\n          errors::InvalidArgument(\n              \"Conv2DBackpropInputOp [CPU or GPU(int32)] not yet support \"\n              \"dilation rates larger than 1.\"));\n    }\n  }\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input_sizes = context->input(0);\n    const Tensor& filter = context->input(1);\n    const Tensor& out_backprop = context->input(2);\n\n    TensorShape input_shape;\n    OP_REQUIRES_OK(context,\n                   Conv2DBackpropComputeInputShape(input_sizes, filter.shape(),\n                                                   out_backprop.shape(),\n                                                   data_format_, &input_shape));\n\n    Tensor* in_backprop = nullptr;\n    OP_REQUIRES_OK(context,\n                   context->allocate_output(0, input_shape, &in_backprop));\n\n    // If there is nothing to compute, return.\n    if (input_shape.num_elements() == 0) {\n      return;\n    }\n\n    // For now we take the stride from the second and third dimensions only (we\n    // do not support striding on the batch or depth dimension).\n    const int stride_rows = GetTensorDim(strides_, data_format_, 'H');\n    const int stride_cols = GetTensorDim(strides_, data_format_, 'W');\n    const int dilation_rows = GetTensorDim(dilations_, data_format_, 'H');\n    const int dilation_cols = GetTensorDim(dilations_, data_format_, 'W');\n\n    VLOG(2) << \"Conv2DBackpropInput:\"\n            << \" input: \" << input_shape.DebugString()\n            << \" filter:\" << filter.shape().DebugString()\n            << \" out_backprop: \" << out_backprop.shape().DebugString()\n            << \" strides: [\" << stride_rows << \", \" << stride_cols << \"]\"\n            << \" dilations: [\" << dilation_rows << \", \" << dilation_cols << \"]\";\n\n    LaunchConv2DBackpropInputOp<Device, T> launch;\n    launch(context, use_cudnn_, cudnn_use_autotune_, out_backprop, filter,\n           dilation_rows, dilation_cols, stride_rows, stride_cols, padding_,\n           explicit_paddings_, in_backprop, data_format_);\n  }\n\n private:\n  std::vector<int32> dilations_;\n  std::vector<int32> strides_;\n  TensorFormat data_format_;\n  Padding padding_;\n  std::vector<int64> explicit_paddings_;\n\n  bool use_cudnn_ = false;\n  bool cudnn_use_autotune_ = false;\n\n  TF_DISALLOW_COPY_AND_ASSIGN(Conv2DBackpropInputOp);\n};\n\n// Based on implementation written by Yangqing Jia (jiayq).\ntemplate <typename Device, class T>\nclass Conv2DCustomBackpropInputOp : public OpKernel {\n public:\n  explicit Conv2DCustomBackpropInputOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    string data_format;\n    OP_REQUIRES_OK(context, context->GetAttr(\"data_format\", &data_format));\n    OP_REQUIRES(context, FormatFromString(data_format, &data_format_),\n                errors::InvalidArgument(\"Invalid data format\"));\n    OP_REQUIRES(context, data_format_ == FORMAT_NHWC,\n                errors::InvalidArgument(\n                    \"Conv2DCustomBackpropInputOp only supports NHWC.\"));\n    OP_REQUIRES_OK(context, context->GetAttr(\"strides\", &strides_));\n    OP_REQUIRES(context, strides_.size() == 4,\n                errors::InvalidArgument(\"Sliding window strides field must \"\n                                        \"specify 4 dimensions\"));\n    OP_REQUIRES(\n        context, (strides_[0] == 1 && strides_[3] == 1),\n        errors::Unimplemented(\"Current implementation does not yet support \"\n                              \"strides in the batch and depth dimensions.\"));\n    OP_REQUIRES(context, strides_[1] > 0 && strides_[2] > 0,\n                errors::InvalidArgument(\n                    \"Row and column strides should be larger than 0.\"));\n    OP_REQUIRES_OK(context, context->GetAttr(\"padding\", &padding_));\n    OP_REQUIRES_OK(context, context->GetAttr(\"dilations\", &dilations_));\n    OP_REQUIRES(context, dilations_.size() == 4,\n                errors::InvalidArgument(\"Sliding window dilations field must \"\n                                        \"specify 4 dimensions\"));\n    OP_REQUIRES(\n        context, (dilations_[0] == 1 && dilations_[3] == 1),\n        errors::Unimplemented(\"Current implementation does not yet support \"\n                              \"dilations in the batch and depth dimensions.\"));\n    // TODO(yangzihao): Add a CPU implementation for dilated convolution.\n    OP_REQUIRES(context, (dilations_[1] == 1 && dilations_[2] == 1),\n                errors::InvalidArgument(\n                    \"Current libxsmm and customized CPU implementations do \"\n                    \"not yet support dilation rates larger than 1.\"));\n    OP_REQUIRES_OK(context,\n                   context->GetAttr(\"explicit_paddings\", &explicit_paddings_));\n    OP_REQUIRES_OK(context, CheckValidPadding(padding_, explicit_paddings_,\n                                              /*num_dims=*/4, data_format_));\n  }\n\n  void Compute(OpKernelContext* context) override {\n    const Tensor& input_sizes = context->input(0);\n    const Tensor& filter = context->input(1);\n    const Tensor& out_backprop = context->input(2);\n\n    TensorShape input_shape;\n    OP_REQUIRES_OK(context,\n                   Conv2DBackpropComputeInputShape(input_sizes, filter.shape(),\n                                                   out_backprop.shape(),\n                                                   data_format_, &input_shape));\n\n    ConvBackpropDimensions dims;\n    OP_REQUIRES_OK(context,\n                   ConvBackpropComputeDimensionsV2(\n                       \"Conv2DCustomBackpropInput\", /*num_spatial_dims=*/2,\n                       input_shape, filter.shape(), out_backprop.shape(),\n                       /*dilations=*/{1, 1, 1, 1}, strides_, padding_,\n                       explicit_paddings_, data_format_, &dims));\n\n    OP_REQUIRES(context, dims.in_depth == filter.shape().dim_size(2),\n                errors::InvalidArgument(\"Computed input depth \", dims.in_depth,\n                                        \" doesn't match filter input depth \",\n                                        filter.shape().dim_size(2)));\n    OP_REQUIRES(\n        context, dims.out_depth == filter.shape().dim_size(3),\n        errors::InvalidArgument(\"Computed output depth \", dims.out_depth,\n                                \" doesn't match filter output depth \",\n                                filter.shape().dim_size(3)));\n\n    Tensor* in_backprop = nullptr;\n    OP_REQUIRES_OK(context,\n                   context->allocate_output(0, input_shape, &in_backprop));\n\n    // If there is nothing to compute, return.\n    if (input_shape.num_elements() == 0) {\n      return;\n    }\n\n// TODO(ezhulenev): Remove custom kernel and move XSMM support to\n// LaunchConv2DBackpropInputOp functor.\n#if defined TENSORFLOW_USE_LIBXSMM_CONVOLUTIONS && \\\n    defined TENSORFLOW_USE_LIBXSMM_BACKWARD_CONVOLUTIONS\n    int64 pad_top, pad_bottom;\n    int64 pad_left, pad_right;\n    OP_REQUIRES_OK(\n        context,\n        GetWindowedOutputSizeVerbose(\n            dims.spatial_dims[0].input_size, dims.spatial_dims[0].filter_size,\n            dims.spatial_dims[0].stride, padding_,\n            &dims.spatial_dims[0].output_size, &pad_top, &pad_bottom));\n    OP_REQUIRES_OK(\n        context,\n        GetWindowedOutputSizeVerbose(\n            dims.spatial_dims[1].input_size, dims.spatial_dims[1].filter_size,\n            dims.spatial_dims[1].stride, padding_,\n            &dims.spatial_dims[1].output_size, &pad_left, &pad_right));\n\n    if (pad_left == pad_right && pad_top == pad_bottom) {\n      if (LaunchXsmmBackwardInputConvolution<Device, T>()(\n              context, context->eigen_device<Device>(),\n              in_backprop->tensor<T, 4>(), filter.tensor<T, 4>(),\n              out_backprop.tensor<T, 4>(), dims.spatial_dims[0].input_size,\n              dims.spatial_dims[1].input_size,\n              static_cast<int>(dims.spatial_dims[0].stride),\n              static_cast<int>(dims.spatial_dims[1].stride),\n              static_cast<int>(pad_top), static_cast<int>(pad_left),\n              data_format_)) {\n        return;\n      }\n    }\n#else\n    int64 pad_top, pad_bottom;\n    int64 pad_left, pad_right;\n#endif\n    if (padding_ == Padding::EXPLICIT) {\n      pad_top = explicit_paddings_[2];\n      pad_bottom = explicit_paddings_[3];\n      pad_left = explicit_paddings_[4];\n      pad_right = explicit_paddings_[5];\n    }\n    OP_REQUIRES_OK(\n        context,\n        GetWindowedOutputSizeVerbose(\n            dims.spatial_dims[0].input_size, dims.spatial_dims[0].filter_size,\n            dims.spatial_dims[0].stride, padding_,\n            &dims.spatial_dims[0].output_size, &pad_top, &pad_bottom));\n    OP_REQUIRES_OK(\n        context,\n        GetWindowedOutputSizeVerbose(\n            dims.spatial_dims[1].input_size, dims.spatial_dims[1].filter_size,\n            dims.spatial_dims[1].stride, padding_,\n            &dims.spatial_dims[1].output_size, &pad_left, &pad_right));\n\n    // The total dimension size of each kernel.\n    const int filter_total_size = dims.spatial_dims[0].filter_size *\n                                  dims.spatial_dims[1].filter_size *\n                                  dims.in_depth;\n    // The output image size is the spatial size of the output.\n    const int output_image_size =\n        dims.spatial_dims[0].output_size * dims.spatial_dims[1].output_size;\n\n    // TODO(andydavis) Get L2/L3 cache sizes from device.\n    const size_t l2_cache_size = 256LL << 10;\n    const size_t l3_cache_size = 30LL << 20;\n\n    // Use L3 cache size as target working set size.\n    const size_t target_working_set_size = l3_cache_size / sizeof(T);\n\n    // Calculate size of matrices involved in MatMul: C = A x B.\n    const size_t size_A = output_image_size * dims.out_depth;\n\n    const size_t size_B = filter_total_size * dims.out_depth;\n\n    const size_t size_C = output_image_size * filter_total_size;\n\n    const size_t work_unit_size = size_A + size_B + size_C;\n\n    auto worker_threads = *(context->device()->tensorflow_cpu_worker_threads());\n\n    // Calculate per-thread work unit size.\n    const size_t thread_work_unit_size =\n        work_unit_size / worker_threads.num_threads;\n\n    // Set minimum per-thread work unit size to size of L2 cache.\n    const size_t min_thread_work_unit_size = l2_cache_size / sizeof(T);\n\n    // Use parallel tensor contractions if there is no batching, or if the\n    // minimum per-thread work unit size threshold has been exceeded.\n    // Otherwise, revert to multiple single-threaded matmul ops running in\n    // parallel to keep all threads busy.\n    // TODO(andydavis) Explore alternatives to branching the code in this way\n    // (i.e. run multiple, parallel tensor contractions in another thread pool).\n    const bool use_parallel_contraction =\n        dims.batch_size == 1 ||\n        thread_work_unit_size >= min_thread_work_unit_size;\n\n    OP_REQUIRES(\n        context, work_unit_size > 0,\n        errors::InvalidArgument(\"input, filter_sizes and out_backprop tensors \"\n                                \"must all have at least 1 element\"));\n\n    const size_t shard_size =\n        use_parallel_contraction\n            ? 1\n            : (target_working_set_size + work_unit_size - 1) / work_unit_size;\n\n    Tensor col_buffer;\n    OP_REQUIRES_OK(context,\n                   context->allocate_temp(\n                       DataTypeToEnum<T>::value,\n                       TensorShape({static_cast<int64>(shard_size),\n                                    static_cast<int64>(output_image_size),\n                                    static_cast<int64>(filter_total_size)}),\n                       &col_buffer));\n\n    // The input offset corresponding to a single input image.\n    const int input_offset = dims.spatial_dims[0].input_size *\n                             dims.spatial_dims[1].input_size * dims.in_depth;\n    // The output offset corresponding to a single output image.\n    const int output_offset = dims.spatial_dims[0].output_size *\n                              dims.spatial_dims[1].output_size * dims.out_depth;\n\n    const T* filter_data = filter.template flat<T>().data();\n    T* col_buffer_data = col_buffer.template flat<T>().data();\n    const T* out_backprop_data = out_backprop.template flat<T>().data();\n\n    auto in_backprop_flat = in_backprop->template flat<T>();\n    T* input_backprop_data = in_backprop_flat.data();\n    in_backprop_flat.device(context->eigen_device<Device>()) =\n        in_backprop_flat.constant(T(0));\n\n    if (use_parallel_contraction) {\n      typedef Eigen::TensorMap<Eigen::Tensor<T, 2, Eigen::RowMajor>,\n                               Eigen::Unaligned>\n          TensorMap;\n      typedef Eigen::TensorMap<Eigen::Tensor<const T, 2, Eigen::RowMajor>,\n                               Eigen::Unaligned>\n          ConstTensorMap;\n\n      // Initialize contraction dims (we need to transpose 'B' below).\n      Eigen::array<Eigen::IndexPair<Eigen::DenseIndex>, 1> contract_dims;\n      contract_dims[0].first = 1;\n      contract_dims[0].second = 1;\n\n      for (int image_id = 0; image_id < dims.batch_size; ++image_id) {\n        // Compute gradient into col_buffer.\n        TensorMap C(col_buffer_data, output_image_size, filter_total_size);\n\n        ConstTensorMap A(out_backprop_data + output_offset * image_id,\n                         output_image_size, dims.out_depth);\n        ConstTensorMap B(filter_data, filter_total_size, dims.out_depth);\n\n        C.device(context->eigen_cpu_device()) = A.contract(B, contract_dims);\n\n        Col2im<T>(\n            col_buffer_data, dims.in_depth, dims.spatial_dims[0].input_size,\n            dims.spatial_dims[1].input_size, dims.spatial_dims[0].filter_size,\n            dims.spatial_dims[1].filter_size, pad_top, pad_left, pad_bottom,\n            pad_right, dims.spatial_dims[0].stride, dims.spatial_dims[1].stride,\n            input_backprop_data);\n\n        input_backprop_data += input_offset;\n      }\n    } else {\n      for (int image_id = 0; image_id < dims.batch_size;\n           image_id += shard_size) {\n        const int shard_limit =\n            std::min(static_cast<int>(shard_size),\n                     static_cast<int>(dims.batch_size) - image_id);\n\n        auto shard = [&context, &dims, &pad_top, &pad_left, &pad_bottom,\n                      &pad_right, &output_image_size, &filter_total_size,\n                      &input_backprop_data, &col_buffer_data,\n                      &out_backprop_data, &filter_data, &input_offset,\n                      &output_offset, &size_C](int64 start, int64 limit) {\n          for (int shard_id = start; shard_id < limit; ++shard_id) {\n            T* im2col_buf = col_buffer_data + shard_id * size_C;\n            T* input_data = input_backprop_data + shard_id * input_offset;\n            const T* out_data = out_backprop_data + shard_id * output_offset;\n\n            Conv2DCustomBackpropInputMatMulFunctor<T>()(\n                context, out_data, filter_data, filter_total_size,\n                output_image_size, dims.out_depth, im2col_buf);\n\n            Col2im<T>(im2col_buf, dims.in_depth,\n                      dims.spatial_dims[0].input_size,\n                      dims.spatial_dims[1].input_size,\n                      dims.spatial_dims[0].filter_size,\n                      dims.spatial_dims[1].filter_size, pad_top, pad_left,\n                      pad_bottom, pad_right, dims.spatial_dims[0].stride,\n                      dims.spatial_dims[1].stride, input_data);\n          }\n        };\n        Shard(worker_threads.num_threads, worker_threads.workers, shard_limit,\n              work_unit_size, shard);\n\n        input_backprop_data += input_offset * shard_limit;\n        out_backprop_data += output_offset * shard_limit;\n      }\n    }\n  }\n\n private:\n  std::vector<int32> dilations_;\n  std::vector<int32> strides_;\n  Padding padding_;\n  std::vector<int64> explicit_paddings_;\n  TensorFormat data_format_;\n\n  TF_DISALLOW_COPY_AND_ASSIGN(Conv2DCustomBackpropInputOp);\n};\n\n// TODO(ezhulenev): Add a cost model to switch between custom/Eigen ops.\n#define DEFAULT_CONV_2D_BACKPROP_CPU_OP Conv2DCustomBackpropInputOp\n\n#define REGISTER_CONV_2D_BACKPROP_CPU_KERNELS(T)                             \\\n  REGISTER_KERNEL_BUILDER(                                                   \\\n      Name(\"Conv2DBackpropInput\").Device(DEVICE_CPU).TypeConstraint<T>(\"T\"), \\\n      DEFAULT_CONV_2D_BACKPROP_CPU_OP<CPUDevice, T>);                        \\\n  REGISTER_KERNEL_BUILDER(Name(\"Conv2DBackpropInput\")                        \\\n                              .Device(DEVICE_CPU)                            \\\n                              .Label(\"custom\")                               \\\n                              .TypeConstraint<T>(\"T\"),                       \\\n                          Conv2DCustomBackpropInputOp<CPUDevice, T>);        \\\n  REGISTER_KERNEL_BUILDER(Name(\"Conv2DBackpropInput\")                        \\\n                              .Device(DEVICE_CPU)                            \\\n                              .Label(\"eigen_tensor\")                         \\\n                              .TypeConstraint<T>(\"T\"),                       \\\n                          Conv2DBackpropInputOp<CPUDevice, T>);\n\n}  // namespace tensorflow\n\n#endif  // TENSORFLOW_CORE_KERNELS_CONV_GRAD_INPUT_OPS_H_"