{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696824729899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696824729900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 23:12:09 2023 " "Processing started: Sun Oct  8 23:12:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696824729900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824729900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1_CSS244 -c Project1_CSS244 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1_CSS244 -c Project1_CSS244" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824729900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696824730196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696824730196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/d_ff_neg.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/d_ff_neg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_neg " "Found entity 1: D_FF_neg" {  } { { "source_code/D_FF_neg.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/D_FF_neg.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696824737215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824737215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "source_code/debouncer.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696824737216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824737216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/project1_csc244.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/project1_csc244.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project1_CSC244 " "Found entity 1: Project1_CSC244" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696824737217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824737217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/encoder3_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/encoder3_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder3_2 " "Found entity 1: Encoder3_2" {  } { { "source_code/Encoder3_2.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Encoder3_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696824737219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824737219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/nextstatelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/nextstatelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NextStateLogic " "Found entity 1: NextStateLogic" {  } { { "source_code/NextStateLogic.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/NextStateLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696824737220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824737220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/statebits.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/statebits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateBits " "Found entity 1: StateBits" {  } { { "source_code/StateBits.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/StateBits.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696824737221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824737221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file source_code/seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "source_code/seven_seg.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/seven_seg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696824737222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824737222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(16) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(16): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696824737223 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(18) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(18): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696824737223 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(27) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(27): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696824737223 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(30) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(30): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696824737223 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(31) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(31): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696824737223 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(32) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(32): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696824737223 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(33) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(33): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696824737223 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(36) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(36): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696824737224 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project1_CSC244.sv(37) " "Verilog HDL Instantiation warning at Project1_CSC244.sv(37): instance has no name" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696824737224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project1_CSC244 " "Elaborating entity \"Project1_CSC244\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696824737244 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Change Project1_CSC244.sv(8) " "Output port \"Change\" at Project1_CSC244.sv(8) has no driver" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696824737245 "|Project1_CSC244"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Item Project1_CSC244.sv(7) " "Output port \"Item\" at Project1_CSC244.sv(7) has no driver" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696824737245 "|Project1_CSC244"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:comb_3 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:comb_3\"" {  } { { "source_code/Project1_CSC244.sv" "comb_3" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696824737245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder3_2 Encoder3_2:encoder3_2 " "Elaborating entity \"Encoder3_2\" for hierarchy \"Encoder3_2:encoder3_2\"" {  } { { "source_code/Project1_CSC244.sv" "encoder3_2" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696824737246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextStateLogic NextStateLogic:comb_5 " "Elaborating entity \"NextStateLogic\" for hierarchy \"NextStateLogic:comb_5\"" {  } { { "source_code/Project1_CSC244.sv" "comb_5" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696824737248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_neg D_FF_neg:comb_6 " "Elaborating entity \"D_FF_neg\" for hierarchy \"D_FF_neg:comb_6\"" {  } { { "source_code/Project1_CSC244.sv" "comb_6" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696824737272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:comb_10 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:comb_10\"" {  } { { "source_code/Project1_CSC244.sv" "comb_10" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696824737273 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "y\[15..9\] 0 seven_seg.sv(5) " "Net \"y\[15..9\]\" at seven_seg.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "source_code/seven_seg.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/seven_seg.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1696824737274 "|Project1_CSC244|seven_seg:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateBits StateBits:comb_11 " "Elaborating entity \"StateBits\" for hierarchy \"StateBits:comb_11\"" {  } { { "source_code/Project1_CSC244.sv" "comb_11" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696824737274 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696824737571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Item GND " "Pin \"Item\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696824737598 "|Project1_CSC244|Item"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change\[0\] GND " "Pin \"Change\[0\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696824737598 "|Project1_CSC244|Change[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change\[1\] GND " "Pin \"Change\[1\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696824737598 "|Project1_CSC244|Change[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change\[2\] GND " "Pin \"Change\[2\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696824737598 "|Project1_CSC244|Change[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change\[3\] GND " "Pin \"Change\[3\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696824737598 "|Project1_CSC244|Change[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change\[4\] GND " "Pin \"Change\[4\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696824737598 "|Project1_CSC244|Change[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change\[5\] GND " "Pin \"Change\[5\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696824737598 "|Project1_CSC244|Change[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Change\[6\] GND " "Pin \"Change\[6\]\" is stuck at GND" {  } { { "source_code/Project1_CSC244.sv" "" { Text "C:/Users/TrungNguyen/Desktop/PROJECT_1_CSC244/source_code/Project1_CSC244.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696824737598 "|Project1_CSC244|Change[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696824737598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696824737645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696824738012 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696824738012 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696824738046 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696824738046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696824738046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696824738046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696824738062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 23:12:18 2023 " "Processing ended: Sun Oct  8 23:12:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696824738062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696824738062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696824738062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696824738062 ""}
