{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713511987680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713511987681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 01:33:07 2024 " "Processing started: Fri Apr 19 01:33:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713511987681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511987681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511987681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713511988054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713511988054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgamain.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgamain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAMain " "Found entity 1: VGAMain" {  } { { "VGAMain.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713511994044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511994044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713511994046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511994046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verifica_posiciones.sv 1 1 " "Found 1 design units, including 1 entities, in source file verifica_posiciones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Verifica_posiciones " "Found entity 1: Verifica_posiciones" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713511994048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511994048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawingmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawingmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawingMux " "Found entity 1: drawingMux" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713511994050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511994050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dibujarpantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file dibujarpantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DibujarPantalla " "Found entity 1: DibujarPantalla" {  } { { "DibujarPantalla.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713511994052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511994052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colormux.sv 1 1 " "Found 1 design units, including 1 entities, in source file colormux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colorMux " "Found entity 1: colorMux" {  } { { "colorMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/colorMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713511994053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511994053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713511994055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511994055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleshipmain.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleshipmain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BattleshipMain " "Found entity 1: BattleshipMain" {  } { { "BattleshipMain.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713511994057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511994057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset VGAMain.sv(17) " "Verilog HDL Implicit Net warning at VGAMain.sv(17): created implicit net for \"reset\"" {  } { { "VGAMain.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "win VGAMain.sv(17) " "Verilog HDL Implicit Net warning at VGAMain.sv(17): created implicit net for \"win\"" {  } { { "VGAMain.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lose VGAMain.sv(17) " "Verilog HDL Implicit Net warning at VGAMain.sv(17): created implicit net for \"lose\"" {  } { { "VGAMain.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994057 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lines DibujarPantalla.sv(11) " "Verilog HDL Implicit Net warning at DibujarPantalla.sv(11): created implicit net for \"lines\"" {  } { { "DibujarPantalla.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BattleshipMain " "Elaborating entity \"BattleshipMain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713511994092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAMain VGAMain:VGA " "Elaborating entity \"VGAMain\" for hierarchy \"VGAMain:VGA\"" {  } { { "BattleshipMain.sv" "VGA" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/BattleshipMain.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994102 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset 0 VGAMain.sv(17) " "Net \"reset\" at VGAMain.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "VGAMain.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713511994103 "|BattleshipMain|VGAMain:VGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "win 0 VGAMain.sv(17) " "Net \"win\" at VGAMain.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "VGAMain.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713511994104 "|BattleshipMain|VGAMain:VGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lose 0 VGAMain.sv(17) " "Net \"lose\" at VGAMain.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "VGAMain.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713511994104 "|BattleshipMain|VGAMain:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider VGAMain:VGA\|clockDivider:div " "Elaborating entity \"clockDivider\" for hierarchy \"VGAMain:VGA\|clockDivider:div\"" {  } { { "VGAMain.sv" "div" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAMain:VGA\|VGAController:controller " "Elaborating entity \"VGAController\" for hierarchy \"VGAMain:VGA\|VGAController:controller\"" {  } { { "VGAMain.sv" "controller" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DibujarPantalla VGAMain:VGA\|DibujarPantalla:dib " "Elaborating entity \"DibujarPantalla\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\"" {  } { { "VGAMain.sv" "dib" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/VGAMain.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DibujarPantalla.sv(11) " "Verilog HDL assignment warning at DibujarPantalla.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "DibujarPantalla.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994116 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verifica_posiciones VGAMain:VGA\|DibujarPantalla:dib\|Verifica_posiciones:verifica " "Elaborating entity \"Verifica_posiciones\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\|Verifica_posiciones:verifica\"" {  } { { "DibujarPantalla.sv" "verifica" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(7) " "Verilog HDL assignment warning at Verifica_posiciones.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(8) " "Verilog HDL assignment warning at Verifica_posiciones.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(9) " "Verilog HDL assignment warning at Verifica_posiciones.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(10) " "Verilog HDL assignment warning at Verifica_posiciones.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(11) " "Verilog HDL assignment warning at Verifica_posiciones.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(15) " "Verilog HDL assignment warning at Verifica_posiciones.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(16) " "Verilog HDL assignment warning at Verifica_posiciones.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(17) " "Verilog HDL assignment warning at Verifica_posiciones.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(18) " "Verilog HDL assignment warning at Verifica_posiciones.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(19) " "Verilog HDL assignment warning at Verifica_posiciones.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994118 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(26) " "Verilog HDL assignment warning at Verifica_posiciones.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(27) " "Verilog HDL assignment warning at Verifica_posiciones.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(28) " "Verilog HDL assignment warning at Verifica_posiciones.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(29) " "Verilog HDL assignment warning at Verifica_posiciones.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(30) " "Verilog HDL assignment warning at Verifica_posiciones.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(34) " "Verilog HDL assignment warning at Verifica_posiciones.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(35) " "Verilog HDL assignment warning at Verifica_posiciones.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(36) " "Verilog HDL assignment warning at Verifica_posiciones.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(37) " "Verilog HDL assignment warning at Verifica_posiciones.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(38) " "Verilog HDL assignment warning at Verifica_posiciones.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994119 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(44) " "Verilog HDL assignment warning at Verifica_posiciones.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994120 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(45) " "Verilog HDL assignment warning at Verifica_posiciones.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994120 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(46) " "Verilog HDL assignment warning at Verifica_posiciones.sv(46): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994120 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(47) " "Verilog HDL assignment warning at Verifica_posiciones.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994120 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(48) " "Verilog HDL assignment warning at Verifica_posiciones.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994120 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(52) " "Verilog HDL assignment warning at Verifica_posiciones.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994120 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(53) " "Verilog HDL assignment warning at Verifica_posiciones.sv(53): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994120 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(54) " "Verilog HDL assignment warning at Verifica_posiciones.sv(54): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994120 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(55) " "Verilog HDL assignment warning at Verifica_posiciones.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994120 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(56) " "Verilog HDL assignment warning at Verifica_posiciones.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994121 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(60) " "Verilog HDL assignment warning at Verifica_posiciones.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994121 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(61) " "Verilog HDL assignment warning at Verifica_posiciones.sv(61): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994121 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(62) " "Verilog HDL assignment warning at Verifica_posiciones.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994121 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(63) " "Verilog HDL assignment warning at Verifica_posiciones.sv(63): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994121 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(64) " "Verilog HDL assignment warning at Verifica_posiciones.sv(64): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994121 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(68) " "Verilog HDL assignment warning at Verifica_posiciones.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994121 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(69) " "Verilog HDL assignment warning at Verifica_posiciones.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994121 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(70) " "Verilog HDL assignment warning at Verifica_posiciones.sv(70): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994121 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(71) " "Verilog HDL assignment warning at Verifica_posiciones.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(72) " "Verilog HDL assignment warning at Verifica_posiciones.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(76) " "Verilog HDL assignment warning at Verifica_posiciones.sv(76): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(77) " "Verilog HDL assignment warning at Verifica_posiciones.sv(77): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(78) " "Verilog HDL assignment warning at Verifica_posiciones.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(79) " "Verilog HDL assignment warning at Verifica_posiciones.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(80) " "Verilog HDL assignment warning at Verifica_posiciones.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(83) " "Verilog HDL assignment warning at Verifica_posiciones.sv(83): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(84) " "Verilog HDL assignment warning at Verifica_posiciones.sv(84): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(85) " "Verilog HDL assignment warning at Verifica_posiciones.sv(85): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994122 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(86) " "Verilog HDL assignment warning at Verifica_posiciones.sv(86): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994123 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Verifica_posiciones.sv(87) " "Verilog HDL assignment warning at Verifica_posiciones.sv(87): truncated value with size 32 to match size of target (1)" {  } { { "Verifica_posiciones.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/Verifica_posiciones.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713511994123 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|Verifica_posiciones:verifica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorMux VGAMain:VGA\|DibujarPantalla:dib\|colorMux:posicion0 " "Elaborating entity \"colorMux\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\|colorMux:posicion0\"" {  } { { "DibujarPantalla.sv" "posicion0" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawingMux VGAMain:VGA\|DibujarPantalla:dib\|drawingMux:draw_mux " "Elaborating entity \"drawingMux\" for hierarchy \"VGAMain:VGA\|DibujarPantalla:dib\|drawingMux:draw_mux\"" {  } { { "DibujarPantalla.sv" "draw_mux" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/DibujarPantalla.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511994143 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 drawingMux.sv(32) " "Verilog HDL Always Construct warning at drawingMux.sv(32): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 drawingMux.sv(33) " "Verilog HDL Always Construct warning at drawingMux.sv(33): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 drawingMux.sv(34) " "Verilog HDL Always Construct warning at drawingMux.sv(34): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 drawingMux.sv(35) " "Verilog HDL Always Construct warning at drawingMux.sv(35): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 drawingMux.sv(36) " "Verilog HDL Always Construct warning at drawingMux.sv(36): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 drawingMux.sv(37) " "Verilog HDL Always Construct warning at drawingMux.sv(37): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 drawingMux.sv(38) " "Verilog HDL Always Construct warning at drawingMux.sv(38): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 drawingMux.sv(39) " "Verilog HDL Always Construct warning at drawingMux.sv(39): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 drawingMux.sv(40) " "Verilog HDL Always Construct warning at drawingMux.sv(40): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb9 drawingMux.sv(41) " "Verilog HDL Always Construct warning at drawingMux.sv(41): variable \"rgb9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb10 drawingMux.sv(42) " "Verilog HDL Always Construct warning at drawingMux.sv(42): variable \"rgb10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb11 drawingMux.sv(43) " "Verilog HDL Always Construct warning at drawingMux.sv(43): variable \"rgb11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb12 drawingMux.sv(44) " "Verilog HDL Always Construct warning at drawingMux.sv(44): variable \"rgb12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb13 drawingMux.sv(45) " "Verilog HDL Always Construct warning at drawingMux.sv(45): variable \"rgb13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb14 drawingMux.sv(46) " "Verilog HDL Always Construct warning at drawingMux.sv(46): variable \"rgb14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb15 drawingMux.sv(47) " "Verilog HDL Always Construct warning at drawingMux.sv(47): variable \"rgb15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb16 drawingMux.sv(48) " "Verilog HDL Always Construct warning at drawingMux.sv(48): variable \"rgb16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb17 drawingMux.sv(49) " "Verilog HDL Always Construct warning at drawingMux.sv(49): variable \"rgb17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb18 drawingMux.sv(50) " "Verilog HDL Always Construct warning at drawingMux.sv(50): variable \"rgb18\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb19 drawingMux.sv(51) " "Verilog HDL Always Construct warning at drawingMux.sv(51): variable \"rgb19\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb20 drawingMux.sv(52) " "Verilog HDL Always Construct warning at drawingMux.sv(52): variable \"rgb20\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb21 drawingMux.sv(53) " "Verilog HDL Always Construct warning at drawingMux.sv(53): variable \"rgb21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb22 drawingMux.sv(54) " "Verilog HDL Always Construct warning at drawingMux.sv(54): variable \"rgb22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb23 drawingMux.sv(55) " "Verilog HDL Always Construct warning at drawingMux.sv(55): variable \"rgb23\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb24 drawingMux.sv(56) " "Verilog HDL Always Construct warning at drawingMux.sv(56): variable \"rgb24\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb25 drawingMux.sv(57) " "Verilog HDL Always Construct warning at drawingMux.sv(57): variable \"rgb25\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb26 drawingMux.sv(58) " "Verilog HDL Always Construct warning at drawingMux.sv(58): variable \"rgb26\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb27 drawingMux.sv(59) " "Verilog HDL Always Construct warning at drawingMux.sv(59): variable \"rgb27\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb28 drawingMux.sv(60) " "Verilog HDL Always Construct warning at drawingMux.sv(60): variable \"rgb28\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994147 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb29 drawingMux.sv(61) " "Verilog HDL Always Construct warning at drawingMux.sv(61): variable \"rgb29\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb30 drawingMux.sv(62) " "Verilog HDL Always Construct warning at drawingMux.sv(62): variable \"rgb30\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb31 drawingMux.sv(63) " "Verilog HDL Always Construct warning at drawingMux.sv(63): variable \"rgb31\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb32 drawingMux.sv(64) " "Verilog HDL Always Construct warning at drawingMux.sv(64): variable \"rgb32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb33 drawingMux.sv(65) " "Verilog HDL Always Construct warning at drawingMux.sv(65): variable \"rgb33\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb34 drawingMux.sv(66) " "Verilog HDL Always Construct warning at drawingMux.sv(66): variable \"rgb34\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb35 drawingMux.sv(67) " "Verilog HDL Always Construct warning at drawingMux.sv(67): variable \"rgb35\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb36 drawingMux.sv(68) " "Verilog HDL Always Construct warning at drawingMux.sv(68): variable \"rgb36\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb37 drawingMux.sv(69) " "Verilog HDL Always Construct warning at drawingMux.sv(69): variable \"rgb37\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb38 drawingMux.sv(70) " "Verilog HDL Always Construct warning at drawingMux.sv(70): variable \"rgb38\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb39 drawingMux.sv(71) " "Verilog HDL Always Construct warning at drawingMux.sv(71): variable \"rgb39\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb40 drawingMux.sv(72) " "Verilog HDL Always Construct warning at drawingMux.sv(72): variable \"rgb40\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb41 drawingMux.sv(73) " "Verilog HDL Always Construct warning at drawingMux.sv(73): variable \"rgb41\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb42 drawingMux.sv(74) " "Verilog HDL Always Construct warning at drawingMux.sv(74): variable \"rgb42\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb43 drawingMux.sv(75) " "Verilog HDL Always Construct warning at drawingMux.sv(75): variable \"rgb43\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb44 drawingMux.sv(76) " "Verilog HDL Always Construct warning at drawingMux.sv(76): variable \"rgb44\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb45 drawingMux.sv(77) " "Verilog HDL Always Construct warning at drawingMux.sv(77): variable \"rgb45\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb46 drawingMux.sv(78) " "Verilog HDL Always Construct warning at drawingMux.sv(78): variable \"rgb46\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb47 drawingMux.sv(79) " "Verilog HDL Always Construct warning at drawingMux.sv(79): variable \"rgb47\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb48 drawingMux.sv(80) " "Verilog HDL Always Construct warning at drawingMux.sv(80): variable \"rgb48\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb49 drawingMux.sv(81) " "Verilog HDL Always Construct warning at drawingMux.sv(81): variable \"rgb49\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "drawingMux.sv(25) " "Verilog HDL Case Statement warning at drawingMux.sv(25): can't check case statement for completeness because the case expression has too many possible states" {  } { { "drawingMux.sv" "" { Text "C:/Users/andre/OneDrive - Estudiantes ITCR/2024/Semestre_1/Taller_de_diseno_digital/grupo8-digital-design-lab-2024/Laboratorio3/drawingMux.sv" 25 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1713511994148 "|BattleshipMain|VGAMain:VGA|DibujarPantalla:dib|drawingMux:draw_mux"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "50 " "50 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713511995721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713511995991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713511996721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713511996721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713511996759 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713511996759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "213 " "Implemented 213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713511996759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713511996759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713511996787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 01:33:16 2024 " "Processing ended: Fri Apr 19 01:33:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713511996787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713511996787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713511996787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713511996787 ""}
