

================================================================
== Vivado HLS Report for 'cnn_top'
================================================================
* Date:           Fri Jan  9 14:45:43 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Cnn_Hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16220|  16220|  16220|  16220|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  16218|  16218|        37|         18|          1|   900|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      -|       0|   1303|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     687|    909|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    338|
|Register         |        -|      -|    1312|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      9|    1999|   2550|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      4|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |cnn_top_control_s_axi_U  |cnn_top_control_s_axi  |        0|      0|  150|  232|
    |cnn_top_gmem_m_axi_U     |cnn_top_gmem_m_axi     |        2|      0|  537|  677|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |        2|      0|  687|  909|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_top_mac_muladcud_U2  |cnn_top_mac_muladcud  | i0 + i1 * i2 |
    |cnn_top_mac_muladcud_U4  |cnn_top_mac_muladcud  | i0 + i1 * i2 |
    |cnn_top_mac_muladcud_U6  |cnn_top_mac_muladcud  | i0 + i1 * i2 |
    |cnn_top_mac_muladcud_U8  |cnn_top_mac_muladcud  | i0 + i1 * i2 |
    |cnn_top_mac_muladcud_U9  |cnn_top_mac_muladcud  | i0 * i1 + i2 |
    |cnn_top_mul_mul_1bkb_U1  |cnn_top_mul_mul_1bkb  |    i0 * i1   |
    |cnn_top_mul_mul_1bkb_U3  |cnn_top_mul_mul_1bkb  |    i0 * i1   |
    |cnn_top_mul_mul_1bkb_U5  |cnn_top_mul_mul_1bkb  |    i0 * i1   |
    |cnn_top_mul_mul_1bkb_U7  |cnn_top_mul_mul_1bkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_mid1_fu_627_p2                 |     +    |      0|  0|  15|           2|           5|
    |i_s_fu_613_p2                      |     +    |      0|  0|  15|           1|           5|
    |indvar_flatten_next_fu_593_p2      |     +    |      0|  0|  14|          10|           1|
    |input_V2_sum1_fu_790_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum2_fu_853_p2            |     +    |      0|  0|  39|          32|          32|
    |input_V2_sum3_fu_742_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum4_fu_811_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum5_fu_881_p2            |     +    |      0|  0|  39|          32|          32|
    |input_V2_sum6_fu_769_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum7_fu_832_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum8_fu_906_p2            |     +    |      0|  0|  39|          32|          32|
    |input_V2_sum_fu_667_p2             |     +    |      0|  0|  71|          64|          64|
    |j_1_fu_726_p2                      |     +    |      0|  0|  15|           1|           5|
    |kernel_V6_sum1_fu_507_p2           |     +    |      0|  0|  39|          32|           3|
    |kernel_V6_sum2_fu_523_p2           |     +    |      0|  0|  39|          32|           3|
    |kernel_V6_sum3_fu_539_p2           |     +    |      0|  0|  39|          32|           3|
    |kernel_V6_sum4_fu_555_p2           |     +    |      0|  0|  39|          32|           3|
    |kernel_V6_sum5_fu_571_p2           |     +    |      0|  0|  39|          32|           4|
    |kernel_V6_sum8_fu_475_p2           |     +    |      0|  0|  39|          32|           2|
    |kernel_V6_sum9_fu_491_p2           |     +    |      0|  0|  39|          32|           2|
    |kernel_V6_sum_fu_459_p2            |     +    |      0|  0|  39|          32|           1|
    |output_V4_sum_fu_715_p2            |     +    |      0|  0|  15|          64|          64|
    |sum_V_2_2_cast_fu_960_p2           |     +    |      0|  0|  15|          15|          15|
    |sum_V_2_2_fu_943_p2                |     +    |      0|  0|  15|          16|          16|
    |tmp10_fu_934_p2                    |     +    |      0|  0|  15|          16|          16|
    |tmp7_fu_927_p2                     |     +    |      0|  0|  23|          16|          16|
    |tmp_12_fu_709_p2                   |     +    |      0|  0|  15|          64|          64|
    |tmp_14_fu_956_p2                   |     +    |      0|  0|  15|          15|          15|
    |tmp_15_fu_938_p2                   |     +    |      0|  0|  21|          15|          15|
    |tmp_6_2_mid2_v_fu_649_p2           |     +    |      0|  0|  15|           5|           5|
    |tmp_9_0_2_fu_753_p2                |     +    |      0|  0|  15|           2|           5|
    |tmp_4_fu_700_p2                    |     -    |      0|  0|  71|          64|          64|
    |ap_block_pp0_stage10_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1003                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1016                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1029                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1042                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1053                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1066                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1079                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1092                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1105                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1118                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1131                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1657                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1661                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_916                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_930                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_940                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_952                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_964                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_976                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_988                   |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_587_p2         |   icmp   |      0|  0|  13|          10|           8|
    |exitcond_fu_599_p2                 |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |    or    |      0|  0|   2|           1|           1|
    |j_mid2_fu_605_p3                   |  select  |      0|  0|   5|           1|           1|
    |p_s_fu_965_p3                      |  select  |      0|  0|  15|           1|           1|
    |p_v_fu_633_p3                      |  select  |      0|  0|   5|           1|           5|
    |tmp_6_2_mid2_v_v_cas_fu_641_p3     |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_v_fu_619_p3               |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1303|        1112|         887|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_385_p4               |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_374_p4  |    9|          2|   10|         20|
    |ap_phi_mux_j_phi_fu_396_p4               |    9|          2|    5|         10|
    |ap_sig_ioackin_gmem_ARREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY               |    9|          2|    1|          2|
    |gmem_ARADDR                              |   93|         19|   32|        608|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |i_reg_381                                |    9|          2|    5|         10|
    |indvar_flatten_reg_370                   |    9|          2|   10|         20|
    |j_reg_392                                |    9|          2|    5|         10|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  338|         72|   83|        729|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY               |   1|   0|    1|          0|
    |exitcond_flatten_reg_1099                |   1|   0|    1|          0|
    |exitcond_flatten_reg_1099_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_10_read_reg_1258               |  16|   0|   16|          0|
    |gmem_addr_10_reg_1177                    |  32|   0|   32|          0|
    |gmem_addr_11_read_reg_1293               |  16|   0|   16|          0|
    |gmem_addr_11_reg_1220                    |  32|   0|   32|          0|
    |gmem_addr_12_reg_1146                    |  32|   0|   32|          0|
    |gmem_addr_12_reg_1146_pp0_iter1_reg      |  32|   0|   32|          0|
    |gmem_addr_13_read_reg_1210               |  16|   0|   16|          0|
    |gmem_addr_13_reg_1159                    |  32|   0|   32|          0|
    |gmem_addr_14_read_reg_1268               |  16|   0|   16|          0|
    |gmem_addr_14_reg_1183                    |  32|   0|   32|          0|
    |gmem_addr_15_read_reg_1313               |  16|   0|   16|          0|
    |gmem_addr_15_reg_1246                    |  32|   0|   32|          0|
    |gmem_addr_16_read_reg_1226               |  16|   0|   16|          0|
    |gmem_addr_16_reg_1171                    |  32|   0|   32|          0|
    |gmem_addr_17_read_reg_1283               |  16|   0|   16|          0|
    |gmem_addr_17_reg_1189                    |  32|   0|   32|          0|
    |gmem_addr_18_read_reg_1328               |  16|   0|   16|          0|
    |gmem_addr_18_reg_1252                    |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_1215                |  16|   0|   16|          0|
    |gmem_addr_1_reg_1051                     |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_1241                |  16|   0|   16|          0|
    |gmem_addr_2_reg_1057                     |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1263                |  16|   0|   16|          0|
    |gmem_addr_3_reg_1063                     |  32|   0|   32|          0|
    |gmem_addr_4_read_reg_1273                |  16|   0|   16|          0|
    |gmem_addr_4_reg_1069                     |  32|   0|   32|          0|
    |gmem_addr_5_read_reg_1288                |  16|   0|   16|          0|
    |gmem_addr_5_reg_1075                     |  32|   0|   32|          0|
    |gmem_addr_6_read_reg_1308                |  16|   0|   16|          0|
    |gmem_addr_6_reg_1081                     |  32|   0|   32|          0|
    |gmem_addr_7_read_reg_1318                |  16|   0|   16|          0|
    |gmem_addr_7_reg_1087                     |  32|   0|   32|          0|
    |gmem_addr_8_read_reg_1333                |  16|   0|   16|          0|
    |gmem_addr_8_reg_1093                     |  32|   0|   32|          0|
    |gmem_addr_9_read_reg_1195                |  16|   0|   16|          0|
    |gmem_addr_9_reg_1140                     |  32|   0|   32|          0|
    |gmem_addr_read_reg_1200                  |  16|   0|   16|          0|
    |gmem_addr_reg_1023                       |  31|   0|   32|          1|
    |i_reg_381                                |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1103             |  10|   0|   10|          0|
    |indvar_flatten_reg_370                   |  10|   0|   10|          0|
    |j_1_reg_1152                             |   5|   0|    5|          0|
    |j_mid2_reg_1108                          |   5|   0|    5|          0|
    |j_reg_392                                |   5|   0|    5|          0|
    |p_1_1_1_reg_1278                         |  16|   0|   16|          0|
    |p_1_2_1_reg_1323                         |  16|   0|   16|          0|
    |p_1_2_2_reg_1348                         |  16|   0|   16|          0|
    |p_1_reg_1205                             |  16|   0|   16|          0|
    |p_s_reg_1368                             |  15|   0|   15|          0|
    |p_v_reg_1126                             |   5|   0|    5|          0|
    |tmp5_reg_1231                            |  16|   0|   16|          0|
    |tmp6_reg_1353                            |  16|   0|   16|          0|
    |tmp7_reg_1343                            |  16|   0|   16|          0|
    |tmp9_reg_1298                            |  16|   0|   16|          0|
    |tmp_15_reg_1358                          |  15|   0|   15|          0|
    |tmp_25_reg_1303                          |  15|   0|   15|          0|
    |tmp_26_reg_1338                          |  15|   0|   15|          0|
    |tmp_28_reg_1236                          |  15|   0|   15|          0|
    |tmp_29_reg_1363                          |   1|   0|    1|          0|
    |tmp_5_reg_1029                           |  31|   0|   64|         33|
    |tmp_6_2_mid2_v_reg_1133                  |   5|   0|    5|          0|
    |tmp_6_cast_reg_1044                      |  31|   0|   32|          1|
    |tmp_6_reg_1034                           |  31|   0|   64|         33|
    |tmp_9_0_2_reg_1165                       |   5|   0|    5|          0|
    |tmp_mid2_v_reg_1117                      |   5|   0|    5|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1312|   0| 1380|         68|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    cnn_top   | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    cnn_top   | return value |
|interrupt              | out |    1| ap_ctrl_hs |    cnn_top   | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 18, D = 37, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	39  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	2  / true
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%kernel_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kernel_V)"   --->   Operation 40 'read' 'kernel_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%output_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_V)"   --->   Operation 41 'read' 'output_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%input_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_V)"   --->   Operation 42 'read' 'input_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %kernel_V_read, i32 1, i32 31)"   --->   Operation 43 'partselect' 'kernel_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = zext i31 %kernel_V5 to i64"   --->   Operation 44 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_cast = zext i31 %kernel_V5 to i32"   --->   Operation 45 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16* %gmem, i64 %tmp"   --->   Operation 46 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_V3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %output_V_read, i32 1, i32 31)"   --->   Operation 47 'partselect' 'output_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = zext i31 %output_V3 to i64"   --->   Operation 48 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %input_V_read, i32 1, i32 31)"   --->   Operation 49 'partselect' 'input_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = zext i31 %input_V1 to i64"   --->   Operation 50 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i31 %input_V1 to i32"   --->   Operation 51 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !47"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.52ns)   --->   "%kernel_V6_sum = add i32 %tmp_cast, 1"   --->   Operation 53 'add' 'kernel_V6_sum' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_V6_sum_cast = zext i32 %kernel_V6_sum to i64"   --->   Operation 54 'zext' 'kernel_V6_sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16* %gmem, i64 %kernel_V6_sum_cast"   --->   Operation 55 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.52ns)   --->   "%kernel_V6_sum8 = add i32 %tmp_cast, 2"   --->   Operation 56 'add' 'kernel_V6_sum8' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_V6_sum8_cast = zext i32 %kernel_V6_sum8 to i64"   --->   Operation 57 'zext' 'kernel_V6_sum8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16* %gmem, i64 %kernel_V6_sum8_cast"   --->   Operation 58 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.52ns)   --->   "%kernel_V6_sum9 = add i32 %tmp_cast, 3"   --->   Operation 59 'add' 'kernel_V6_sum9' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_V6_sum9_cast = zext i32 %kernel_V6_sum9 to i64"   --->   Operation 60 'zext' 'kernel_V6_sum9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16* %gmem, i64 %kernel_V6_sum9_cast"   --->   Operation 61 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.52ns)   --->   "%kernel_V6_sum1 = add i32 %tmp_cast, 4"   --->   Operation 62 'add' 'kernel_V6_sum1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_V6_sum1_cast = zext i32 %kernel_V6_sum1 to i64"   --->   Operation 63 'zext' 'kernel_V6_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16* %gmem, i64 %kernel_V6_sum1_cast"   --->   Operation 64 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.52ns)   --->   "%kernel_V6_sum2 = add i32 %tmp_cast, 5"   --->   Operation 65 'add' 'kernel_V6_sum2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_V6_sum2_cast = zext i32 %kernel_V6_sum2 to i64"   --->   Operation 66 'zext' 'kernel_V6_sum2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16* %gmem, i64 %kernel_V6_sum2_cast"   --->   Operation 67 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.52ns)   --->   "%kernel_V6_sum3 = add i32 %tmp_cast, 6"   --->   Operation 68 'add' 'kernel_V6_sum3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_V6_sum3_cast = zext i32 %kernel_V6_sum3 to i64"   --->   Operation 69 'zext' 'kernel_V6_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16* %gmem, i64 %kernel_V6_sum3_cast"   --->   Operation 70 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.52ns)   --->   "%kernel_V6_sum4 = add i32 %tmp_cast, 7"   --->   Operation 71 'add' 'kernel_V6_sum4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_V6_sum4_cast = zext i32 %kernel_V6_sum4 to i64"   --->   Operation 72 'zext' 'kernel_V6_sum4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16* %gmem, i64 %kernel_V6_sum4_cast"   --->   Operation 73 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.52ns)   --->   "%kernel_V6_sum5 = add i32 %tmp_cast, 8"   --->   Operation 74 'add' 'kernel_V6_sum5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_V6_sum5_cast = zext i32 %kernel_V6_sum5 to i64"   --->   Operation 75 'zext' 'kernel_V6_sum5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i16* %gmem, i64 %kernel_V6_sum5_cast"   --->   Operation 76 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @cnn_top_str) nounwind"   --->   Operation 77 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %input_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kernel_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cnn_top.cpp:15]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.76ns)   --->   "br label %.preheader56" [cnn_top.cpp:17]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.51>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit.loopexit ]"   --->   Operation 84 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.loopexit.loopexit ]" [cnn_top.cpp:29]   --->   Operation 85 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_1, %.loopexit.loopexit ]"   --->   Operation 86 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -124"   --->   Operation 87 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 88 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Operation 89 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.loopexit.loopexit"   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %j, -2" [cnn_top.cpp:18]   --->   Operation 91 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.21ns)   --->   "%j_mid2 = select i1 %exitcond, i5 0, i5 %j" [cnn_top.cpp:18]   --->   Operation 92 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.78ns)   --->   "%i_s = add i5 1, %i" [cnn_top.cpp:24]   --->   Operation 93 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.21ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i5 %i_s, i5 %i" [cnn_top.cpp:29]   --->   Operation 94 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.78ns)   --->   "%i_1_mid1 = add i5 2, %i" [cnn_top.cpp:24]   --->   Operation 95 'add' 'i_1_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.21ns)   --->   "%p_v = select i1 %exitcond, i5 %i_1_mid1, i5 %i_s" [cnn_top.cpp:24]   --->   Operation 96 'select' 'p_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_2_mid2_v)   --->   "%tmp_6_2_mid2_v_v_cas = select i1 %exitcond, i5 3, i5 2" [cnn_top.cpp:24]   --->   Operation 97 'select' 'tmp_6_2_mid2_v_v_cas' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp_6_2_mid2_v = add i5 %i, %tmp_6_2_mid2_v_v_cas" [cnn_top.cpp:24]   --->   Operation 98 'add' 'tmp_6_2_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_mid2)" [cnn_top.cpp:29]   --->   Operation 99 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %tmp_7 to i64" [cnn_top.cpp:24]   --->   Operation 100 'zext' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.52ns)   --->   "%input_V2_sum = add i64 %tmp_6, %tmp_8" [cnn_top.cpp:24]   --->   Operation 101 'add' 'input_V2_sum' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i16* %gmem, i64 %input_V2_sum" [cnn_top.cpp:24]   --->   Operation 102 'getelementptr' 'gmem_addr_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 0)" [cnn_top.cpp:29]   --->   Operation 103 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl = zext i10 %tmp_2 to i64" [cnn_top.cpp:29]   --->   Operation 104 'zext' 'p_shl' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_mid2_v, i1 false)" [cnn_top.cpp:29]   --->   Operation 105 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl7 = zext i6 %tmp_3 to i64" [cnn_top.cpp:29]   --->   Operation 106 'zext' 'p_shl7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.73ns)   --->   "%tmp_4 = sub i64 %p_shl, %p_shl7" [cnn_top.cpp:29]   --->   Operation 107 'sub' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %j_mid2 to i64" [cnn_top.cpp:24]   --->   Operation 108 'zext' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_12 = add i64 %tmp_4, %tmp_s" [cnn_top.cpp:29]   --->   Operation 109 'add' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%output_V4_sum = add i64 %tmp_5, %tmp_12" [cnn_top.cpp:29]   --->   Operation 110 'add' 'output_V4_sum' <Predicate = (!exitcond_flatten)> <Delay = 4.34> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i16* %gmem, i64 %output_V4_sum" [cnn_top.cpp:29]   --->   Operation 111 'getelementptr' 'gmem_addr_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 112 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 113 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 113 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 114 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 114 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 115 [1/1] (1.78ns)   --->   "%j_1 = add i5 1, %j_mid2" [cnn_top.cpp:24]   --->   Operation 115 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_1)" [cnn_top.cpp:29]   --->   Operation 116 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_16 = zext i10 %tmp_13 to i64" [cnn_top.cpp:24]   --->   Operation 117 'zext' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.52ns)   --->   "%input_V2_sum3 = add i64 %tmp_6, %tmp_16" [cnn_top.cpp:24]   --->   Operation 118 'add' 'input_V2_sum3' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i16* %gmem, i64 %input_V2_sum3" [cnn_top.cpp:24]   --->   Operation 119 'getelementptr' 'gmem_addr_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 120 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 121 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 121 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 122 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 122 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 123 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 124 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 124 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 125 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 125 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 126 [7/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 126 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 127 [1/1] (1.78ns)   --->   "%tmp_9_0_2 = add i5 2, %j_mid2" [cnn_top.cpp:24]   --->   Operation 127 'add' 'tmp_9_0_2' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %tmp_9_0_2)" [cnn_top.cpp:29]   --->   Operation 128 'bitconcatenate' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_21 = zext i10 %tmp_20 to i64" [cnn_top.cpp:24]   --->   Operation 129 'zext' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (2.52ns)   --->   "%input_V2_sum6 = add i64 %tmp_6, %tmp_21" [cnn_top.cpp:24]   --->   Operation 130 'add' 'input_V2_sum6' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i16* %gmem, i64 %input_V2_sum6" [cnn_top.cpp:24]   --->   Operation 131 'getelementptr' 'gmem_addr_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 132 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 133 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 133 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 134 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 134 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 135 [6/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 135 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 136 [7/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 136 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_mid2)" [cnn_top.cpp:24]   --->   Operation 137 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_10 = zext i10 %tmp_9 to i64" [cnn_top.cpp:24]   --->   Operation 138 'zext' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (2.52ns)   --->   "%input_V2_sum1 = add i64 %tmp_6, %tmp_10" [cnn_top.cpp:24]   --->   Operation 139 'add' 'input_V2_sum1' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i16* %gmem, i64 %input_V2_sum1" [cnn_top.cpp:24]   --->   Operation 140 'getelementptr' 'gmem_addr_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 141 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 142 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 142 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_17 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_1)" [cnn_top.cpp:24]   --->   Operation 143 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_18 = zext i10 %tmp_17 to i64" [cnn_top.cpp:24]   --->   Operation 144 'zext' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (2.52ns)   --->   "%input_V2_sum4 = add i64 %tmp_6, %tmp_18" [cnn_top.cpp:24]   --->   Operation 145 'add' 'input_V2_sum4' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i16* %gmem, i64 %input_V2_sum4" [cnn_top.cpp:24]   --->   Operation 146 'getelementptr' 'gmem_addr_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 147 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 147 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 148 [5/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 148 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_22 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %tmp_9_0_2)" [cnn_top.cpp:24]   --->   Operation 149 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_23 = zext i10 %tmp_22 to i64" [cnn_top.cpp:24]   --->   Operation 150 'zext' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (2.52ns)   --->   "%input_V2_sum7 = add i64 %tmp_6, %tmp_23" [cnn_top.cpp:24]   --->   Operation 151 'add' 'input_V2_sum7' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i16* %gmem, i64 %input_V2_sum7" [cnn_top.cpp:24]   --->   Operation 152 'getelementptr' 'gmem_addr_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 153 [6/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 153 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 154 [7/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 154 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 155 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_9, i32 1)" [cnn_top.cpp:24]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 156 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 157 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 157 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 158 [4/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 158 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 159 [5/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 159 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 160 [6/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 160 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 161 [7/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 161 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 162 [1/1] (8.75ns)   --->   "%gmem_addr_9_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_9)" [cnn_top.cpp:24]   --->   Operation 162 'read' 'gmem_addr_9_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 163 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [cnn_top.cpp:24]   --->   Operation 163 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 164 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 164 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 165 [3/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 165 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 166 [4/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 166 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 167 [5/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 167 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 168 [6/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 168 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 169 [7/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 169 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 170 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)" [cnn_top.cpp:24]   --->   Operation 170 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 171 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_13, i32 1)" [cnn_top.cpp:24]   --->   Operation 171 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 172 [2/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 172 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 173 [3/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 173 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 174 [4/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 174 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 175 [5/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 175 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 176 [6/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 176 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 177 [7/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 177 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 178 [1/1] (6.38ns)   --->   "%p_1 = mul i16 %gmem_addr_read, %gmem_addr_9_read" [cnn_top.cpp:24]   --->   Operation 178 'mul' 'p_1' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 179 [1/1] (8.75ns)   --->   "%gmem_addr_13_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_13)" [cnn_top.cpp:24]   --->   Operation 179 'read' 'gmem_addr_13_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 180 [1/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [cnn_top.cpp:24]   --->   Operation 180 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 181 [2/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 181 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 182 [3/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 182 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 183 [4/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 183 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 184 [5/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 184 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 185 [6/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 185 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 186 [7/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 186 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 187 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_1)" [cnn_top.cpp:24]   --->   Operation 187 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 188 [1/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_16, i32 1)" [cnn_top.cpp:24]   --->   Operation 188 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 189 [2/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 189 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 190 [3/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 190 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 191 [4/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 191 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 192 [5/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 192 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 193 [6/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 193 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 194 [7/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 194 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_6_2_mid2_v, i5 %j_mid2)" [cnn_top.cpp:24]   --->   Operation 195 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i10 %tmp_11 to i32" [cnn_top.cpp:24]   --->   Operation 196 'zext' 'tmp_19_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (2.52ns)   --->   "%input_V2_sum2 = add i32 %tmp_6_cast, %tmp_19_cast" [cnn_top.cpp:24]   --->   Operation 197 'add' 'input_V2_sum2' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%input_V2_sum2_cast = zext i32 %input_V2_sum2 to i64" [cnn_top.cpp:24]   --->   Operation 198 'zext' 'input_V2_sum2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i16* %gmem, i64 %input_V2_sum2_cast" [cnn_top.cpp:24]   --->   Operation 199 'getelementptr' 'gmem_addr_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (3.36ns)   --->   "%p_1_0_1 = mul i16 %gmem_addr_1_read, %gmem_addr_13_read" [cnn_top.cpp:24]   --->   Operation 200 'mul' 'p_1_0_1' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 201 [1/1] (8.75ns)   --->   "%gmem_addr_16_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_16)" [cnn_top.cpp:24]   --->   Operation 201 'read' 'gmem_addr_16_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 202 [1/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [cnn_top.cpp:24]   --->   Operation 202 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 203 [2/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 203 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 204 [3/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 204 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 205 [4/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 205 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 206 [5/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 206 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 207 [6/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 207 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 208 [7/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 208 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 209 [1/1] (3.02ns)   --->   "%tmp5 = add i16 %p_1, %p_1_0_1" [cnn_top.cpp:24]   --->   Operation 209 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i16 %tmp5 to i15" [cnn_top.cpp:24]   --->   Operation 210 'trunc' 'tmp_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 211 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)" [cnn_top.cpp:24]   --->   Operation 211 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 212 [1/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_10, i32 1)" [cnn_top.cpp:24]   --->   Operation 212 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 213 [2/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 213 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 214 [3/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 214 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 215 [4/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 215 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 216 [5/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 216 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 217 [6/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 217 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 218 [7/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 218 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_6_2_mid2_v, i5 %j_1)" [cnn_top.cpp:24]   --->   Operation 219 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i10 %tmp_19 to i32" [cnn_top.cpp:24]   --->   Operation 220 'zext' 'tmp_24_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (2.52ns)   --->   "%input_V2_sum5 = add i32 %tmp_6_cast, %tmp_24_cast" [cnn_top.cpp:24]   --->   Operation 221 'add' 'input_V2_sum5' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%input_V2_sum5_cast = zext i32 %input_V2_sum5 to i64" [cnn_top.cpp:24]   --->   Operation 222 'zext' 'input_V2_sum5_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i16* %gmem, i64 %input_V2_sum5_cast" [cnn_top.cpp:24]   --->   Operation 223 'getelementptr' 'gmem_addr_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_6_2_mid2_v, i5 %tmp_9_0_2)" [cnn_top.cpp:24]   --->   Operation 224 'bitconcatenate' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i10 %tmp_24 to i32" [cnn_top.cpp:24]   --->   Operation 225 'zext' 'tmp_28_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (2.52ns)   --->   "%input_V2_sum8 = add i32 %tmp_6_cast, %tmp_28_cast" [cnn_top.cpp:24]   --->   Operation 226 'add' 'input_V2_sum8' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%input_V2_sum8_cast = zext i32 %input_V2_sum8 to i64" [cnn_top.cpp:24]   --->   Operation 227 'zext' 'input_V2_sum8_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i16* %gmem, i64 %input_V2_sum8_cast" [cnn_top.cpp:24]   --->   Operation 228 'getelementptr' 'gmem_addr_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (8.75ns)   --->   "%gmem_addr_10_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_10)" [cnn_top.cpp:24]   --->   Operation 229 'read' 'gmem_addr_10_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 230 [1/7] (8.75ns)   --->   "%gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [cnn_top.cpp:24]   --->   Operation 230 'readreq' 'gmem_load_7_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 231 [2/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 231 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 232 [3/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 232 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 233 [4/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 233 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 234 [5/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 234 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 235 [6/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 235 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 236 [7/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 236 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 237 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)" [cnn_top.cpp:24]   --->   Operation 237 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 238 [1/7] (8.75ns)   --->   "%gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_14, i32 1)" [cnn_top.cpp:24]   --->   Operation 238 'readreq' 'gmem_load_8_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 239 [2/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 239 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 240 [3/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 240 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 241 [4/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 241 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 242 [5/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 242 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 243 [6/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 243 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 244 [7/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 244 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 245 [1/1] (8.75ns)   --->   "%gmem_addr_14_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_14)" [cnn_top.cpp:24]   --->   Operation 245 'read' 'gmem_addr_14_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 246 [1/7] (8.75ns)   --->   "%gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_4, i32 1)" [cnn_top.cpp:24]   --->   Operation 246 'readreq' 'gmem_load_9_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 247 [2/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 247 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 248 [3/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 248 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 249 [4/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 249 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 250 [5/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 250 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 251 [6/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 251 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 252 [7/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 252 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 253 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_4)" [cnn_top.cpp:24]   --->   Operation 253 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 254 [1/7] (8.75ns)   --->   "%gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_17, i32 1)" [cnn_top.cpp:24]   --->   Operation 254 'readreq' 'gmem_load_10_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 255 [2/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 255 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 256 [3/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 256 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 257 [4/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 257 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 258 [5/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 258 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 259 [6/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 259 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 260 [7/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 260 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 261 [1/1] (6.38ns)   --->   "%p_1_1_1 = mul i16 %gmem_addr_4_read, %gmem_addr_14_read" [cnn_top.cpp:24]   --->   Operation 261 'mul' 'p_1_1_1' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 262 [1/1] (8.75ns)   --->   "%gmem_addr_17_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_17)" [cnn_top.cpp:24]   --->   Operation 262 'read' 'gmem_addr_17_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 263 [1/7] (8.75ns)   --->   "%gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [cnn_top.cpp:24]   --->   Operation 263 'readreq' 'gmem_load_11_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 264 [2/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 264 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 265 [3/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 265 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 266 [4/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 266 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 267 [5/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 267 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 268 [6/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 268 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 269 [7/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 269 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 270 [1/1] (8.75ns)   --->   "%gmem_addr_5_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_5)" [cnn_top.cpp:24]   --->   Operation 270 'read' 'gmem_addr_5_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 271 [1/7] (8.75ns)   --->   "%gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_11, i32 1)" [cnn_top.cpp:24]   --->   Operation 271 'readreq' 'gmem_load_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 272 [2/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 272 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 273 [3/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 273 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 274 [4/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 274 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 275 [5/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 275 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 276 [6/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 276 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 277 [1/1] (3.36ns)   --->   "%p_1_1_2 = mul i16 %gmem_addr_5_read, %gmem_addr_17_read" [cnn_top.cpp:24]   --->   Operation 277 'mul' 'p_1_1_2' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 278 [1/1] (8.75ns)   --->   "%gmem_addr_11_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_11)" [cnn_top.cpp:24]   --->   Operation 278 'read' 'gmem_addr_11_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 279 [1/7] (8.75ns)   --->   "%gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_6, i32 1)" [cnn_top.cpp:24]   --->   Operation 279 'readreq' 'gmem_load_13_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 280 [2/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 280 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 281 [3/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 281 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 282 [4/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 282 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 283 [5/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 283 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 284 [1/1] (3.02ns)   --->   "%tmp9 = add i16 %p_1_1_1, %p_1_1_2" [cnn_top.cpp:24]   --->   Operation 284 'add' 'tmp9' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i16 %tmp9 to i15" [cnn_top.cpp:24]   --->   Operation 285 'trunc' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 286 [1/1] (8.75ns)   --->   "%gmem_addr_6_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_6)" [cnn_top.cpp:24]   --->   Operation 286 'read' 'gmem_addr_6_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 287 [1/7] (8.75ns)   --->   "%gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_15, i32 1)" [cnn_top.cpp:24]   --->   Operation 287 'readreq' 'gmem_load_14_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 288 [2/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 288 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 289 [3/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 289 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 290 [4/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 290 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 291 [1/1] (8.75ns)   --->   "%gmem_addr_15_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_15)" [cnn_top.cpp:24]   --->   Operation 291 'read' 'gmem_addr_15_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 292 [1/7] (8.75ns)   --->   "%gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_7, i32 1)" [cnn_top.cpp:24]   --->   Operation 292 'readreq' 'gmem_load_15_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 293 [2/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 293 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 294 [3/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 294 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 295 [1/1] (8.75ns)   --->   "%gmem_addr_7_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_7)" [cnn_top.cpp:24]   --->   Operation 295 'read' 'gmem_addr_7_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 296 [1/7] (8.75ns)   --->   "%gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_18, i32 1)" [cnn_top.cpp:24]   --->   Operation 296 'readreq' 'gmem_load_16_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 297 [2/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 297 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 298 [1/1] (6.38ns)   --->   "%p_1_2_1 = mul i16 %gmem_addr_7_read, %gmem_addr_15_read" [cnn_top.cpp:24]   --->   Operation 298 'mul' 'p_1_2_1' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 299 [1/1] (8.75ns)   --->   "%gmem_addr_18_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_18)" [cnn_top.cpp:24]   --->   Operation 299 'read' 'gmem_addr_18_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 300 [1/7] (8.75ns)   --->   "%gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_8, i32 1)" [cnn_top.cpp:24]   --->   Operation 300 'readreq' 'gmem_load_17_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 301 [1/1] (3.36ns)   --->   "%p_1_2 = mul i16 %gmem_addr_6_read, %gmem_addr_11_read" [cnn_top.cpp:24]   --->   Operation 301 'mul' 'p_1_2' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 302 [1/1] (8.75ns)   --->   "%gmem_addr_8_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_8)" [cnn_top.cpp:24]   --->   Operation 302 'read' 'gmem_addr_8_read' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 303 [1/1] (3.02ns)   --->   "%tmp8 = add i16 %p_1_2_1, %p_1_2" [cnn_top.cpp:24]   --->   Operation 303 'add' 'tmp8' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i16 %tmp8 to i15" [cnn_top.cpp:24]   --->   Operation 304 'trunc' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (2.07ns)   --->   "%tmp7 = add i16 %tmp8, %tmp9" [cnn_top.cpp:24]   --->   Operation 305 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.38>
ST_28 : Operation 306 [1/1] (6.38ns)   --->   "%p_1_2_2 = mul i16 %gmem_addr_8_read, %gmem_addr_18_read" [cnn_top.cpp:24]   --->   Operation 306 'mul' 'p_1_2_2' <Predicate = (!exitcond_flatten)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 6.38>
ST_29 : Operation 307 [1/1] (3.36ns)   --->   "%p_1_0_2 = mul i16 %gmem_addr_2_read, %gmem_addr_16_read" [cnn_top.cpp:24]   --->   Operation 307 'mul' 'p_1_0_2' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 308 [1/1] (3.02ns)   --->   "%tmp6 = add i16 %p_1_2_2, %p_1_0_2" [cnn_top.cpp:24]   --->   Operation 308 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 10.2>
ST_31 : Operation 309 [1/1] (3.36ns)   --->   "%p_1_1 = mul i16 %gmem_addr_3_read, %gmem_addr_10_read" [cnn_top.cpp:24]   --->   Operation 309 'mul' 'p_1_1' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 310 [1/1] (3.02ns)   --->   "%tmp11 = add i16 %p_1_1, %tmp6" [cnn_top.cpp:24]   --->   Operation 310 'add' 'tmp11' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i16 %tmp11 to i15" [cnn_top.cpp:24]   --->   Operation 311 'trunc' 'tmp_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %tmp5, %tmp11" [cnn_top.cpp:24]   --->   Operation 312 'add' 'tmp10' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 313 [1/1] (1.94ns)   --->   "%tmp_15 = add i15 %tmp_27, %tmp_28" [cnn_top.cpp:24]   --->   Operation 313 'add' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 314 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_V_2_2 = add i16 %tmp7, %tmp10" [cnn_top.cpp:24]   --->   Operation 314 'add' 'sum_V_2_2' <Predicate = (!exitcond_flatten)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %sum_V_2_2, i32 15)" [cnn_top.cpp:28]   --->   Operation 315 'bitselect' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14 = add i15 %tmp_25, %tmp_26" [cnn_top.cpp:24]   --->   Operation 316 'add' 'tmp_14' <Predicate = (!exitcond_flatten & !tmp_29)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 317 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%sum_V_2_2_cast = add i15 %tmp_15, %tmp_14" [cnn_top.cpp:28]   --->   Operation 317 'add' 'sum_V_2_2_cast' <Predicate = (!exitcond_flatten & !tmp_29)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 318 [1/1] (0.75ns)   --->   "%p_s = select i1 %tmp_29, i15 0, i15 %sum_V_2_2_cast" [cnn_top.cpp:28]   --->   Operation 318 'select' 'p_s' <Predicate = (!exitcond_flatten)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 319 [1/1] (8.75ns)   --->   "%gmem_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_12, i32 1)" [cnn_top.cpp:29]   --->   Operation 319 'writereq' 'gmem_addr_12_req' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 320 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %p_s to i16" [cnn_top.cpp:28]   --->   Operation 320 'zext' 'p_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_33 : Operation 321 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_12, i16 %p_cast, i2 -1)" [cnn_top.cpp:29]   --->   Operation 321 'write' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 322 [5/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 322 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 323 [4/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 323 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 324 [3/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 324 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 325 [2/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 325 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [cnn_top.cpp:18]   --->   Operation 326 'specregionbegin' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cnn_top.cpp:19]   --->   Operation 327 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 328 [1/5] (8.75ns)   --->   "%gmem_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_12)" [cnn_top.cpp:29]   --->   Operation 328 'writeresp' 'gmem_addr_12_resp' <Predicate = (!exitcond_flatten)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)" [cnn_top.cpp:30]   --->   Operation 329 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "br label %.preheader56" [cnn_top.cpp:18]   --->   Operation 330 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 39 <SV = 2> <Delay = 0.00>
ST_39 : Operation 331 [1/1] (0.00ns)   --->   "ret void" [cnn_top.cpp:32]   --->   Operation 331 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_V_read        (read             ) [ 0000000000000000000000000000000000000000]
output_V_read        (read             ) [ 0000000000000000000000000000000000000000]
input_V_read         (read             ) [ 0000000000000000000000000000000000000000]
kernel_V5            (partselect       ) [ 0000000000000000000000000000000000000000]
tmp                  (zext             ) [ 0000000000000000000000000000000000000000]
tmp_cast             (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 0011111111111111111111111111111111111110]
output_V3            (partselect       ) [ 0000000000000000000000000000000000000000]
tmp_5                (zext             ) [ 0011111111111111111111111111111111111110]
input_V1             (partselect       ) [ 0000000000000000000000000000000000000000]
tmp_6                (zext             ) [ 0011111111111111111111111111111111111110]
tmp_6_cast           (zext             ) [ 0011111111111111111111111111111111111110]
StgValue_52          (specbitsmap      ) [ 0000000000000000000000000000000000000000]
kernel_V6_sum        (add              ) [ 0000000000000000000000000000000000000000]
kernel_V6_sum_cast   (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 0011111111111111111111111111111111111110]
kernel_V6_sum8       (add              ) [ 0000000000000000000000000000000000000000]
kernel_V6_sum8_cast  (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_2          (getelementptr    ) [ 0011111111111111111111111111111111111110]
kernel_V6_sum9       (add              ) [ 0000000000000000000000000000000000000000]
kernel_V6_sum9_cast  (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_3          (getelementptr    ) [ 0011111111111111111111111111111111111110]
kernel_V6_sum1       (add              ) [ 0000000000000000000000000000000000000000]
kernel_V6_sum1_cast  (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_4          (getelementptr    ) [ 0011111111111111111111111111111111111110]
kernel_V6_sum2       (add              ) [ 0000000000000000000000000000000000000000]
kernel_V6_sum2_cast  (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_5          (getelementptr    ) [ 0011111111111111111111111111111111111110]
kernel_V6_sum3       (add              ) [ 0000000000000000000000000000000000000000]
kernel_V6_sum3_cast  (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_6          (getelementptr    ) [ 0011111111111111111111111111111111111110]
kernel_V6_sum4       (add              ) [ 0000000000000000000000000000000000000000]
kernel_V6_sum4_cast  (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_7          (getelementptr    ) [ 0011111111111111111111111111111111111110]
kernel_V6_sum5       (add              ) [ 0000000000000000000000000000000000000000]
kernel_V6_sum5_cast  (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_8          (getelementptr    ) [ 0011111111111111111111111111111111111110]
StgValue_77          (spectopmodule    ) [ 0000000000000000000000000000000000000000]
StgValue_78          (specinterface    ) [ 0000000000000000000000000000000000000000]
StgValue_79          (specinterface    ) [ 0000000000000000000000000000000000000000]
StgValue_80          (specinterface    ) [ 0000000000000000000000000000000000000000]
StgValue_81          (specinterface    ) [ 0000000000000000000000000000000000000000]
StgValue_82          (specinterface    ) [ 0000000000000000000000000000000000000000]
StgValue_83          (br               ) [ 0111111111111111111111111111111111111110]
indvar_flatten       (phi              ) [ 0010000000000000000000000000000000000000]
i                    (phi              ) [ 0010000000000000000000000000000000000000]
j                    (phi              ) [ 0010000000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 0011111111111111111111111111111111111110]
empty_4              (speclooptripcount) [ 0000000000000000000000000000000000000000]
indvar_flatten_next  (add              ) [ 0111111111111111111111111111111111111110]
StgValue_90          (br               ) [ 0000000000000000000000000000000000000000]
exitcond             (icmp             ) [ 0000000000000000000000000000000000000000]
j_mid2               (select           ) [ 0001111111111110000000000000000000000000]
i_s                  (add              ) [ 0000000000000000000000000000000000000000]
tmp_mid2_v           (select           ) [ 0111111111111111111111111111111111111110]
i_1_mid1             (add              ) [ 0000000000000000000000000000000000000000]
p_v                  (select           ) [ 0001111110000000000000000000000000000000]
tmp_6_2_mid2_v_v_cas (select           ) [ 0000000000000000000000000000000000000000]
tmp_6_2_mid2_v       (add              ) [ 0001111111111111100000000000000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_8                (zext             ) [ 0000000000000000000000000000000000000000]
input_V2_sum         (add              ) [ 0000000000000000000000000000000000000000]
gmem_addr_9          (getelementptr    ) [ 0001111111100000000000000000000000000000]
tmp_2                (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
p_shl                (zext             ) [ 0000000000000000000000000000000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
p_shl7               (zext             ) [ 0000000000000000000000000000000000000000]
tmp_4                (sub              ) [ 0000000000000000000000000000000000000000]
tmp_s                (zext             ) [ 0000000000000000000000000000000000000000]
tmp_12               (add              ) [ 0000000000000000000000000000000000000000]
output_V4_sum        (add              ) [ 0000000000000000000000000000000000000000]
gmem_addr_12         (getelementptr    ) [ 0011111111111111111111111111111111111110]
j_1                  (add              ) [ 0111111111111111111111111111111111111110]
tmp_13               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_16               (zext             ) [ 0000000000000000000000000000000000000000]
input_V2_sum3        (add              ) [ 0000000000000000000000000000000000000000]
gmem_addr_13         (getelementptr    ) [ 0000011111111000000000000000000000000000]
tmp_9_0_2            (add              ) [ 0000000111111111100000000000000000000000]
tmp_20               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_21               (zext             ) [ 0000000000000000000000000000000000000000]
input_V2_sum6        (add              ) [ 0000000000000000000000000000000000000000]
gmem_addr_16         (getelementptr    ) [ 0000000111111110000000000000000000000000]
tmp_9                (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_10               (zext             ) [ 0000000000000000000000000000000000000000]
input_V2_sum1        (add              ) [ 0000000000000000000000000000000000000000]
gmem_addr_10         (getelementptr    ) [ 0000000001111111100000000000000000000000]
tmp_17               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_18               (zext             ) [ 0000000000000000000000000000000000000000]
input_V2_sum4        (add              ) [ 0000000000000000000000000000000000000000]
gmem_addr_14         (getelementptr    ) [ 0000000001111111111000000000000000000000]
tmp_22               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_23               (zext             ) [ 0000000000000000000000000000000000000000]
input_V2_sum7        (add              ) [ 0000000000000000000000000000000000000000]
gmem_addr_17         (getelementptr    ) [ 0010000001111111111110000000000000000000]
gmem_load_req        (readreq          ) [ 0000000000000000000000000000000000000000]
gmem_addr_9_read     (read             ) [ 0000000000011000000000000000000000000000]
gmem_load_1_req      (readreq          ) [ 0000000000000000000000000000000000000000]
gmem_addr_read       (read             ) [ 0000000000001000000000000000000000000000]
gmem_load_2_req      (readreq          ) [ 0000000000000000000000000000000000000000]
p_1                  (mul              ) [ 0000000000000110000000000000000000000000]
gmem_addr_13_read    (read             ) [ 0000000000000110000000000000000000000000]
gmem_load_3_req      (readreq          ) [ 0000000000000000000000000000000000000000]
gmem_addr_1_read     (read             ) [ 0000000000000010000000000000000000000000]
gmem_load_4_req      (readreq          ) [ 0000000000000000000000000000000000000000]
tmp_11               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_19_cast          (zext             ) [ 0000000000000000000000000000000000000000]
input_V2_sum2        (add              ) [ 0000000000000000000000000000000000000000]
input_V2_sum2_cast   (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_11         (getelementptr    ) [ 0011100000000001111111100000000000000000]
p_1_0_1              (mul              ) [ 0000000000000000000000000000000000000000]
gmem_addr_16_read    (read             ) [ 0011111111110001111111111111110000000000]
gmem_load_5_req      (readreq          ) [ 0000000000000000000000000000000000000000]
tmp5                 (add              ) [ 0011111111111101111111111111111100000000]
tmp_28               (trunc            ) [ 0011111111111101111111111111111100000000]
gmem_addr_2_read     (read             ) [ 0011111111110000111111111111110000000000]
gmem_load_6_req      (readreq          ) [ 0000000000000000000000000000000000000000]
tmp_19               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_24_cast          (zext             ) [ 0000000000000000000000000000000000000000]
input_V2_sum5        (add              ) [ 0000000000000000000000000000000000000000]
input_V2_sum5_cast   (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_15         (getelementptr    ) [ 0011111000000000011111111000000000000000]
tmp_24               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_28_cast          (zext             ) [ 0000000000000000000000000000000000000000]
input_V2_sum8        (add              ) [ 0000000000000000000000000000000000000000]
input_V2_sum8_cast   (zext             ) [ 0000000000000000000000000000000000000000]
gmem_addr_18         (getelementptr    ) [ 0011111110000000011111111110000000000000]
gmem_addr_10_read    (read             ) [ 0011111111111100011111111111111100000000]
gmem_load_7_req      (readreq          ) [ 0000000000000000000000000000000000000000]
gmem_addr_3_read     (read             ) [ 0011111111111100001111111111111100000000]
gmem_load_8_req      (readreq          ) [ 0000000000000000000000000000000000000000]
gmem_addr_14_read    (read             ) [ 0010000000000000000110000000000000000000]
gmem_load_9_req      (readreq          ) [ 0000000000000000000000000000000000000000]
gmem_addr_4_read     (read             ) [ 0010000000000000000010000000000000000000]
gmem_load_10_req     (readreq          ) [ 0000000000000000000000000000000000000000]
p_1_1_1              (mul              ) [ 0001100000000000000001100000000000000000]
gmem_addr_17_read    (read             ) [ 0001100000000000000001100000000000000000]
gmem_load_11_req     (readreq          ) [ 0000000000000000000000000000000000000000]
gmem_addr_5_read     (read             ) [ 0000100000000000000000100000000000000000]
gmem_load_12_req     (readreq          ) [ 0000000000000000000000000000000000000000]
p_1_1_2              (mul              ) [ 0000000000000000000000000000000000000000]
gmem_addr_11_read    (read             ) [ 0000011111000000000000011111000000000000]
gmem_load_13_req     (readreq          ) [ 0000000000000000000000000000000000000000]
tmp9                 (add              ) [ 0000011111000000000000011111000000000000]
tmp_25               (trunc            ) [ 0000011111111110000000011111111110000000]
gmem_addr_6_read     (read             ) [ 0000001111000000000000001111000000000000]
gmem_load_14_req     (readreq          ) [ 0000000000000000000000000000000000000000]
gmem_addr_15_read    (read             ) [ 0000000110000000000000000110000000000000]
gmem_load_15_req     (readreq          ) [ 0000000000000000000000000000000000000000]
gmem_addr_7_read     (read             ) [ 0000000010000000000000000010000000000000]
gmem_load_16_req     (readreq          ) [ 0000000000000000000000000000000000000000]
p_1_2_1              (mul              ) [ 0000000001000000000000000001000000000000]
gmem_addr_18_read    (read             ) [ 0000000001100000000000000001100000000000]
gmem_load_17_req     (readreq          ) [ 0000000000000000000000000000000000000000]
p_1_2                (mul              ) [ 0000000000000000000000000000000000000000]
gmem_addr_8_read     (read             ) [ 0000000000100000000000000000100000000000]
tmp8                 (add              ) [ 0000000000000000000000000000000000000000]
tmp_26               (trunc            ) [ 0000000000111110000000000000111110000000]
tmp7                 (add              ) [ 0000000000111100000000000000111100000000]
p_1_2_2              (mul              ) [ 0000000000010000000000000000010000000000]
p_1_0_2              (mul              ) [ 0000000000000000000000000000000000000000]
tmp6                 (add              ) [ 0000000000001100000000000000001100000000]
p_1_1                (mul              ) [ 0000000000000000000000000000000000000000]
tmp11                (add              ) [ 0000000000000000000000000000000000000000]
tmp_27               (trunc            ) [ 0000000000000000000000000000000000000000]
tmp10                (add              ) [ 0000000000000000000000000000000000000000]
tmp_15               (add              ) [ 0000000000000010000000000000000010000000]
sum_V_2_2            (add              ) [ 0000000000000000000000000000000000000000]
tmp_29               (bitselect        ) [ 0000000000000010000000000000000010000000]
tmp_14               (add              ) [ 0000000000000000000000000000000000000000]
sum_V_2_2_cast       (add              ) [ 0000000000000000000000000000000000000000]
p_s                  (select           ) [ 0000000000000001000000000000000001000000]
gmem_addr_12_req     (writereq         ) [ 0000000000000000000000000000000000000000]
p_cast               (zext             ) [ 0000000000000000000000000000000000000000]
StgValue_321         (write            ) [ 0000000000000000000000000000000000000000]
tmp_1                (specregionbegin  ) [ 0000000000000000000000000000000000000000]
StgValue_327         (specpipeline     ) [ 0000000000000000000000000000000000000000]
gmem_addr_12_resp    (writeresp        ) [ 0000000000000000000000000000000000000000]
empty                (specregionend    ) [ 0000000000000000000000000000000000000000]
StgValue_330         (br               ) [ 0111111111111111111111111111111111111110]
StgValue_331         (ret              ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_top_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="kernel_V_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_V_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="output_V_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_readreq_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="3"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_readreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="1"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_readreq_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="5"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="1"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_readreq_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="7"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_readreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="1"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="gmem_addr_9_read_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="8"/>
<pin id="190" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_9_read/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="9"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_7_req/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="gmem_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="10"/>
<pin id="202" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_readreq_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="3"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_8_req/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="gmem_addr_13_read_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="8"/>
<pin id="214" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_13_read/12 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="11"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_9_req/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="gmem_addr_1_read_read_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="12"/>
<pin id="226" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/13 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_readreq_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="5"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_10_req/13 "/>
</bind>
</comp>

<comp id="235" class="1004" name="gmem_addr_16_read_read_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="8"/>
<pin id="238" dir="1" index="2" bw="16" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_16_read/14 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_readreq_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="13"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_11_req/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="gmem_addr_2_read_read_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="14"/>
<pin id="250" dir="1" index="2" bw="16" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_readreq_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_12_req/15 "/>
</bind>
</comp>

<comp id="259" class="1004" name="gmem_addr_10_read_read_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="8"/>
<pin id="262" dir="1" index="2" bw="16" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_10_read/16 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_readreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="15"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_13_req/16 "/>
</bind>
</comp>

<comp id="271" class="1004" name="gmem_addr_3_read_read_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="16"/>
<pin id="274" dir="1" index="2" bw="16" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/17 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_readreq_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="1"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_14_req/17 "/>
</bind>
</comp>

<comp id="283" class="1004" name="gmem_addr_14_read_read_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="10"/>
<pin id="286" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_14_read/18 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_readreq_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="17"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_15_req/18 "/>
</bind>
</comp>

<comp id="295" class="1004" name="gmem_addr_4_read_read_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="18"/>
<pin id="298" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/19 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_readreq_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="3"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_16_req/19 "/>
</bind>
</comp>

<comp id="307" class="1004" name="gmem_addr_17_read_read_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="12"/>
<pin id="310" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_17_read/20 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_readreq_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="19"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_17_req/20 "/>
</bind>
</comp>

<comp id="319" class="1004" name="gmem_addr_5_read_read_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="20"/>
<pin id="322" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/21 "/>
</bind>
</comp>

<comp id="324" class="1004" name="gmem_addr_11_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="8"/>
<pin id="327" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_11_read/22 "/>
</bind>
</comp>

<comp id="329" class="1004" name="gmem_addr_6_read_read_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="22"/>
<pin id="332" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/23 "/>
</bind>
</comp>

<comp id="334" class="1004" name="gmem_addr_15_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="8"/>
<pin id="337" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_15_read/24 "/>
</bind>
</comp>

<comp id="339" class="1004" name="gmem_addr_7_read_read_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="24"/>
<pin id="342" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_7_read/25 "/>
</bind>
</comp>

<comp id="344" class="1004" name="gmem_addr_18_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="10"/>
<pin id="347" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_18_read/26 "/>
</bind>
</comp>

<comp id="349" class="1004" name="gmem_addr_8_read_read_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="26"/>
<pin id="352" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_8_read/27 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_writeresp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="29"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_12_req/32 gmem_addr_12_resp/34 "/>
</bind>
</comp>

<comp id="361" class="1004" name="StgValue_321_write_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="0" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="30"/>
<pin id="364" dir="0" index="2" bw="15" slack="0"/>
<pin id="365" dir="0" index="3" bw="1" slack="0"/>
<pin id="366" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_321/33 "/>
</bind>
</comp>

<comp id="370" class="1005" name="indvar_flatten_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="1"/>
<pin id="372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="indvar_flatten_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="10" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="1"/>
<pin id="383" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="i_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="5" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="j_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="j_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="5" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="kernel_V5_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="kernel_V5/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="31" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="31" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="gmem_addr_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="output_V3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="31" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_V3/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="input_V1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="31" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="0" index="3" bw="6" slack="0"/>
<pin id="446" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_V1/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_6_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="31" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_6_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="kernel_V6_sum_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="31" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_V6_sum/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="kernel_V6_sum_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_V6_sum_cast/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="gmem_addr_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="kernel_V6_sum8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="0"/>
<pin id="477" dir="0" index="1" bw="3" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_V6_sum8/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="kernel_V6_sum8_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_V6_sum8_cast/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="gmem_addr_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="kernel_V6_sum9_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="31" slack="0"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_V6_sum9/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="kernel_V6_sum9_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_V6_sum9_cast/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="gmem_addr_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="kernel_V6_sum1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="31" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_V6_sum1/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="kernel_V6_sum1_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_V6_sum1_cast/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="gmem_addr_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="kernel_V6_sum2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="31" slack="0"/>
<pin id="525" dir="0" index="1" bw="4" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_V6_sum2/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="kernel_V6_sum2_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_V6_sum2_cast/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="gmem_addr_5_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="kernel_V6_sum3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="31" slack="0"/>
<pin id="541" dir="0" index="1" bw="4" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_V6_sum3/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="kernel_V6_sum3_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_V6_sum3_cast/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="gmem_addr_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="kernel_V6_sum4_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="31" slack="0"/>
<pin id="557" dir="0" index="1" bw="4" slack="0"/>
<pin id="558" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_V6_sum4/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="kernel_V6_sum4_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_V6_sum4_cast/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="gmem_addr_7_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="kernel_V6_sum5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="31" slack="0"/>
<pin id="573" dir="0" index="1" bw="5" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_V6_sum5/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="kernel_V6_sum5_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_V6_sum5_cast/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="gmem_addr_8_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="exitcond_flatten_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="0"/>
<pin id="589" dir="0" index="1" bw="10" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="indvar_flatten_next_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="exitcond_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="5" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="j_mid2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="0" index="2" bw="5" slack="0"/>
<pin id="609" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="i_s_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="5" slack="0"/>
<pin id="616" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_mid2_v_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="5" slack="0"/>
<pin id="622" dir="0" index="2" bw="5" slack="0"/>
<pin id="623" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="i_1_mid1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="0"/>
<pin id="629" dir="0" index="1" bw="5" slack="0"/>
<pin id="630" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_mid1/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_v_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="5" slack="0"/>
<pin id="636" dir="0" index="2" bw="5" slack="0"/>
<pin id="637" dir="1" index="3" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_6_2_mid2_v_v_cas_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="5" slack="0"/>
<pin id="644" dir="0" index="2" bw="5" slack="0"/>
<pin id="645" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_2_mid2_v_v_cas/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_6_2_mid2_v_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="0" index="1" bw="3" slack="0"/>
<pin id="652" dir="1" index="2" bw="5" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_2_mid2_v/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_7_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="0" index="1" bw="5" slack="0"/>
<pin id="658" dir="0" index="2" bw="5" slack="0"/>
<pin id="659" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_8_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="input_V2_sum_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="31" slack="1"/>
<pin id="669" dir="0" index="1" bw="10" slack="0"/>
<pin id="670" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="gmem_addr_9_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_9/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="0"/>
<pin id="680" dir="0" index="1" bw="5" slack="1"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_shl_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_3_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="0"/>
<pin id="691" dir="0" index="1" bw="5" slack="1"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="p_shl7_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_4_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="0"/>
<pin id="702" dir="0" index="1" bw="6" slack="0"/>
<pin id="703" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_s_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="1"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_12_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="0"/>
<pin id="711" dir="0" index="1" bw="5" slack="0"/>
<pin id="712" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="output_V4_sum_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="31" slack="2"/>
<pin id="717" dir="0" index="1" bw="13" slack="0"/>
<pin id="718" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V4_sum/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="gmem_addr_12_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="29"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_12/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="j_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="5" slack="2"/>
<pin id="729" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_13_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="10" slack="0"/>
<pin id="733" dir="0" index="1" bw="5" slack="2"/>
<pin id="734" dir="0" index="2" bw="5" slack="0"/>
<pin id="735" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_16_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="10" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="input_V2_sum3_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="31" slack="3"/>
<pin id="744" dir="0" index="1" bw="10" slack="0"/>
<pin id="745" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum3/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="gmem_addr_13_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_13/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_9_0_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="0" index="1" bw="5" slack="4"/>
<pin id="756" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_0_2/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_20_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="0" index="1" bw="5" slack="4"/>
<pin id="761" dir="0" index="2" bw="5" slack="0"/>
<pin id="762" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_21_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="input_V2_sum6_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="31" slack="5"/>
<pin id="771" dir="0" index="1" bw="10" slack="0"/>
<pin id="772" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum6/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="gmem_addr_16_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="0" index="1" bw="32" slack="0"/>
<pin id="777" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_16/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_9_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="10" slack="0"/>
<pin id="782" dir="0" index="1" bw="5" slack="6"/>
<pin id="783" dir="0" index="2" bw="5" slack="6"/>
<pin id="784" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_10_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="10" slack="0"/>
<pin id="788" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="790" class="1004" name="input_V2_sum1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="31" slack="7"/>
<pin id="792" dir="0" index="1" bw="10" slack="0"/>
<pin id="793" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum1/8 "/>
</bind>
</comp>

<comp id="795" class="1004" name="gmem_addr_10_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_10/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_17_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="0" index="1" bw="5" slack="6"/>
<pin id="804" dir="0" index="2" bw="5" slack="4"/>
<pin id="805" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_18_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="10" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="input_V2_sum4_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="31" slack="7"/>
<pin id="813" dir="0" index="1" bw="10" slack="0"/>
<pin id="814" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum4/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="gmem_addr_14_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_14/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_22_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="0" index="1" bw="5" slack="6"/>
<pin id="825" dir="0" index="2" bw="5" slack="2"/>
<pin id="826" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_23_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="10" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="input_V2_sum7_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="31" slack="7"/>
<pin id="834" dir="0" index="1" bw="10" slack="0"/>
<pin id="835" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum7/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="gmem_addr_17_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_17/8 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_11_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="0"/>
<pin id="845" dir="0" index="1" bw="5" slack="12"/>
<pin id="846" dir="0" index="2" bw="5" slack="12"/>
<pin id="847" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_19_cast_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="0"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="input_V2_sum2_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="31" slack="13"/>
<pin id="855" dir="0" index="1" bw="10" slack="0"/>
<pin id="856" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum2/14 "/>
</bind>
</comp>

<comp id="858" class="1004" name="input_V2_sum2_cast_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="0"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum2_cast/14 "/>
</bind>
</comp>

<comp id="862" class="1004" name="gmem_addr_11_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_11/14 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_28_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="0"/>
<pin id="870" dir="1" index="1" bw="15" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/14 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_19_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="0"/>
<pin id="873" dir="0" index="1" bw="5" slack="14"/>
<pin id="874" dir="0" index="2" bw="5" slack="12"/>
<pin id="875" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/16 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_24_cast_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="10" slack="0"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/16 "/>
</bind>
</comp>

<comp id="881" class="1004" name="input_V2_sum5_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="31" slack="15"/>
<pin id="883" dir="0" index="1" bw="10" slack="0"/>
<pin id="884" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum5/16 "/>
</bind>
</comp>

<comp id="886" class="1004" name="input_V2_sum5_cast_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum5_cast/16 "/>
</bind>
</comp>

<comp id="890" class="1004" name="gmem_addr_15_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="0" index="1" bw="32" slack="0"/>
<pin id="893" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_15/16 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_24_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="0"/>
<pin id="898" dir="0" index="1" bw="5" slack="14"/>
<pin id="899" dir="0" index="2" bw="5" slack="10"/>
<pin id="900" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/16 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_28_cast_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="0"/>
<pin id="904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/16 "/>
</bind>
</comp>

<comp id="906" class="1004" name="input_V2_sum8_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="31" slack="15"/>
<pin id="908" dir="0" index="1" bw="10" slack="0"/>
<pin id="909" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V2_sum8/16 "/>
</bind>
</comp>

<comp id="911" class="1004" name="input_V2_sum8_cast_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_V2_sum8_cast/16 "/>
</bind>
</comp>

<comp id="915" class="1004" name="gmem_addr_18_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_18/16 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_25_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="1" index="1" bw="15" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/22 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_26_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="0"/>
<pin id="926" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/27 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp7_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="0"/>
<pin id="929" dir="0" index="1" bw="16" slack="5"/>
<pin id="930" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/27 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_27_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="0"/>
<pin id="933" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/31 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp10_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="17"/>
<pin id="936" dir="0" index="1" bw="16" slack="0"/>
<pin id="937" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/31 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_15_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="15" slack="0"/>
<pin id="940" dir="0" index="1" bw="15" slack="17"/>
<pin id="941" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/31 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sum_V_2_2_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="4"/>
<pin id="945" dir="0" index="1" bw="16" slack="0"/>
<pin id="946" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_2_2/31 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_29_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="16" slack="0"/>
<pin id="951" dir="0" index="2" bw="5" slack="0"/>
<pin id="952" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/31 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_14_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="15" slack="10"/>
<pin id="958" dir="0" index="1" bw="15" slack="5"/>
<pin id="959" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/32 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sum_V_2_2_cast_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="15" slack="1"/>
<pin id="962" dir="0" index="1" bw="15" slack="0"/>
<pin id="963" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_2_2_cast/32 "/>
</bind>
</comp>

<comp id="965" class="1004" name="p_s_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="0" index="1" bw="15" slack="0"/>
<pin id="968" dir="0" index="2" bw="15" slack="0"/>
<pin id="969" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/32 "/>
</bind>
</comp>

<comp id="972" class="1004" name="p_cast_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="15" slack="1"/>
<pin id="974" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/33 "/>
</bind>
</comp>

<comp id="976" class="1007" name="p_1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="1"/>
<pin id="978" dir="0" index="1" bw="16" slack="2"/>
<pin id="979" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1/12 "/>
</bind>
</comp>

<comp id="980" class="1007" name="grp_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="1"/>
<pin id="982" dir="0" index="1" bw="16" slack="2"/>
<pin id="983" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="984" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_1_0_1/14 tmp5/14 "/>
</bind>
</comp>

<comp id="986" class="1007" name="p_1_1_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="1"/>
<pin id="988" dir="0" index="1" bw="16" slack="2"/>
<pin id="989" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_1_1/20 "/>
</bind>
</comp>

<comp id="990" class="1007" name="grp_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="1"/>
<pin id="992" dir="0" index="1" bw="16" slack="2"/>
<pin id="993" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="994" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_1_1_2/22 tmp9/22 "/>
</bind>
</comp>

<comp id="996" class="1007" name="p_1_2_1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="1"/>
<pin id="998" dir="0" index="1" bw="16" slack="2"/>
<pin id="999" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_2_1/26 "/>
</bind>
</comp>

<comp id="1000" class="1007" name="grp_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="1"/>
<pin id="1002" dir="0" index="1" bw="16" slack="5"/>
<pin id="1003" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1004" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_1_2/27 tmp8/27 "/>
</bind>
</comp>

<comp id="1007" class="1007" name="p_1_2_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="0" index="1" bw="16" slack="2"/>
<pin id="1010" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_1_2_2/28 "/>
</bind>
</comp>

<comp id="1011" class="1007" name="grp_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="1"/>
<pin id="1013" dir="0" index="1" bw="16" slack="15"/>
<pin id="1014" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1015" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_1_0_2/29 tmp6/29 "/>
</bind>
</comp>

<comp id="1016" class="1007" name="grp_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="14"/>
<pin id="1018" dir="0" index="1" bw="16" slack="2"/>
<pin id="1019" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1020" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_1_1/31 tmp11/31 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="gmem_addr_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="3"/>
<pin id="1025" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_5_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="64" slack="2"/>
<pin id="1031" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_6_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="64" slack="1"/>
<pin id="1036" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_6_cast_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="13"/>
<pin id="1046" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="1051" class="1005" name="gmem_addr_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="5"/>
<pin id="1053" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="gmem_addr_2_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="16" slack="7"/>
<pin id="1059" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="gmem_addr_3_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="9"/>
<pin id="1065" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="gmem_addr_4_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="11"/>
<pin id="1071" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="gmem_addr_5_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="16" slack="13"/>
<pin id="1077" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="gmem_addr_6_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="15"/>
<pin id="1083" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="gmem_addr_7_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="17"/>
<pin id="1089" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="gmem_addr_8_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="16" slack="19"/>
<pin id="1095" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="exitcond_flatten_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="1"/>
<pin id="1101" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1103" class="1005" name="indvar_flatten_next_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="10" slack="0"/>
<pin id="1105" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1108" class="1005" name="j_mid2_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="5" slack="1"/>
<pin id="1110" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tmp_mid2_v_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="0"/>
<pin id="1119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="1126" class="1005" name="p_v_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="6"/>
<pin id="1128" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="p_v "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_6_2_mid2_v_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="5" slack="12"/>
<pin id="1135" dir="1" index="1" bw="5" slack="12"/>
</pin_list>
<bind>
<opset="tmp_6_2_mid2_v "/>
</bind>
</comp>

<comp id="1140" class="1005" name="gmem_addr_9_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="1"/>
<pin id="1142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_9 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="gmem_addr_12_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="29"/>
<pin id="1148" dir="1" index="1" bw="16" slack="29"/>
</pin_list>
<bind>
<opset="gmem_addr_12 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="j_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="5" slack="1"/>
<pin id="1154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="gmem_addr_13_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="1"/>
<pin id="1161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_13 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="tmp_9_0_2_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="5" slack="2"/>
<pin id="1167" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_0_2 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="gmem_addr_16_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="1"/>
<pin id="1173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_16 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="gmem_addr_10_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="1"/>
<pin id="1179" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_10 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="gmem_addr_14_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="16" slack="3"/>
<pin id="1185" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_14 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="gmem_addr_17_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="5"/>
<pin id="1191" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_17 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="gmem_addr_9_read_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="16" slack="2"/>
<pin id="1197" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_9_read "/>
</bind>
</comp>

<comp id="1200" class="1005" name="gmem_addr_read_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="16" slack="1"/>
<pin id="1202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1205" class="1005" name="p_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="16" slack="2"/>
<pin id="1207" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="gmem_addr_13_read_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="2"/>
<pin id="1212" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_13_read "/>
</bind>
</comp>

<comp id="1215" class="1005" name="gmem_addr_1_read_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="1"/>
<pin id="1217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1220" class="1005" name="gmem_addr_11_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="16" slack="1"/>
<pin id="1222" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_11 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="gmem_addr_16_read_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="15"/>
<pin id="1228" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="gmem_addr_16_read "/>
</bind>
</comp>

<comp id="1231" class="1005" name="tmp5_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="16" slack="17"/>
<pin id="1233" dir="1" index="1" bw="16" slack="17"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="tmp_28_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="15" slack="17"/>
<pin id="1238" dir="1" index="1" bw="15" slack="17"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="gmem_addr_2_read_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="16" slack="14"/>
<pin id="1243" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1246" class="1005" name="gmem_addr_15_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="16" slack="1"/>
<pin id="1248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_15 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="gmem_addr_18_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="3"/>
<pin id="1254" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_18 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="gmem_addr_10_read_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="16" slack="15"/>
<pin id="1260" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="gmem_addr_10_read "/>
</bind>
</comp>

<comp id="1263" class="1005" name="gmem_addr_3_read_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="16" slack="14"/>
<pin id="1265" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="1268" class="1005" name="gmem_addr_14_read_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="16" slack="2"/>
<pin id="1270" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_14_read "/>
</bind>
</comp>

<comp id="1273" class="1005" name="gmem_addr_4_read_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="16" slack="1"/>
<pin id="1275" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="1278" class="1005" name="p_1_1_1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="16" slack="2"/>
<pin id="1280" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_1_1_1 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="gmem_addr_17_read_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="16" slack="2"/>
<pin id="1285" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_17_read "/>
</bind>
</comp>

<comp id="1288" class="1005" name="gmem_addr_5_read_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="16" slack="1"/>
<pin id="1290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="1293" class="1005" name="gmem_addr_11_read_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="16" slack="5"/>
<pin id="1295" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_11_read "/>
</bind>
</comp>

<comp id="1298" class="1005" name="tmp9_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="16" slack="5"/>
<pin id="1300" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="tmp_25_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="15" slack="10"/>
<pin id="1305" dir="1" index="1" bw="15" slack="10"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="gmem_addr_6_read_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="16" slack="4"/>
<pin id="1310" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

<comp id="1313" class="1005" name="gmem_addr_15_read_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="16" slack="2"/>
<pin id="1315" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_15_read "/>
</bind>
</comp>

<comp id="1318" class="1005" name="gmem_addr_7_read_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="16" slack="1"/>
<pin id="1320" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7_read "/>
</bind>
</comp>

<comp id="1323" class="1005" name="p_1_2_1_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="1"/>
<pin id="1325" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_1_2_1 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="gmem_addr_18_read_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="16" slack="2"/>
<pin id="1330" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_18_read "/>
</bind>
</comp>

<comp id="1333" class="1005" name="gmem_addr_8_read_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="16" slack="1"/>
<pin id="1335" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8_read "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_26_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="15" slack="5"/>
<pin id="1340" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp7_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="16" slack="4"/>
<pin id="1345" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="p_1_2_2_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="16" slack="1"/>
<pin id="1350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_1_2_2 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp6_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="16" slack="2"/>
<pin id="1355" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_15_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="15" slack="1"/>
<pin id="1360" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_29_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="p_s_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="15" slack="1"/>
<pin id="1370" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="92" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="92" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="92" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="92" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="92" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="92" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="92" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="94" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="92" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="94" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="92" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="94" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="92" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="94" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="92" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="94" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="92" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="94" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="92" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="92" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="94" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="92" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="12" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="94" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="92" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="94" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="92" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="94" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="92" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="94" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="94" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="94" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="94" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="94" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="94" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="94" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="102" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="12" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="104" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="106" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="369"><net_src comp="108" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="373"><net_src comp="66" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="120" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="12" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="14" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="403" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="403" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="0" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="413" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="10" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="126" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="12" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="14" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="427" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="10" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="132" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="12" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="14" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="454"><net_src comp="441" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="441" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="417" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="12" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="0" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="417" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="18" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="0" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="417" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="20" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="0" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="417" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="22" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="0" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="417" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="24" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="0" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="417" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="0" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="545" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="417" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="28" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="0" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="417" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="30" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="0" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="374" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="70" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="374" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="76" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="396" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="78" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="68" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="396" pin="4"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="80" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="385" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="599" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="385" pin="4"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="82" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="385" pin="4"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="599" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="613" pin="2"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="599" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="84" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="82" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="385" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="641" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="86" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="619" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="605" pin="3"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="676"><net_src comp="0" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="86" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="68" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="688"><net_src comp="678" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="88" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="90" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="699"><net_src comp="689" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="685" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="713"><net_src comp="700" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="0" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="80" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="736"><net_src comp="86" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="731" pin=2"/></net>

<net id="741"><net_src comp="731" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="0" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="82" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="86" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="753" pin="2"/><net_sink comp="758" pin=2"/></net>

<net id="768"><net_src comp="758" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="0" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="769" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="86" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="780" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="0" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="806"><net_src comp="86" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="801" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="807" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="0" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="811" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="86" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="831"><net_src comp="822" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="0" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="86" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="843" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="853" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="0" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="858" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="876"><net_src comp="86" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="871" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="881" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="0" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="886" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="86" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="896" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="906" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="0" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="911" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="942"><net_src comp="931" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="934" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="96" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="943" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="98" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="964"><net_src comp="956" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="100" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="971"><net_src comp="960" pin="2"/><net_sink comp="965" pin=2"/></net>

<net id="975"><net_src comp="972" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="985"><net_src comp="980" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="995"><net_src comp="990" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="1005"><net_src comp="1000" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="1006"><net_src comp="1000" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="1021"><net_src comp="1016" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="1022"><net_src comp="1016" pin="3"/><net_sink comp="934" pin=1"/></net>

<net id="1026"><net_src comp="421" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="1032"><net_src comp="437" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1037"><net_src comp="451" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1041"><net_src comp="1034" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1042"><net_src comp="1034" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1043"><net_src comp="1034" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1047"><net_src comp="455" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1050"><net_src comp="1044" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1054"><net_src comp="469" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1060"><net_src comp="485" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1066"><net_src comp="501" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1072"><net_src comp="517" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1078"><net_src comp="533" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="1084"><net_src comp="549" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1090"><net_src comp="565" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1096"><net_src comp="581" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1102"><net_src comp="587" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1106"><net_src comp="593" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1111"><net_src comp="605" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1114"><net_src comp="1108" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1115"><net_src comp="1108" pin="1"/><net_sink comp="780" pin=2"/></net>

<net id="1116"><net_src comp="1108" pin="1"/><net_sink comp="843" pin=2"/></net>

<net id="1120"><net_src comp="619" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1124"><net_src comp="1117" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="1125"><net_src comp="1117" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1129"><net_src comp="633" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1136"><net_src comp="649" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1139"><net_src comp="1133" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1143"><net_src comp="672" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="1149"><net_src comp="720" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="1155"><net_src comp="726" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="1158"><net_src comp="1152" pin="1"/><net_sink comp="871" pin=2"/></net>

<net id="1162"><net_src comp="747" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1168"><net_src comp="753" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="1174"><net_src comp="774" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1180"><net_src comp="795" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1186"><net_src comp="816" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1192"><net_src comp="837" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1198"><net_src comp="187" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1203"><net_src comp="199" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1208"><net_src comp="976" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1213"><net_src comp="211" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1218"><net_src comp="223" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1223"><net_src comp="862" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1229"><net_src comp="235" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1234"><net_src comp="980" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1239"><net_src comp="868" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1244"><net_src comp="247" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1249"><net_src comp="890" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1255"><net_src comp="915" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1261"><net_src comp="259" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1266"><net_src comp="271" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1271"><net_src comp="283" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1276"><net_src comp="295" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1281"><net_src comp="986" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1286"><net_src comp="307" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1291"><net_src comp="319" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1296"><net_src comp="324" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1301"><net_src comp="990" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1306"><net_src comp="921" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1311"><net_src comp="329" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1316"><net_src comp="334" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1321"><net_src comp="339" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1326"><net_src comp="996" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1331"><net_src comp="344" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1336"><net_src comp="349" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1341"><net_src comp="924" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1346"><net_src comp="927" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1351"><net_src comp="1007" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1356"><net_src comp="1011" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1361"><net_src comp="938" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1366"><net_src comp="948" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1371"><net_src comp="965" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="972" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {32 33 34 35 36 37 38 }
 - Input state : 
	Port: cnn_top : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
	Port: cnn_top : input_V | {1 }
	Port: cnn_top : output_V | {1 }
	Port: cnn_top : kernel_V | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast : 1
		gmem_addr : 2
		tmp_5 : 1
		tmp_6 : 1
		tmp_6_cast : 1
		kernel_V6_sum : 2
		kernel_V6_sum_cast : 3
		gmem_addr_1 : 4
		kernel_V6_sum8 : 2
		kernel_V6_sum8_cast : 3
		gmem_addr_2 : 4
		kernel_V6_sum9 : 2
		kernel_V6_sum9_cast : 3
		gmem_addr_3 : 4
		kernel_V6_sum1 : 2
		kernel_V6_sum1_cast : 3
		gmem_addr_4 : 4
		kernel_V6_sum2 : 2
		kernel_V6_sum2_cast : 3
		gmem_addr_5 : 4
		kernel_V6_sum3 : 2
		kernel_V6_sum3_cast : 3
		gmem_addr_6 : 4
		kernel_V6_sum4 : 2
		kernel_V6_sum4_cast : 3
		gmem_addr_7 : 4
		kernel_V6_sum5 : 2
		kernel_V6_sum5_cast : 3
		gmem_addr_8 : 4
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_90 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		tmp_mid2_v : 2
		i_1_mid1 : 1
		p_v : 2
		tmp_6_2_mid2_v_v_cas : 2
		tmp_6_2_mid2_v : 3
		tmp_7 : 3
		tmp_8 : 4
		input_V2_sum : 5
		gmem_addr_9 : 6
	State 3
		p_shl : 1
		p_shl7 : 1
		tmp_4 : 2
		tmp_12 : 3
		output_V4_sum : 4
		gmem_addr_12 : 5
	State 4
		tmp_13 : 1
		tmp_16 : 2
		input_V2_sum3 : 3
		gmem_addr_13 : 4
	State 5
	State 6
		tmp_20 : 1
		tmp_21 : 2
		input_V2_sum6 : 3
		gmem_addr_16 : 4
	State 7
	State 8
		tmp_10 : 1
		input_V2_sum1 : 2
		gmem_addr_10 : 3
		tmp_18 : 1
		input_V2_sum4 : 2
		gmem_addr_14 : 3
		tmp_23 : 1
		input_V2_sum7 : 2
		gmem_addr_17 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_19_cast : 1
		input_V2_sum2 : 2
		input_V2_sum2_cast : 3
		gmem_addr_11 : 4
		tmp5 : 1
		tmp_28 : 2
	State 15
	State 16
		tmp_24_cast : 1
		input_V2_sum5 : 2
		input_V2_sum5_cast : 3
		gmem_addr_15 : 4
		tmp_28_cast : 1
		input_V2_sum8 : 2
		input_V2_sum8_cast : 3
		gmem_addr_18 : 4
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp9 : 1
		tmp_25 : 2
	State 23
	State 24
	State 25
	State 26
	State 27
		tmp8 : 1
		tmp_26 : 2
		tmp7 : 2
	State 28
	State 29
		tmp6 : 1
	State 30
	State 31
		tmp11 : 1
		tmp_27 : 2
		tmp10 : 2
		tmp_15 : 3
		sum_V_2_2 : 3
		tmp_29 : 4
	State 32
		sum_V_2_2_cast : 1
		p_s : 2
	State 33
		StgValue_321 : 1
	State 34
	State 35
	State 36
	State 37
	State 38
		empty : 1
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |      kernel_V6_sum_fu_459     |    0    |    0    |    38   |
|          |     kernel_V6_sum8_fu_475     |    0    |    0    |    38   |
|          |     kernel_V6_sum9_fu_491     |    0    |    0    |    38   |
|          |     kernel_V6_sum1_fu_507     |    0    |    0    |    38   |
|          |     kernel_V6_sum2_fu_523     |    0    |    0    |    38   |
|          |     kernel_V6_sum3_fu_539     |    0    |    0    |    38   |
|          |     kernel_V6_sum4_fu_555     |    0    |    0    |    38   |
|          |     kernel_V6_sum5_fu_571     |    0    |    0    |    38   |
|          |   indvar_flatten_next_fu_593  |    0    |    0    |    14   |
|          |           i_s_fu_613          |    0    |    0    |    15   |
|          |        i_1_mid1_fu_627        |    0    |    0    |    15   |
|          |     tmp_6_2_mid2_v_fu_649     |    0    |    0    |    15   |
|          |      input_V2_sum_fu_667      |    0    |    0    |    38   |
|          |         tmp_12_fu_709         |    0    |    0    |    15   |
|          |      output_V4_sum_fu_715     |    0    |    0    |    15   |
|    add   |           j_1_fu_726          |    0    |    0    |    15   |
|          |      input_V2_sum3_fu_742     |    0    |    0    |    38   |
|          |        tmp_9_0_2_fu_753       |    0    |    0    |    15   |
|          |      input_V2_sum6_fu_769     |    0    |    0    |    38   |
|          |      input_V2_sum1_fu_790     |    0    |    0    |    38   |
|          |      input_V2_sum4_fu_811     |    0    |    0    |    38   |
|          |      input_V2_sum7_fu_832     |    0    |    0    |    38   |
|          |      input_V2_sum2_fu_853     |    0    |    0    |    38   |
|          |      input_V2_sum5_fu_881     |    0    |    0    |    38   |
|          |      input_V2_sum8_fu_906     |    0    |    0    |    38   |
|          |          tmp7_fu_927          |    0    |    0    |    23   |
|          |          tmp10_fu_934         |    0    |    0    |    15   |
|          |         tmp_15_fu_938         |    0    |    0    |    21   |
|          |        sum_V_2_2_fu_943       |    0    |    0    |    15   |
|          |         tmp_14_fu_956         |    0    |    0    |    15   |
|          |     sum_V_2_2_cast_fu_960     |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |         j_mid2_fu_605         |    0    |    0    |    5    |
|          |       tmp_mid2_v_fu_619       |    0    |    0    |    5    |
|  select  |           p_v_fu_633          |    0    |    0    |    5    |
|          |  tmp_6_2_mid2_v_v_cas_fu_641  |    0    |    0    |    5    |
|          |           p_s_fu_965          |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |    exitcond_flatten_fu_587    |    0    |    0    |    13   |
|          |        exitcond_fu_599        |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |          tmp_4_fu_700         |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_980          |    1    |    0    |    0    |
|          |           grp_fu_990          |    1    |    0    |    0    |
|  muladd  |          grp_fu_1000          |    1    |    0    |    0    |
|          |          grp_fu_1011          |    1    |    0    |    0    |
|          |          grp_fu_1016          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           p_1_fu_976          |    1    |    0    |    0    |
|    mul   |         p_1_1_1_fu_986        |    1    |    0    |    0    |
|          |         p_1_2_1_fu_996        |    1    |    0    |    0    |
|          |        p_1_2_2_fu_1007        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   kernel_V_read_read_fu_120   |    0    |    0    |    0    |
|          |   output_V_read_read_fu_126   |    0    |    0    |    0    |
|          |    input_V_read_read_fu_132   |    0    |    0    |    0    |
|          |  gmem_addr_9_read_read_fu_187 |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_199  |    0    |    0    |    0    |
|          | gmem_addr_13_read_read_fu_211 |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_223 |    0    |    0    |    0    |
|          | gmem_addr_16_read_read_fu_235 |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_247 |    0    |    0    |    0    |
|          | gmem_addr_10_read_read_fu_259 |    0    |    0    |    0    |
|   read   |  gmem_addr_3_read_read_fu_271 |    0    |    0    |    0    |
|          | gmem_addr_14_read_read_fu_283 |    0    |    0    |    0    |
|          |  gmem_addr_4_read_read_fu_295 |    0    |    0    |    0    |
|          | gmem_addr_17_read_read_fu_307 |    0    |    0    |    0    |
|          |  gmem_addr_5_read_read_fu_319 |    0    |    0    |    0    |
|          | gmem_addr_11_read_read_fu_324 |    0    |    0    |    0    |
|          |  gmem_addr_6_read_read_fu_329 |    0    |    0    |    0    |
|          | gmem_addr_15_read_read_fu_334 |    0    |    0    |    0    |
|          |  gmem_addr_7_read_read_fu_339 |    0    |    0    |    0    |
|          | gmem_addr_18_read_read_fu_344 |    0    |    0    |    0    |
|          |  gmem_addr_8_read_read_fu_349 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_138      |    0    |    0    |    0    |
|          |       grp_readreq_fu_145      |    0    |    0    |    0    |
|          |       grp_readreq_fu_152      |    0    |    0    |    0    |
|          |       grp_readreq_fu_159      |    0    |    0    |    0    |
|          |       grp_readreq_fu_166      |    0    |    0    |    0    |
|          |       grp_readreq_fu_173      |    0    |    0    |    0    |
|          |       grp_readreq_fu_180      |    0    |    0    |    0    |
|          |       grp_readreq_fu_192      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_204      |    0    |    0    |    0    |
|          |       grp_readreq_fu_216      |    0    |    0    |    0    |
|          |       grp_readreq_fu_228      |    0    |    0    |    0    |
|          |       grp_readreq_fu_240      |    0    |    0    |    0    |
|          |       grp_readreq_fu_252      |    0    |    0    |    0    |
|          |       grp_readreq_fu_264      |    0    |    0    |    0    |
|          |       grp_readreq_fu_276      |    0    |    0    |    0    |
|          |       grp_readreq_fu_288      |    0    |    0    |    0    |
|          |       grp_readreq_fu_300      |    0    |    0    |    0    |
|          |       grp_readreq_fu_312      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_354     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   StgValue_321_write_fu_361   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        kernel_V5_fu_403       |    0    |    0    |    0    |
|partselect|        output_V3_fu_427       |    0    |    0    |    0    |
|          |        input_V1_fu_441        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_413          |    0    |    0    |    0    |
|          |        tmp_cast_fu_417        |    0    |    0    |    0    |
|          |          tmp_5_fu_437         |    0    |    0    |    0    |
|          |          tmp_6_fu_451         |    0    |    0    |    0    |
|          |       tmp_6_cast_fu_455       |    0    |    0    |    0    |
|          |   kernel_V6_sum_cast_fu_465   |    0    |    0    |    0    |
|          |   kernel_V6_sum8_cast_fu_481  |    0    |    0    |    0    |
|          |   kernel_V6_sum9_cast_fu_497  |    0    |    0    |    0    |
|          |   kernel_V6_sum1_cast_fu_513  |    0    |    0    |    0    |
|          |   kernel_V6_sum2_cast_fu_529  |    0    |    0    |    0    |
|          |   kernel_V6_sum3_cast_fu_545  |    0    |    0    |    0    |
|          |   kernel_V6_sum4_cast_fu_561  |    0    |    0    |    0    |
|          |   kernel_V6_sum5_cast_fu_577  |    0    |    0    |    0    |
|          |          tmp_8_fu_663         |    0    |    0    |    0    |
|   zext   |          p_shl_fu_685         |    0    |    0    |    0    |
|          |         p_shl7_fu_696         |    0    |    0    |    0    |
|          |          tmp_s_fu_706         |    0    |    0    |    0    |
|          |         tmp_16_fu_738         |    0    |    0    |    0    |
|          |         tmp_21_fu_765         |    0    |    0    |    0    |
|          |         tmp_10_fu_786         |    0    |    0    |    0    |
|          |         tmp_18_fu_807         |    0    |    0    |    0    |
|          |         tmp_23_fu_828         |    0    |    0    |    0    |
|          |       tmp_19_cast_fu_849      |    0    |    0    |    0    |
|          |   input_V2_sum2_cast_fu_858   |    0    |    0    |    0    |
|          |       tmp_24_cast_fu_877      |    0    |    0    |    0    |
|          |   input_V2_sum5_cast_fu_886   |    0    |    0    |    0    |
|          |       tmp_28_cast_fu_902      |    0    |    0    |    0    |
|          |   input_V2_sum8_cast_fu_911   |    0    |    0    |    0    |
|          |         p_cast_fu_972         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_7_fu_655         |    0    |    0    |    0    |
|          |          tmp_2_fu_678         |    0    |    0    |    0    |
|          |          tmp_3_fu_689         |    0    |    0    |    0    |
|          |         tmp_13_fu_731         |    0    |    0    |    0    |
|          |         tmp_20_fu_758         |    0    |    0    |    0    |
|bitconcatenate|          tmp_9_fu_780         |    0    |    0    |    0    |
|          |         tmp_17_fu_801         |    0    |    0    |    0    |
|          |         tmp_22_fu_822         |    0    |    0    |    0    |
|          |         tmp_11_fu_843         |    0    |    0    |    0    |
|          |         tmp_19_fu_871         |    0    |    0    |    0    |
|          |         tmp_24_fu_896         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_28_fu_868         |    0    |    0    |    0    |
|   trunc  |         tmp_25_fu_921         |    0    |    0    |    0    |
|          |         tmp_26_fu_924         |    0    |    0    |    0    |
|          |         tmp_27_fu_931         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|         tmp_29_fu_948         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    9    |    0    |   942   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten_reg_1099 |    1   |
| gmem_addr_10_read_reg_1258 |   16   |
|    gmem_addr_10_reg_1177   |   16   |
| gmem_addr_11_read_reg_1293 |   16   |
|    gmem_addr_11_reg_1220   |   16   |
|    gmem_addr_12_reg_1146   |   16   |
| gmem_addr_13_read_reg_1210 |   16   |
|    gmem_addr_13_reg_1159   |   16   |
| gmem_addr_14_read_reg_1268 |   16   |
|    gmem_addr_14_reg_1183   |   16   |
| gmem_addr_15_read_reg_1313 |   16   |
|    gmem_addr_15_reg_1246   |   16   |
| gmem_addr_16_read_reg_1226 |   16   |
|    gmem_addr_16_reg_1171   |   16   |
| gmem_addr_17_read_reg_1283 |   16   |
|    gmem_addr_17_reg_1189   |   16   |
| gmem_addr_18_read_reg_1328 |   16   |
|    gmem_addr_18_reg_1252   |   16   |
|  gmem_addr_1_read_reg_1215 |   16   |
|    gmem_addr_1_reg_1051    |   16   |
|  gmem_addr_2_read_reg_1241 |   16   |
|    gmem_addr_2_reg_1057    |   16   |
|  gmem_addr_3_read_reg_1263 |   16   |
|    gmem_addr_3_reg_1063    |   16   |
|  gmem_addr_4_read_reg_1273 |   16   |
|    gmem_addr_4_reg_1069    |   16   |
|  gmem_addr_5_read_reg_1288 |   16   |
|    gmem_addr_5_reg_1075    |   16   |
|  gmem_addr_6_read_reg_1308 |   16   |
|    gmem_addr_6_reg_1081    |   16   |
|  gmem_addr_7_read_reg_1318 |   16   |
|    gmem_addr_7_reg_1087    |   16   |
|  gmem_addr_8_read_reg_1333 |   16   |
|    gmem_addr_8_reg_1093    |   16   |
|  gmem_addr_9_read_reg_1195 |   16   |
|    gmem_addr_9_reg_1140    |   16   |
|   gmem_addr_read_reg_1200  |   16   |
|     gmem_addr_reg_1023     |   16   |
|          i_reg_381         |    5   |
|indvar_flatten_next_reg_1103|   10   |
|   indvar_flatten_reg_370   |   10   |
|        j_1_reg_1152        |    5   |
|       j_mid2_reg_1108      |    5   |
|          j_reg_392         |    5   |
|      p_1_1_1_reg_1278      |   16   |
|      p_1_2_1_reg_1323      |   16   |
|      p_1_2_2_reg_1348      |   16   |
|        p_1_reg_1205        |   16   |
|        p_s_reg_1368        |   15   |
|        p_v_reg_1126        |    5   |
|        tmp5_reg_1231       |   16   |
|        tmp6_reg_1353       |   16   |
|        tmp7_reg_1343       |   16   |
|        tmp9_reg_1298       |   16   |
|       tmp_15_reg_1358      |   15   |
|       tmp_25_reg_1303      |   15   |
|       tmp_26_reg_1338      |   15   |
|       tmp_28_reg_1236      |   15   |
|       tmp_29_reg_1363      |    1   |
|       tmp_5_reg_1029       |   64   |
|   tmp_6_2_mid2_v_reg_1133  |    5   |
|     tmp_6_cast_reg_1044    |   32   |
|       tmp_6_reg_1034       |   64   |
|     tmp_9_0_2_reg_1165     |    5   |
|     tmp_mid2_v_reg_1117    |    5   |
+----------------------------+--------+
|            Total           |  1017  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_354 |  p0  |   2  |   1  |    2   |
|      grp_fu_980      |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_990      |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_1000     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_1011     |  p0  |   2  |  16  |   32   ||    9    |
|      grp_fu_1016     |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   162  ||  10.614 ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   942  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   45   |
|  Register |    -   |    -   |  1017  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   10   |  1017  |   987  |
+-----------+--------+--------+--------+--------+
