Verilog Code for JK flip flop with Synchronous reset,set and clock enable 

https://verilogcodes.blogspot.com/2015/11/verilog-code-for-jk-flip-flop-with.html

From the truth table, we can see that reset(R) has the highest priority and set(S) the next priority, then the clock enable (CE) and then the J or K inputs.