Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 30 21:07:59 2024
| Host         : Winferior running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_usb_hdmi_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       665         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         80          
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-9   Warning           Unknown CDC Logic                                                 1           
TIMING-18  Warning           Missing input or output delay                                     33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (665)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1313)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (665)
--------------------------
 There are 665 register/latch pins with no clock driven by root clock pin: mb_block_i/hdmi_packman_control_0/inst/vga/vs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1313)
---------------------------------------------------
 There are 1313 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.924      -39.541                     65                12875        0.025        0.000                      0                12875        3.000        0.000                       0                  4540  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                        ------------         ----------      --------------
clk_100                                                      {0.000 5.000}        10.000          100.000         
mb_block_i/clk_wiz_1/inst/clk_in1                            {0.000 5.000}        10.000          100.000         
  clk_out1_mb_block_clk_wiz_1_0                              {0.000 5.000}        10.000          100.000         
  clkfbout_mb_block_clk_wiz_1_0                              {0.000 5.000}        10.000          100.000         
mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                       {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1                                       {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1                                       {0.000 5.000}        10.000          100.000         
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK     {0.000 16.666}       33.333          30.000          
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE   {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                            7.820        0.000                      0                   17        0.252        0.000                      0                   17        4.500        0.000                       0                    17  
mb_block_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_mb_block_clk_wiz_1_0                                    1.504        0.000                      0                12071        0.025        0.000                      0                12071        3.750        0.000                       0                  4027  
  clkfbout_mb_block_clk_wiz_1_0                                                                                                                                                                                7.845        0.000                       0                     3  
mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                             5.315        0.000                      0                  446        0.140        0.000                      0                  446       19.020        0.000                       0                   203  
  clk_out2_clk_wiz_0_1                                                                                                                                                                                         5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                         7.845        0.000                       0                     3  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          13.792        0.000                      0                  222        0.147        0.000                      0                  222       15.686        0.000                       0                   234  
mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        10.829        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mb_block_clk_wiz_1_0  clk_out1_clk_wiz_0_1                -0.924      -39.541                     65                   84        0.297        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_mb_block_clk_wiz_1_0  clk_out1_clk_wiz_0_1                 4.238        0.000                      0                   64        0.337        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_mb_block_clk_wiz_1_0                               
(none)                                                      clk_out1_mb_block_clk_wiz_1_0                               clk_out1_mb_block_clk_wiz_1_0                               
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mb_block_clk_wiz_1_0                               
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mb_block_clk_wiz_1_0                               
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_mb_block_clk_wiz_1_0                               mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_mb_block_clk_wiz_1_0                               mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_100                                                       
(none)                         clk_out1_mb_block_clk_wiz_1_0                                 
(none)                         clk_out2_clk_wiz_0_1                                          
(none)                         clkfbout_clk_wiz_0_1                                          
(none)                         clkfbout_mb_block_clk_wiz_1_0                                 
(none)                                                        clk_100                        
(none)                                                        clk_out1_clk_wiz_0_1           
(none)                                                        clk_out1_mb_block_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 HexA/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.055     3.496    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.952 r  HexA/counter_reg[5]/Q
                         net (fo=1, routed)           0.480     4.432    HexA/counter_reg_n_0_[5]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.106 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.106    HexA/counter_reg[4]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.220    HexA/counter_reg[8]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.554 r  HexA/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.554    HexA/counter_reg[12]_i_1_n_6
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.797    13.167    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[13]/C
                         clock pessimism              0.180    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.062    13.374    HexA/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 HexA/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.190ns = ( 13.190 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.055     3.496    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.952 r  HexA/counter_reg[5]/Q
                         net (fo=1, routed)           0.480     4.432    HexA/counter_reg_n_0_[5]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.106 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.106    HexA/counter_reg[4]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.220    HexA/counter_reg[8]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.334 r  HexA/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.334    HexA/counter_reg[12]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.557 r  HexA/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.557    HexA/counter_reg[16]_i_1_n_7
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.820    13.190    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C
                         clock pessimism              0.180    13.370    
                         clock uncertainty           -0.035    13.335    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.062    13.397    HexA/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 HexA/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.055     3.496    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.952 r  HexA/counter_reg[5]/Q
                         net (fo=1, routed)           0.480     4.432    HexA/counter_reg_n_0_[5]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.106 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.106    HexA/counter_reg[4]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.220    HexA/counter_reg[8]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.533 r  HexA/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.533    HexA/counter_reg[12]_i_1_n_4
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.797    13.167    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
                         clock pessimism              0.180    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.062    13.374    HexA/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 HexA/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.055     3.496    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.952 r  HexA/counter_reg[5]/Q
                         net (fo=1, routed)           0.480     4.432    HexA/counter_reg_n_0_[5]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.106 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.106    HexA/counter_reg[4]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.220    HexA/counter_reg[8]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.459 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.459    HexA/counter_reg[12]_i_1_n_5
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.797    13.167    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[14]/C
                         clock pessimism              0.180    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.062    13.374    HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.931ns  (required time - arrival time)
  Source:                 HexA/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 13.167 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.055     3.496    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.952 r  HexA/counter_reg[5]/Q
                         net (fo=1, routed)           0.480     4.432    HexA/counter_reg_n_0_[5]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.106 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.106    HexA/counter_reg[4]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.220 r  HexA/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.220    HexA/counter_reg[8]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.443 r  HexA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.443    HexA/counter_reg[12]_i_1_n_7
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.797    13.167    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[12]/C
                         clock pessimism              0.180    13.347    
                         clock uncertainty           -0.035    13.312    
    SLICE_X29Y39         FDRE (Setup_fdre_C_D)        0.062    13.374    HexA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  7.931    

Slack (MET) :             8.016ns  (required time - arrival time)
  Source:                 HexA/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 13.159 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.055     3.496    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.952 r  HexA/counter_reg[5]/Q
                         net (fo=1, routed)           0.480     4.432    HexA/counter_reg_n_0_[5]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.106 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.106    HexA/counter_reg[4]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.440 r  HexA/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.440    HexA/counter_reg[8]_i_1_n_6
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.789    13.159    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[9]/C
                         clock pessimism              0.271    13.430    
                         clock uncertainty           -0.035    13.394    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.062    13.456    HexA/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  8.016    

Slack (MET) :             8.037ns  (required time - arrival time)
  Source:                 HexA/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 13.159 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.055     3.496    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.952 r  HexA/counter_reg[5]/Q
                         net (fo=1, routed)           0.480     4.432    HexA/counter_reg_n_0_[5]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.106 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.106    HexA/counter_reg[4]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.419 r  HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.419    HexA/counter_reg[8]_i_1_n_4
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.789    13.159    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[11]/C
                         clock pessimism              0.271    13.430    
                         clock uncertainty           -0.035    13.394    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.062    13.456    HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                  8.037    

Slack (MET) :             8.111ns  (required time - arrival time)
  Source:                 HexA/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.369ns (74.021%)  route 0.480ns (25.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 13.159 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.055     3.496    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.952 r  HexA/counter_reg[5]/Q
                         net (fo=1, routed)           0.480     4.432    HexA/counter_reg_n_0_[5]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.106 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.106    HexA/counter_reg[4]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.345 r  HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.345    HexA/counter_reg[8]_i_1_n_5
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.789    13.159    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[10]/C
                         clock pessimism              0.271    13.430    
                         clock uncertainty           -0.035    13.394    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.062    13.456    HexA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  8.111    

Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 HexA/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 1.353ns (73.794%)  route 0.480ns (26.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 13.159 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.055     3.496    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     3.952 r  HexA/counter_reg[5]/Q
                         net (fo=1, routed)           0.480     4.432    HexA/counter_reg_n_0_[5]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.106 r  HexA/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.106    HexA/counter_reg[4]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.329 r  HexA/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.329    HexA/counter_reg[8]_i_1_n_7
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.789    13.159    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[8]/C
                         clock pessimism              0.271    13.430    
                         clock uncertainty           -0.035    13.394    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.062    13.456    HexA/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  8.127    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 HexA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 13.158 - 10.000 ) 
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.913     3.354    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     3.810 r  HexA/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     4.290    HexA/counter_reg_n_0_[1]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.964 r  HexA/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.964    HexA/counter_reg[0]_i_1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.298 r  HexA/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.298    HexA/counter_reg[4]_i_1_n_6
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.788    13.158    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C
                         clock pessimism              0.271    13.430    
                         clock uncertainty           -0.035    13.394    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.062    13.456    HexA/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                  8.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HexA/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.980     1.188    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.329 r  HexA/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.437    HexA/counter_reg_n_0_[11]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.545 r  HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.545    HexA/counter_reg[8]_i_1_n_4
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.109     1.505    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[11]/C
                         clock pessimism             -0.316     1.188    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.105     1.293    HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HexA/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.919     1.128    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.269 r  HexA/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.377    HexA/counter_reg_n_0_[3]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.485 r  HexA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.485    HexA/counter_reg[0]_i_1_n_4
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.038     1.434    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[3]/C
                         clock pessimism             -0.306     1.128    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.105     1.233    HexA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HexA/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.975     1.184    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  HexA/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.433    HexA/counter_reg_n_0_[7]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.541 r  HexA/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.541    HexA/counter_reg[4]_i_1_n_4
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.104     1.500    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[7]/C
                         clock pessimism             -0.316     1.184    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.105     1.289    HexA/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexA/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.981     1.190    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  HexA/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.436    HexA/counter_reg_n_0_[12]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.551 r  HexA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.551    HexA/counter_reg[12]_i_1_n_7
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.111     1.507    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[12]/C
                         clock pessimism             -0.317     1.190    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105     1.295    HexA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexA/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.975     1.184    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  HexA/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.430    HexA/counter_reg_n_0_[4]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.545 r  HexA/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.545    HexA/counter_reg[4]_i_1_n_7
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.104     1.500    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[4]/C
                         clock pessimism             -0.316     1.184    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.105     1.289    HexA/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexA/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.980     1.188    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.329 r  HexA/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.434    HexA/counter_reg_n_0_[8]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.549 r  HexA/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.549    HexA/counter_reg[8]_i_1_n_7
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.109     1.505    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[8]/C
                         clock pessimism             -0.316     1.188    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.105     1.293    HexA/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexA/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.980     1.188    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.329 r  HexA/counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.438    HexA/counter_reg_n_0_[10]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.549 r  HexA/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.549    HexA/counter_reg[8]_i_1_n_5
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.109     1.505    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[10]/C
                         clock pessimism             -0.316     1.188    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.105     1.293    HexA/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.317ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.981     1.190    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.440    HexA/counter_reg_n_0_[14]
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.551 r  HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.551    HexA/counter_reg[12]_i_1_n_5
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.111     1.507    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[14]/C
                         clock pessimism             -0.317     1.190    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.105     1.295    HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexA/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.919     1.128    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.269 r  HexA/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.378    HexA/counter_reg_n_0_[2]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.489 r  HexA/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.489    HexA/counter_reg[0]_i_1_n_5
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.038     1.434    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[2]/C
                         clock pessimism             -0.306     1.128    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.105     1.233    HexA/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexA/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.975     1.184    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  HexA/counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.434    HexA/counter_reg_n_0_[6]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.545 r  HexA/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.545    HexA/counter_reg[4]_i_1_n_5
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.104     1.500    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[6]/C
                         clock pessimism             -0.316     1.184    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.105     1.289    HexA/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36  HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y38  HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y38  HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y39  HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y39  HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y39  HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y39  HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y40  HexA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36  HexA/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36  HexA/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36  HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36  HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38  HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38  HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38  HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38  HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y39  HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y39  HexA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y39  HexA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y39  HexA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36  HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36  HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38  HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38  HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38  HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y38  HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y39  HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y39  HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y39  HexA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y39  HexA/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/clk_wiz_1/inst/clk_in1
  To Clock:  mb_block_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/aw_en_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.605ns (7.882%)  route 7.071ns (92.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.012     2.059    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.149     2.208 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          3.059     5.267    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/reset_ah
    SLICE_X51Y42         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/aw_en_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.451     7.070    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y42         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/aw_en_reg/C
                         clock pessimism              0.412     7.482    
                         clock uncertainty           -0.074     7.408    
    SLICE_X51Y42         FDSE (Setup_fdse_C_S)       -0.637     6.771    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/aw_en_reg
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.605ns (7.882%)  route 7.071ns (92.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.012     2.059    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.149     2.208 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          3.059     5.267    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/reset_ah
    SLICE_X51Y42         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.451     7.070    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y42         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awready_reg/C
                         clock pessimism              0.412     7.482    
                         clock uncertainty           -0.074     7.408    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.637     6.771    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_bvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.605ns (7.882%)  route 7.071ns (92.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.012     2.059    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.149     2.208 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          3.059     5.267    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/reset_ah
    SLICE_X51Y42         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_bvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.451     7.070    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y42         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_bvalid_reg/C
                         clock pessimism              0.412     7.482    
                         clock uncertainty           -0.074     7.408    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.637     6.771    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 0.605ns (7.882%)  route 7.071ns (92.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 7.070 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.012     2.059    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.149     2.208 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          3.059     5.267    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/reset_ah
    SLICE_X51Y42         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.451     7.070    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y42         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wready_reg/C
                         clock pessimism              0.412     7.482    
                         clock uncertainty           -0.074     7.408    
    SLICE_X51Y42         FDRE (Setup_fdre_C_R)       -0.637     6.771    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 1.735ns (22.605%)  route 5.940ns (77.395%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.896ns = ( 7.104 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.553    -2.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X36Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.997 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           1.503    -0.495    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[24]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.297    -0.198 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.198    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.352 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.352    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.466 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.466    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.580 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.960     1.540    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/ifetch_carry2
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.664 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          0.946     2.610    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X29Y61         LUT2 (Prop_lut2_I1_O)        0.117     2.727 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__1/O
                         net (fo=10, routed)          2.532     5.259    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X2Y6          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.486     7.104    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.412     7.517    
                         clock uncertainty           -0.074     7.442    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651     6.791    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.791    
                         arrival time                          -5.259    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 1.735ns (22.627%)  route 5.933ns (77.373%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.898ns = ( 7.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.553    -2.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X36Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.997 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           1.503    -0.495    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[24]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.297    -0.198 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.198    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.352 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.352    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.466 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.466    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.580 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.960     1.540    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/ifetch_carry2
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.664 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          0.946     2.610    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X29Y61         LUT2 (Prop_lut2_I1_O)        0.117     2.727 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__1/O
                         net (fo=10, routed)          2.524     5.251    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X1Y6          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.484     7.102    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.412     7.515    
                         clock uncertainty           -0.074     7.440    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651     6.789    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.789    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 1.735ns (22.983%)  route 5.814ns (77.017%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 7.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.553    -2.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X36Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.997 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           1.503    -0.495    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[24]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.297    -0.198 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.198    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.352 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.352    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.466 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.466    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.580 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.960     1.540    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/ifetch_carry2
    SLICE_X41Y63         LUT6 (Prop_lut6_I3_O)        0.124     1.664 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/I_AS_INST_0/O
                         net (fo=10, routed)          0.946     2.610    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X29Y61         LUT2 (Prop_lut2_I1_O)        0.117     2.727 r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2__1/O
                         net (fo=10, routed)          2.405     5.133    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_1
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.479     7.097    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.412     7.510    
                         clock uncertainty           -0.074     7.435    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651     6.784    mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -5.133    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_arready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 0.605ns (8.159%)  route 6.810ns (91.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.012     2.059    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.149     2.208 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          2.798     5.006    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/reset_ah
    SLICE_X52Y43         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_arready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.452     7.071    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X52Y43         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_arready_reg/C
                         clock pessimism              0.412     7.483    
                         clock uncertainty           -0.074     7.409    
    SLICE_X52Y43         FDRE (Setup_fdre_C_R)       -0.732     6.677    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_arready_reg
  -------------------------------------------------------------------
                         required time                          6.677    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 0.605ns (8.159%)  route 6.810ns (91.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.012     2.059    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.149     2.208 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          2.798     5.006    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/reset_ah
    SLICE_X52Y43         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.452     7.071    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X52Y43         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rvalid_reg/C
                         clock pessimism              0.412     7.483    
                         clock uncertainty           -0.074     7.409    
    SLICE_X52Y43         FDRE (Setup_fdre_C_R)       -0.732     6.677    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                          6.677    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 0.605ns (8.206%)  route 6.767ns (91.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 7.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 f  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.012     2.059    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.149     2.208 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          2.755     4.963    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/reset_ah
    SLICE_X52Y38         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162    11.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.618 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.449     7.068    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X52Y38         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism              0.412     7.480    
                         clock uncertainty           -0.074     7.406    
    SLICE_X52Y38         FDRE (Setup_fdre_C_R)       -0.732     6.674    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.674    
                         arrival time                          -4.963    
  -------------------------------------------------------------------
                         slack                                  1.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.274%)  route 0.218ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y48         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.218    -0.485    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[27]
    SLICE_X32Y48         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.833    -1.270    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X32Y48         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.070    -0.510    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.006%)  route 0.184ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y48         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.716 r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.184    -0.532    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[28]
    SLICE_X35Y48         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.832    -1.271    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X35Y48         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.016    -0.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.628%)  route 0.187ns (59.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y48         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.716 r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.187    -0.529    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[18]
    SLICE_X32Y49         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.833    -1.270    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X32Y49         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.012    -0.568    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.214%)  route 0.175ns (57.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X36Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.128    -0.716 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.541    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.833    -1.270    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)        -0.007    -0.587    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.319%)  route 0.247ns (63.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.563    -0.845    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y46         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.247    -0.457    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[2]
    SLICE_X32Y49         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.833    -1.270    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X32Y49         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[29]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.072    -0.508    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[29]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.940%)  route 0.209ns (62.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.563    -0.845    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y46         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.717 r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.209    -0.507    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[15]
    SLICE_X32Y49         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.833    -1.270    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X32Y49         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/C
                         clock pessimism              0.690    -0.580    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.017    -0.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.915%)  route 0.197ns (57.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.563    -0.845    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X42Y44         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.148    -0.697 r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.197    -0.500    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[6]
    SLICE_X40Y50         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.832    -1.271    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X40Y50         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[25]/C
                         clock pessimism              0.695    -0.576    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.017    -0.559    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.561    -0.847    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X31Y54         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[18]/Q
                         net (fo=49, routed)          0.260    -0.446    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_wdata[18]
    SLICE_X33Y46         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.832    -1.271    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y46         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                         clock pessimism              0.695    -0.576    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.070    -0.506    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.596%)  route 0.212ns (62.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.563    -0.845    mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y46         FDRE                                         r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.717 r  mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.212    -0.504    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[12]
    SLICE_X35Y48         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.832    -1.271    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X35Y48         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.016    -0.565    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[19]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].LVL_DETECT_GEN.hw_intr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.710%)  route 0.240ns (56.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.567    -0.841    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X51Y49         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].LVL_DETECT_GEN.hw_intr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].LVL_DETECT_GEN.hw_intr_reg[0]/Q
                         net (fo=2, routed)           0.240    -0.460    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/hw_intr[0]
    SLICE_X51Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.415 r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.415    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr[0]_i_1_n_0
    SLICE_X51Y50         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.835    -1.267    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X51Y50         FDRE                                         r  mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/C
                         clock pessimism              0.695    -0.572    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.092    -0.480    mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_block_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y60     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y55     mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_block_clk_wiz_1_0
  To Clock:  clkfbout_mb_block_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_block_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mb_block_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
  To Clock:  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.009ns  (logic 9.021ns (64.393%)  route 4.988ns (35.607%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X14Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/Q
                         net (fo=144, routed)         1.446     3.528    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.149     3.677 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     4.470    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     4.825 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     4.825    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.338 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.338    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.455 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.455    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.674 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     6.532    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.739 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.741    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.259 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    12.900    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    13.024    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.574    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.688    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.022 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/O[1]
                         net (fo=1, routed)           0.658    14.679    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[9]
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.303    14.982 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_4/O
                         net (fo=1, routed)           0.591    15.574    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    21.556    
                         clock uncertainty           -0.101    21.454    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    20.888    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -15.574    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.848ns  (logic 8.925ns (64.447%)  route 4.923ns (35.553%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X14Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/Q
                         net (fo=144, routed)         1.446     3.528    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.149     3.677 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     4.470    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     4.825 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     4.825    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.338 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.338    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.455 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.455    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.674 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     6.532    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.739 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.741    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.259 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    12.900    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    13.024    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.574    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.688    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.927 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/O[2]
                         net (fo=1, routed)           0.311    14.237    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[10]
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.302    14.539 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_3/O
                         net (fo=1, routed)           0.874    15.413    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    21.556    
                         clock uncertainty           -0.101    21.454    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    20.888    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -15.413    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.833ns  (logic 9.003ns (65.086%)  route 4.830ns (34.914%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X14Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/Q
                         net (fo=144, routed)         1.446     3.528    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.149     3.677 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     4.470    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     4.825 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     4.825    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.338 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.338    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.455 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.455    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.674 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     6.532    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.739 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.741    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.259 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    12.900    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    13.024    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.574    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.688    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.001 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/O[3]
                         net (fo=1, routed)           0.430    14.430    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[11]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.306    14.736 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_2/O
                         net (fo=1, routed)           0.661    15.397    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    21.556    
                         clock uncertainty           -0.101    21.454    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    20.888    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -15.397    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.770ns  (logic 9.019ns (65.499%)  route 4.751ns (34.501%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X14Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/Q
                         net (fo=144, routed)         1.446     3.528    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.149     3.677 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     4.470    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     4.825 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     4.825    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.338 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.338    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.455 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.455    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.674 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     6.532    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.739 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.741    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.259 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    12.900    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    13.024    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.574    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.688    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.802 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.802    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.024 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_18/O[0]
                         net (fo=1, routed)           0.320    14.344    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[12]
    SLICE_X9Y25          LUT5 (Prop_lut5_I4_O)        0.299    14.643 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_1/O
                         net (fo=1, routed)           0.691    15.334    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    21.556    
                         clock uncertainty           -0.101    21.454    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    20.888    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -15.334    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.733ns  (logic 8.907ns (64.858%)  route 4.826ns (35.142%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X14Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/Q
                         net (fo=144, routed)         1.446     3.528    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.149     3.677 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     4.470    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     4.825 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     4.825    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.338 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.338    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.455 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.455    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.674 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     6.532    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.739 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.741    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.259 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    12.900    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    13.024    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.574    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.908 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/O[1]
                         net (fo=1, routed)           0.644    14.551    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[5]
    SLICE_X8Y18          LUT5 (Prop_lut5_I4_O)        0.303    14.854 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_8/O
                         net (fo=1, routed)           0.443    15.297    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    21.556    
                         clock uncertainty           -0.101    21.454    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    20.888    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.619ns  (logic 8.905ns (65.387%)  route 4.714ns (34.613%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X14Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/Q
                         net (fo=144, routed)         1.446     3.528    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.149     3.677 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     4.470    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     4.825 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     4.825    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.338 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.338    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.455 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.455    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.674 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     6.532    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.739 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.741    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.259 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    12.900    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    13.024    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.574    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.688 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.688    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.910 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/O[0]
                         net (fo=1, routed)           0.331    14.240    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[8]
    SLICE_X10Y22         LUT5 (Prop_lut5_I4_O)        0.299    14.539 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_5/O
                         net (fo=1, routed)           0.644    15.183    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    21.556    
                         clock uncertainty           -0.101    21.454    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    20.888    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -15.183    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.617ns  (logic 8.791ns (64.559%)  route 4.826ns (35.441%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X14Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/Q
                         net (fo=144, routed)         1.446     3.528    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.149     3.677 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     4.470    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     4.825 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     4.825    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.338 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.338    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.455 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.455    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.674 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     6.532    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.739 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.741    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.259 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    12.900    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    13.024    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.574    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.796 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/O[0]
                         net (fo=1, routed)           0.644    14.440    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[4]
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.299    14.739 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_9/O
                         net (fo=1, routed)           0.443    15.181    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    21.556    
                         clock uncertainty           -0.101    21.454    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    20.888    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.601ns  (logic 8.955ns (65.839%)  route 4.646ns (34.161%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.562     1.562    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X13Y15         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDCE (Prop_fdce_C_Q)         0.456     2.018 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[0]/Q
                         net (fo=82, routed)          1.007     3.026    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[0]
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.176 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_23/O
                         net (fo=2, routed)           1.048     4.224    mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_23_n_0
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.326     4.550 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_26/O
                         net (fo=1, routed)           0.000     4.550    mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_26_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.100 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.100    mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_4_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.214 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.223    mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_3_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.337 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.337    mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_2_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.559 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.790     6.349    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address1_0[12]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.211    10.560 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.562    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.080 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/P[0]
                         net (fo=1, routed)           0.679    12.759    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_18[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124    12.883 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_57/O
                         net (fo=1, routed)           0.000    12.883    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22[0]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.396 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.396    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_21_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.513 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.513    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_20_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.752 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_19/O[2]
                         net (fo=1, routed)           0.510    14.262    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0__0[10]
    SLICE_X9Y27          LUT5 (Prop_lut5_I4_O)        0.301    14.563 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_3/O
                         net (fo=1, routed)           0.601    15.164    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    21.556    
                         clock uncertainty           -0.101    21.454    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    20.888    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -15.164    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.599ns  (logic 8.811ns (64.794%)  route 4.788ns (35.206%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X14Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/Q
                         net (fo=144, routed)         1.446     3.528    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I0_O)        0.149     3.677 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     4.470    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     4.825 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     4.825    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.338 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.338    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.455 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.455    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.674 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     6.532    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    10.739 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.741    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.259 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    12.900    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    13.024 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    13.024    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.574    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.813 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/O[2]
                         net (fo=1, routed)           0.308    14.120    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[6]
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.302    14.422 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_7/O
                         net (fo=1, routed)           0.741    15.163    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.080    21.556    
                         clock uncertainty           -0.101    21.454    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    20.888    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.888    
                         arrival time                         -15.163    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.510ns  (logic 7.892ns (58.417%)  route 5.618ns (41.583%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X14Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     2.082 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[3]/Q
                         net (fo=144, routed)         3.789     5.871    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_1[3]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_C[3]_P[12])
                                                      1.820     7.691 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865     8.556    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    12.592 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    12.594    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.112 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[3]
                         net (fo=1, routed)           0.962    15.074    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.008    21.493    
                         clock uncertainty           -0.101    21.391    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    20.825    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.825    
                         arrival time                         -15.074    
  -------------------------------------------------------------------
                         slack                                  5.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.583     0.583    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y23          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.087     0.811    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.045     0.856 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.856    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X2Y23          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.851     0.851    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y23          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.120     0.716    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.582     0.582    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y24          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     0.810    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.045     0.855 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.855    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X2Y24          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.850     0.850    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y24          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.120     0.715    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.185ns  (logic 0.133ns (71.812%)  route 0.052ns (28.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 20.836 - 20.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 20.566 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549    20.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    19.488 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    19.974    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.566    20.566    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X15Y6          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.133    20.699 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.052    20.751    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X15Y6          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.836    20.836    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X15Y6          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.267    20.569    
    SLICE_X15Y6          FDRE (Hold_fdre_C_D)         0.001    20.570    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.570    
                         arrival time                          20.751    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.585     0.585    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X7Y19          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.133     0.858    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.045     0.903 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/n0q_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.903    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/n0q_m[1]_i_1__0_n_0
    SLICE_X6Y19          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.854     0.854    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X6Y19          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/n0q_m_reg[1]/C
                         clock pessimism             -0.256     0.598    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.120     0.718    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.590     0.590    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y16          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113     0.867    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/c0_q
    SLICE_X3Y16          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.859     0.859    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y16          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism             -0.256     0.603    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.075     0.678    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.554%)  route 0.155ns (45.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589     0.589    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X5Y15          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.155     0.885    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/p_0_in1_in
    SLICE_X3Y15          LUT3 (Prop_lut3_I0_O)        0.045     0.930 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.930    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_6
    SLICE_X3Y15          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.860     0.860    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y15          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.234     0.626    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.092     0.718    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.581     0.581    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X7Y23          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.162     0.884    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/p_0_in0_in
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.929    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_6
    SLICE_X6Y23          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.849     0.849    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X6Y23          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.121     0.715    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns = ( 20.836 - 20.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 20.566 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549    20.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    19.488 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    19.974    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.566    20.566    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X14Y6          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y6          FDRE (Prop_fdre_C_Q)         0.167    20.733 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    20.849    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X14Y6          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.836    20.836    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/lopt
    SLICE_X14Y6          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.267    20.569    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.056    20.625    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.625    
                         arrival time                          20.849    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.473%)  route 0.149ns (44.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.562     0.562    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X13Y15         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[1]/Q
                         net (fo=79, routed)          0.149     0.852    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[9]_0[1]
    SLICE_X13Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.897 r  mb_block_i/hdmi_packman_control_0/inst/vga/vc[5]_i_1/O
                         net (fo=1, routed)           0.000     0.897    mb_block_i/hdmi_packman_control_0/inst/vga/vc[5]_i_1_n_0
    SLICE_X13Y14         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.831     0.831    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X13Y14         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[5]/C
                         clock pessimism             -0.254     0.577    
    SLICE_X13Y14         FDCE (Hold_fdce_C_D)         0.091     0.668    mb_block_i/hdmi_packman_control_0/inst/vga/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.215%)  route 0.147ns (43.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.589     0.589    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X5Y15          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/vdin_q_reg[7]/Q
                         net (fo=3, routed)           0.147     0.877    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/p_0_in_1
    SLICE_X5Y15          LUT5 (Prop_lut5_I0_O)        0.048     0.925 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.925    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_7
    SLICE_X5Y15          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.858     0.858    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X5Y15          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[7]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X5Y15          FDRE (Hold_fdre_C_D)         0.105     0.694    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/board_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17      mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17      mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16      mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16      mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17      mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y17      mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16      mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y16      mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X12Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.792ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.704ns (26.933%)  route 1.910ns (73.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 19.631 - 16.667 ) 
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.100     4.876    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.000 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.171     5.171    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X54Y62         LUT5 (Prop_lut5_I0_O)        0.124     5.295 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.639     5.934    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    18.103    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.194 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437    19.631    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.332    19.963    
                         clock uncertainty           -0.035    19.928    
    SLICE_X53Y64         FDRE (Setup_fdre_C_CE)      -0.202    19.726    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.726    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                 13.792    

Slack (MET) :             13.884ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.693ns  (logic 0.707ns (26.252%)  route 1.986ns (73.748%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns = ( 36.300 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.434 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554    19.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.459    20.447 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.845    21.292    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.416 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.762    22.179    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y61         LUT3 (Prop_lut3_I2_O)        0.124    22.303 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.379    22.682    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X50Y61         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.861 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439    36.300    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y61         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.332    36.632    
                         clock uncertainty           -0.035    36.597    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)       -0.031    36.566    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                         -22.682    
  -------------------------------------------------------------------
                         slack                                 13.884    

Slack (MET) :             14.361ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.323ns  (logic 0.707ns (30.437%)  route 1.616ns (69.563%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.434 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554    19.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.459    20.447 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.845    21.292    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.416 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.771    22.187    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y62         LUT2 (Prop_lut2_I0_O)        0.124    22.311 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.311    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X50Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.861 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438    36.299    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.332    36.631    
                         clock uncertainty           -0.035    36.596    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.077    36.673    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.673    
                         arrival time                         -22.311    
  -------------------------------------------------------------------
                         slack                                 14.361    

Slack (MET) :             14.368ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.320ns  (logic 0.707ns (30.477%)  route 1.613ns (69.523%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.434 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554    19.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.459    20.447 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.845    21.292    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.416 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.768    22.184    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y62         LUT4 (Prop_lut4_I2_O)        0.124    22.308 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.308    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X50Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.861 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438    36.299    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.332    36.631    
                         clock uncertainty           -0.035    36.596    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.081    36.677    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                         -22.308    
  -------------------------------------------------------------------
                         slack                                 14.368    

Slack (MET) :             14.379ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.346ns  (logic 0.733ns (31.247%)  route 1.613ns (68.753%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.434 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554    19.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.459    20.447 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.845    21.292    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.416 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.768    22.184    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y62         LUT5 (Prop_lut5_I3_O)        0.150    22.334 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.334    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X50Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.861 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438    36.299    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.332    36.631    
                         clock uncertainty           -0.035    36.596    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.118    36.714    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -22.334    
  -------------------------------------------------------------------
                         slack                                 14.379    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.262ns  (logic 0.707ns (31.256%)  route 1.555ns (68.744%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 36.297 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.434 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554    19.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.459    20.447 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.864    21.311    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.124    21.435 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.691    22.126    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    22.250 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.250    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.861 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436    36.297    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.332    36.629    
                         clock uncertainty           -0.035    36.594    
    SLICE_X50Y65         FDRE (Setup_fdre_C_D)        0.077    36.671    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.671    
                         arrival time                         -22.250    
  -------------------------------------------------------------------
                         slack                                 14.420    

Slack (MET) :             14.434ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.252ns  (logic 0.707ns (31.395%)  route 1.545ns (68.605%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 36.297 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.434 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554    19.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.459    20.447 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.864    21.311    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X50Y65         LUT6 (Prop_lut6_I4_O)        0.124    21.435 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.681    22.116    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    22.240 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.240    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.861 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436    36.297    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.332    36.629    
                         clock uncertainty           -0.035    36.594    
    SLICE_X50Y65         FDRE (Setup_fdre_C_D)        0.081    36.675    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                         -22.240    
  -------------------------------------------------------------------
                         slack                                 14.434    

Slack (MET) :             14.518ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.165ns  (logic 0.707ns (32.660%)  route 1.458ns (67.340%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 36.298 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.434 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554    19.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.459    20.447 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.845    21.292    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.416 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.613    22.029    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y63         LUT3 (Prop_lut3_I1_O)        0.124    22.153 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.153    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X50Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.861 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437    36.298    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.332    36.630    
                         clock uncertainty           -0.035    36.595    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.077    36.672    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                         -22.153    
  -------------------------------------------------------------------
                         slack                                 14.518    

Slack (MET) :             14.533ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.191ns  (logic 0.733ns (33.460%)  route 1.458ns (66.540%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 36.298 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.434 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554    19.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.459    20.447 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.845    21.292    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.416 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.613    22.029    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y63         LUT4 (Prop_lut4_I2_O)        0.150    22.179 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.179    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X50Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.861 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437    36.298    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.332    36.630    
                         clock uncertainty           -0.035    36.595    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.118    36.713    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -22.179    
  -------------------------------------------------------------------
                         slack                                 14.533    

Slack (MET) :             14.654ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.032ns  (logic 0.707ns (34.797%)  route 1.325ns (65.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns = ( 36.299 - 33.333 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672    18.338    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.434 f  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554    19.988    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.459    20.447 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.845    21.292    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.416 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.480    21.896    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.020 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.020    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X50Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437    34.770    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.861 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438    36.299    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.332    36.631    
                         clock uncertainty           -0.035    36.596    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.079    36.675    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.675    
                         arrival time                         -22.020    
  -------------------------------------------------------------------
                         slack                                 14.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.074%)  route 0.066ns (31.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141     1.364 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.066     1.430    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X37Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.591    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.356     1.236    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.047     1.283    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.085%)  route 0.328ns (69.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     1.361 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.328     1.688    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X34Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.819     1.587    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.107     1.480    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.052     1.532    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.594ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.224    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.164     1.388 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.056     1.443    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X46Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.594    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.371     1.224    
    SLICE_X46Y63         FDRE (Hold_fdre_C_D)         0.060     1.284    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.325%)  route 0.177ns (55.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.229    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y58         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.370 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.177     1.547    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X56Y58         SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.601    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y58         SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.336     1.266    
    SLICE_X56Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.381    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.795%)  route 0.126ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.226    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.367 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.126     1.493    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/unchanged
    SLICE_X50Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.597    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.336     1.262    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.063     1.325    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.527%)  route 0.122ns (46.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.226    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X48Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.367 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.122     1.489    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sleep_synced
    SLICE_X50Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.597    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.336     1.262    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.052     1.314    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.555     1.221    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.122     1.484    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X37Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.590    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.355     1.236    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.070     1.306    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.231    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y58         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDPE (Prop_fdpe_C_Q)         0.128     1.359 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.120     1.478    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X56Y58         SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.601    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y58         SRL16E                                       r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.358     1.244    
    SLICE_X56Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.300    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     1.361 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.121     1.481    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X36Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.821     1.589    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.355     1.235    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.066     1.301    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141     1.361 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.128     1.489    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X37Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.590    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.355     1.236    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.070     1.306    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X58Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X58Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X57Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X57Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X58Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X55Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y55   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y55   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y55   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y55   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y58   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y55   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y55   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y55   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y55   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.829ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.341ns  (logic 0.857ns (16.047%)  route 4.484ns (83.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 36.217 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255    23.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150    24.049 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.204    25.253    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y69         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.427    36.217    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y69         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.312    36.529    
                         clock uncertainty           -0.035    36.494    
    SLICE_X45Y69         FDCE (Setup_fdce_C_CE)      -0.413    36.081    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.081    
                         arrival time                         -25.253    
  -------------------------------------------------------------------
                         slack                                 10.829    

Slack (MET) :             10.951ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.221ns  (logic 0.857ns (16.415%)  route 4.364ns (83.585%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 36.220 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255    23.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150    24.049 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.084    25.133    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430    36.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.312    36.532    
                         clock uncertainty           -0.035    36.497    
    SLICE_X43Y66         FDRE (Setup_fdre_C_CE)      -0.413    36.084    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.084    
                         arrival time                         -25.133    
  -------------------------------------------------------------------
                         slack                                 10.951    

Slack (MET) :             10.987ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.183ns  (logic 0.857ns (16.536%)  route 4.326ns (83.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 36.217 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255    23.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150    24.049 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.046    25.095    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y68         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.427    36.217    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y68         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.312    36.529    
                         clock uncertainty           -0.035    36.494    
    SLICE_X43Y68         FDCE (Setup_fdce_C_CE)      -0.413    36.081    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.081    
                         arrival time                         -25.095    
  -------------------------------------------------------------------
                         slack                                 10.987    

Slack (MET) :             11.126ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.046ns  (logic 0.857ns (16.985%)  route 4.189ns (83.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 36.220 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255    23.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150    24.049 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.909    24.958    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X47Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430    36.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X47Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.312    36.532    
                         clock uncertainty           -0.035    36.497    
    SLICE_X47Y67         FDCE (Setup_fdce_C_CE)      -0.413    36.084    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.084    
                         arrival time                         -24.958    
  -------------------------------------------------------------------
                         slack                                 11.126    

Slack (MET) :             11.300ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.874ns  (logic 0.857ns (17.585%)  route 4.017ns (82.415%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 36.221 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255    23.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150    24.049 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.737    24.785    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y66         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.431    36.221    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y66         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.312    36.533    
                         clock uncertainty           -0.035    36.498    
    SLICE_X45Y66         FDCE (Setup_fdce_C_CE)      -0.413    36.085    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.085    
                         arrival time                         -24.785    
  -------------------------------------------------------------------
                         slack                                 11.300    

Slack (MET) :             11.352ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.856ns  (logic 0.857ns (17.646%)  route 3.999ns (82.354%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 36.220 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255    23.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150    24.049 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.720    24.768    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430    36.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.312    36.532    
                         clock uncertainty           -0.035    36.497    
    SLICE_X46Y67         FDRE (Setup_fdre_C_CE)      -0.377    36.120    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.120    
                         arrival time                         -24.768    
  -------------------------------------------------------------------
                         slack                                 11.352    

Slack (MET) :             11.352ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.856ns  (logic 0.857ns (17.646%)  route 3.999ns (82.354%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 36.220 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255    23.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150    24.049 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.720    24.768    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430    36.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.312    36.532    
                         clock uncertainty           -0.035    36.497    
    SLICE_X46Y67         FDRE (Setup_fdre_C_CE)      -0.377    36.120    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.120    
                         arrival time                         -24.768    
  -------------------------------------------------------------------
                         slack                                 11.352    

Slack (MET) :             11.352ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.856ns  (logic 0.857ns (17.646%)  route 3.999ns (82.354%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 36.220 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255    23.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150    24.049 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.720    24.768    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430    36.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.312    36.532    
                         clock uncertainty           -0.035    36.497    
    SLICE_X46Y67         FDRE (Setup_fdre_C_CE)      -0.377    36.120    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.120    
                         arrival time                         -24.768    
  -------------------------------------------------------------------
                         slack                                 11.352    

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.714ns  (logic 0.857ns (18.178%)  route 3.857ns (81.822%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255    23.899    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150    24.049 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.578    24.626    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X47Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.432    36.222    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X47Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.312    36.534    
                         clock uncertainty           -0.035    36.499    
    SLICE_X47Y65         FDRE (Setup_fdre_C_CE)      -0.413    36.086    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.086    
                         arrival time                         -24.626    
  -------------------------------------------------------------------
                         slack                                 11.460    

Slack (MET) :             11.484ns  (required time - arrival time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.892ns  (logic 0.831ns (16.985%)  route 4.061ns (83.015%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 36.216 - 33.333 ) 
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.279    23.923    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.124    24.047 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.758    24.804    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.426    36.216    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.312    36.528    
                         clock uncertainty           -0.035    36.493    
    SLICE_X43Y70         FDCE (Setup_fdce_C_CE)      -0.205    36.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.288    
                         arrival time                         -24.804    
  -------------------------------------------------------------------
                         slack                                 11.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.186    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.168     1.495    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X53Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.540 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.540    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X53Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.559    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.373     1.186    
    SLICE_X53Y63         FDRE (Hold_fdre_C_D)         0.091     1.277    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.186    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.164     1.350 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.175     1.525    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X52Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.570 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.570    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X52Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.558    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.372     1.186    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.120     1.306    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.186    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.350 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.525    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.570 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.570    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X54Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.559    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.373     1.186    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.120     1.306    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.607ns  (logic 0.191ns (31.452%)  route 0.416ns (68.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 18.225 - 16.667 ) 
    Source Clock Delay      (SCD):    1.186ns = ( 17.853 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560    17.853    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDCE (Prop_fdce_C_Q)         0.146    17.999 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.272    18.270    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X54Y64         LUT1 (Prop_lut1_I0_O)        0.045    18.315 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.145    18.460    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X55Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829    18.225    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X55Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.373    17.853    
    SLICE_X55Y64         FDCE (Hold_fdce_C_D)         0.077    17.930    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.930    
                         arrival time                          18.460    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.212ns (38.134%)  route 0.344ns (61.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 18.225 - 16.667 ) 
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.171    18.192    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.045    18.237 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.173    18.411    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829    18.225    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.889    
    SLICE_X54Y63         FDRE (Hold_fdre_C_CE)       -0.012    17.877    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.877    
                         arrival time                          18.411    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.212ns (38.134%)  route 0.344ns (61.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 18.225 - 16.667 ) 
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.171    18.192    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.045    18.237 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.173    18.411    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829    18.225    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.889    
    SLICE_X54Y63         FDRE (Hold_fdre_C_CE)       -0.012    17.877    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.877    
                         arrival time                          18.411    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.212ns (38.134%)  route 0.344ns (61.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 18.225 - 16.667 ) 
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.171    18.192    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.045    18.237 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.173    18.411    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829    18.225    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.889    
    SLICE_X54Y63         FDRE (Hold_fdre_C_CE)       -0.012    17.877    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.877    
                         arrival time                          18.411    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.212ns (38.134%)  route 0.344ns (61.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 18.225 - 16.667 ) 
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.171    18.192    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.045    18.237 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.173    18.411    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829    18.225    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.889    
    SLICE_X54Y63         FDRE (Hold_fdre_C_CE)       -0.012    17.877    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.877    
                         arrival time                          18.411    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.212ns (38.134%)  route 0.344ns (61.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 18.225 - 16.667 ) 
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.171    18.192    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.045    18.237 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.173    18.411    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829    18.225    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.889    
    SLICE_X55Y63         FDRE (Hold_fdre_C_CE)       -0.032    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.857    
                         arrival time                          18.411    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.212ns (38.134%)  route 0.344ns (61.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 18.225 - 16.667 ) 
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.171    18.192    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X56Y63         LUT5 (Prop_lut5_I2_O)        0.045    18.237 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.173    18.411    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829    18.225    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.889    
    SLICE_X55Y63         FDRE (Hold_fdre_C_CE)       -0.032    17.857    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.857    
                         arrival time                          18.411    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y5  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y63   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y63   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y63   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y63   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X54Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y63   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y63   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y64   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X56Y63   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y63   mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           65  Failing Endpoints,  Worst Slack       -0.924ns,  Total Violation      -39.541ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.924ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        14.005ns  (logic 8.979ns (64.111%)  route 5.026ns (35.889%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 21.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 7.586 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.555     7.586    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y21         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     8.042 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/Q
                         net (fo=2, routed)           0.512     8.554    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/kill_mode[10]
    SLICE_X13Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.678 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_34/O
                         net (fo=1, routed)           0.149     8.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_34_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_32/O
                         net (fo=2, routed)           0.583     9.534    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_32_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.658 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_29/O
                         net (fo=1, routed)           0.263     9.921    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_29_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.045 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_28/O
                         net (fo=15, routed)          0.914    10.959    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_sprite_start_y[0]
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.083 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_19/O
                         net (fo=1, routed)           0.000    11.083    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_19_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.633 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.633    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_3_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.747    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.969 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.782    12.751    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1_0[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.211    16.962 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.964    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.482 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address0/P[1]
                         net (fo=1, routed)           0.631    19.113    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address0_n_104
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.237 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_56/O
                         net (fo=1, routed)           0.000    19.237    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_56_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.770 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.770    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_21_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.887    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_20_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.106 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_19/O[0]
                         net (fo=1, routed)           0.514    20.620    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_rom_address0__0[8]
    SLICE_X12Y18         LUT5 (Prop_lut5_I4_O)        0.295    20.915 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_rom_i_5/O
                         net (fo=1, routed)           0.676    21.591    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.470    21.470    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.470    
                         clock uncertainty           -0.236    21.233    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    20.667    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                         -21.591    
  -------------------------------------------------------------------
                         slack                                 -0.924    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        13.990ns  (logic 8.876ns (63.446%)  route 5.114ns (36.554%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 7.589 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.558     7.589    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y18         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     8.107 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][6]/Q
                         net (fo=2, routed)           0.538     8.645    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/kill_mode[6]
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.769 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_33/O
                         net (fo=2, routed)           0.788     9.558    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_33_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.682 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_30/O
                         net (fo=1, routed)           0.317     9.999    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_30_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.123 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_26/O
                         net (fo=23, routed)          0.721    10.844    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_sprite_start_y[0]
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    10.968 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address1_i_17/O
                         net (fo=1, routed)           0.000    10.968    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_2[2]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.344 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.344    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.461 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.461    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.680 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857    12.537    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    16.744 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.746    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.264 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    18.905    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    19.029 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    19.029    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.579 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.579    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.693 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.693    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.027 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/O[1]
                         net (fo=1, routed)           0.658    20.685    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[9]
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.303    20.988 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_4/O
                         net (fo=1, routed)           0.591    21.579    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.476    
                         clock uncertainty           -0.236    21.239    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    20.673    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.673    
                         arrival time                         -21.579    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.888ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        13.969ns  (logic 8.977ns (64.264%)  route 4.992ns (35.736%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 21.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 7.586 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.555     7.586    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y21         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     8.042 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/Q
                         net (fo=2, routed)           0.512     8.554    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/kill_mode[10]
    SLICE_X13Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.678 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_34/O
                         net (fo=1, routed)           0.149     8.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_34_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_32/O
                         net (fo=2, routed)           0.583     9.534    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_32_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.658 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_29/O
                         net (fo=1, routed)           0.263     9.921    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_29_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.045 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_28/O
                         net (fo=15, routed)          0.914    10.959    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_sprite_start_y[0]
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.083 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_19/O
                         net (fo=1, routed)           0.000    11.083    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_19_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.633 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.633    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_3_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.747    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.969 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.782    12.751    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1_0[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.211    16.962 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.964    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.482 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address0/P[1]
                         net (fo=1, routed)           0.631    19.113    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address0_n_104
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.237 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_56/O
                         net (fo=1, routed)           0.000    19.237    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_56_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.770 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.770    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_21_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.093 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_20/O[1]
                         net (fo=1, routed)           0.409    20.503    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_rom_address0__0[5]
    SLICE_X11Y19         LUT5 (Prop_lut5_I4_O)        0.306    20.809 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_rom_i_8/O
                         net (fo=1, routed)           0.746    21.555    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.470    21.470    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.470    
                         clock uncertainty           -0.236    21.233    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    20.667    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                         -21.555    
  -------------------------------------------------------------------
                         slack                                 -0.888    

Slack (VIOLATED) :        -0.867ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        13.949ns  (logic 9.094ns (65.196%)  route 4.855ns (34.804%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 21.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 7.586 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.555     7.586    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y21         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     8.042 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/Q
                         net (fo=2, routed)           0.512     8.554    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/kill_mode[10]
    SLICE_X13Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.678 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_34/O
                         net (fo=1, routed)           0.149     8.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_34_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_32/O
                         net (fo=2, routed)           0.583     9.534    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_32_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.658 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_29/O
                         net (fo=1, routed)           0.263     9.921    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_29_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.045 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_28/O
                         net (fo=15, routed)          0.914    10.959    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_sprite_start_y[0]
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.083 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_19/O
                         net (fo=1, routed)           0.000    11.083    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_19_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.633 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.633    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_3_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.747    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.969 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.782    12.751    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1_0[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.211    16.962 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.964    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.482 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address0/P[1]
                         net (fo=1, routed)           0.631    19.113    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address0_n_104
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.237 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_56/O
                         net (fo=1, routed)           0.000    19.237    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_56_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.770 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.770    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_21_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.887    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_20_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.210 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_19/O[1]
                         net (fo=1, routed)           0.433    20.644    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_rom_address0__0[9]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.306    20.950 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_rom_i_4/O
                         net (fo=1, routed)           0.585    21.535    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.470    21.470    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.470    
                         clock uncertainty           -0.236    21.233    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    20.667    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                         -21.535    
  -------------------------------------------------------------------
                         slack                                 -0.867    

Slack (VIOLATED) :        -0.867ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        13.948ns  (logic 9.087ns (65.147%)  route 4.861ns (34.853%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 21.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 7.586 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.555     7.586    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X13Y21         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     8.042 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][10]/Q
                         net (fo=2, routed)           0.512     8.554    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/kill_mode[10]
    SLICE_X13Y21         LUT4 (Prop_lut4_I0_O)        0.124     8.678 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_34/O
                         net (fo=1, routed)           0.149     8.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_34_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.951 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_32/O
                         net (fo=2, routed)           0.583     9.534    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_32_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.658 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_29/O
                         net (fo=1, routed)           0.263     9.921    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_29_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.045 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost1_rom_address1_i_28/O
                         net (fo=15, routed)          0.914    10.959    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_sprite_start_y[0]
    SLICE_X11Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.083 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_19/O
                         net (fo=1, routed)           0.000    11.083    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_19_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.633 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.633    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_3_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.747    mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_2_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.969 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost2_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.782    12.751    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1_0[12]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      4.211    16.962 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.964    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address1_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.482 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address0/P[1]
                         net (fo=1, routed)           0.631    19.113    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_address0_n_104
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.124    19.237 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_56/O
                         net (fo=1, routed)           0.000    19.237    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_56_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.770 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.770    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_21_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.887    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_20_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.202 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom_i_19/O[3]
                         net (fo=1, routed)           0.428    20.630    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_rom_address0__0[11]
    SLICE_X9Y19          LUT5 (Prop_lut5_I4_O)        0.307    20.937 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_rom_i_2/O
                         net (fo=1, routed)           0.597    21.535    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.470    21.470    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.470    
                         clock uncertainty           -0.236    21.233    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    20.667    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost2_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.667    
                         arrival time                         -21.535    
  -------------------------------------------------------------------
                         slack                                 -0.867    

Slack (VIOLATED) :        -0.861ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        13.940ns  (logic 11.564ns (82.956%)  route 2.376ns (17.044%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.397ns = ( 7.603 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.572     7.603    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X55Y1          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     8.059 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/Q
                         net (fo=3, routed)           0.545     8.604    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2_0[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    12.640 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.642    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.160 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865    15.025    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    19.061 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.063    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.581 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[3]
                         net (fo=1, routed)           0.962    21.543    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -0.236    21.248    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    20.682    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.682    
                         arrival time                         -21.543    
  -------------------------------------------------------------------
                         slack                                 -0.861    

Slack (VIOLATED) :        -0.825ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        13.909ns  (logic 8.923ns (64.152%)  route 4.986ns (35.848%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        3.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.411ns = ( 7.589 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.558     7.589    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y18         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518     8.107 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[35][6]/Q
                         net (fo=2, routed)           0.538     8.645    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/kill_mode[6]
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.769 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_33/O
                         net (fo=2, routed)           0.788     9.558    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_33_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.682 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_30/O
                         net (fo=1, routed)           0.317     9.999    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_30_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.123 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/ghost0_rom_address1_i_26/O
                         net (fo=23, routed)          0.751    10.874    mb_block_i/hdmi_packman_control_0/inst/vga/ghost0_sprite_start_y[0]
    SLICE_X11Y24         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_19/O
                         net (fo=1, routed)           0.000    10.998    mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_19_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.548 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.557    mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_3_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.671 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.671    mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_2_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.893 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost3_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.790    12.684    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address1_0[12]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.211    16.895 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.897    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address1_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.415 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/P[0]
                         net (fo=1, routed)           0.679    19.094    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_18[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124    19.218 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_57/O
                         net (fo=1, routed)           0.000    19.218    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22[0]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.731 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.731    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_21_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.848 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.848    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_20_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.087 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_19/O[2]
                         net (fo=1, routed)           0.510    20.597    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0__0[10]
    SLICE_X9Y27          LUT5 (Prop_lut5_I4_O)        0.301    20.898 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_3/O
                         net (fo=1, routed)           0.601    21.498    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.476    
                         clock uncertainty           -0.236    21.239    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    20.673    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.673    
                         arrival time                         -21.498    
  -------------------------------------------------------------------
                         slack                                 -0.825    

Slack (VIOLATED) :        -0.820ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        13.899ns  (logic 11.564ns (83.202%)  route 2.335ns (16.798%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.397ns = ( 7.603 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.572     7.603    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X55Y1          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     8.059 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/Q
                         net (fo=3, routed)           0.545     8.604    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2_0[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    12.640 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.642    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.160 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865    15.025    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    19.061 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.063    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    20.581 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[7]
                         net (fo=1, routed)           0.921    21.502    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -0.236    21.248    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    20.682    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.682    
                         arrival time                         -21.502    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.818ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        13.897ns  (logic 11.564ns (83.211%)  route 2.333ns (16.789%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.397ns = ( 7.603 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.572     7.603    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X55Y1          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     8.059 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/Q
                         net (fo=3, routed)           0.545     8.604    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2_0[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    12.640 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.642    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.160 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865    15.025    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    19.061 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.063    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    20.581 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[5]
                         net (fo=1, routed)           0.919    21.500    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -0.236    21.248    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    20.682    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.682    
                         arrival time                         -21.500    
  -------------------------------------------------------------------
                         slack                                 -0.818    

Slack (VIOLATED) :        -0.815ns  (required time - arrival time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        13.894ns  (logic 11.564ns (83.230%)  route 2.330ns (16.770%))
  Logic Levels:           4  (DSP48E1=4)
  Clock Path Skew:        3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.397ns = ( 7.603 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    N15                  IBUF                         0.000    10.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    11.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     4.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.572     7.603    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X55Y1          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.456     8.059 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][12]/Q
                         net (fo=3, routed)           0.545     8.604    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2_0[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    12.640 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2/PCOUT[47]
                         net (fo=1, routed)           0.002    12.642    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address2_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    14.160 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865    15.025    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    19.061 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.063    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    20.581 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[9]
                         net (fo=1, routed)           0.916    21.497    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    21.485    
                         clock uncertainty           -0.236    21.248    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    20.682    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.682    
                         arrival time                         -21.497    
  -------------------------------------------------------------------
                         slack                                 -0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 1.609ns (30.361%)  route 3.691ns (69.639%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        4.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    -2.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.450    -2.931    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.367    -2.564 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][4]/Q
                         net (fo=2, routed)           0.512    -2.053    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[4]
    SLICE_X50Y10         LUT6 (Prop_lut6_I5_O)        0.100    -1.953 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_251/O
                         net (fo=1, routed)           0.762    -1.191    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_251_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.100    -1.091 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_150/O
                         net (fo=1, routed)           0.000    -1.091    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[4]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.192    -0.899 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000    -0.899    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.083    -0.816 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.771    -0.045    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.255     0.210 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.210    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.171     0.381 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           1.145     1.526    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I1_O)        0.241     1.767 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3/O
                         net (fo=5, routed)           0.502     2.268    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.100     2.368 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.368    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue[2]_i_1_n_0
    SLICE_X31Y5          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.565     1.565    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X31Y5          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[2]/C
                         clock pessimism              0.000     1.565    
                         clock uncertainty            0.236     1.802    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.270     2.072    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.655ns (27.758%)  route 1.705ns (72.242%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.703 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/Q
                         net (fo=2, routed)           0.217    -0.486    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[5]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.441 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.322    -0.118    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_151/O
                         net (fo=1, routed)           0.000    -0.073    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[5]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     0.001 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000     0.001    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.024 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.326     0.350    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.112     0.462 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.462    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     0.524 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           0.577     1.100    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.108     1.208 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4/O
                         net (fo=6, routed)           0.263     1.471    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.516 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.516    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[0]_i_1_n_0
    SLICE_X29Y7          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X29Y7          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.236     1.068    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.091     1.159    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.655ns (27.626%)  route 1.716ns (72.374%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.703 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/Q
                         net (fo=2, routed)           0.217    -0.486    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[5]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.441 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.322    -0.118    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_151/O
                         net (fo=1, routed)           0.000    -0.073    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[5]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     0.001 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000     0.001    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.024 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.326     0.350    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.112     0.462 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.462    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     0.524 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           0.577     1.100    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.108     1.208 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4/O
                         net (fo=6, routed)           0.274     1.482    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I1_O)        0.045     1.527 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.527    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green[3]_i_1_n_0
    SLICE_X29Y6          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.833     0.833    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X29Y6          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[3]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X29Y6          FDRE (Hold_fdre_C_D)         0.092     1.161    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.655ns (27.615%)  route 1.717ns (72.385%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.703 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/Q
                         net (fo=2, routed)           0.217    -0.486    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[5]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.441 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.322    -0.118    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_151/O
                         net (fo=1, routed)           0.000    -0.073    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[5]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     0.001 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000     0.001    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.024 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.326     0.350    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.112     0.462 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.462    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     0.524 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           0.577     1.100    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I1_O)        0.108     1.208 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3/O
                         net (fo=5, routed)           0.275     1.483    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.528 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.528    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green[0]_i_1_n_0
    SLICE_X29Y5          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.833     0.833    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X29Y5          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[0]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.236     1.069    
    SLICE_X29Y5          FDRE (Hold_fdre_C_D)         0.092     1.161    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.655ns (27.489%)  route 1.728ns (72.511%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.703 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/Q
                         net (fo=2, routed)           0.217    -0.486    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[5]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.441 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.322    -0.118    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_151/O
                         net (fo=1, routed)           0.000    -0.073    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[5]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     0.001 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000     0.001    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.024 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.326     0.350    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.112     0.462 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.462    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     0.524 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           0.577     1.100    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I1_O)        0.108     1.208 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3/O
                         net (fo=5, routed)           0.286     1.494    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.539 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.539    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue[1]_i_1_n_0
    SLICE_X31Y5          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X31Y5          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.236     1.068    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.091     1.159    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.655ns (27.457%)  route 1.731ns (72.543%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.703 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/Q
                         net (fo=2, routed)           0.217    -0.486    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[5]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.441 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.322    -0.118    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_151/O
                         net (fo=1, routed)           0.000    -0.073    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[5]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     0.001 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000     0.001    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.024 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.326     0.350    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.112     0.462 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.462    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     0.524 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           0.577     1.100    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I1_O)        0.108     1.208 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3/O
                         net (fo=5, routed)           0.289     1.497    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.542 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.542    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_1_n_0
    SLICE_X29Y7          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X29Y7          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[1]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.236     1.068    
    SLICE_X29Y7          FDRE (Hold_fdre_C_D)         0.092     1.160    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.655ns (27.296%)  route 1.745ns (72.704%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.703 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/Q
                         net (fo=2, routed)           0.217    -0.486    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[5]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.441 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.322    -0.118    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_151/O
                         net (fo=1, routed)           0.000    -0.073    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[5]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     0.001 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000     0.001    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.024 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.326     0.350    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.112     0.462 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.462    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     0.524 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           0.577     1.100    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.108     1.208 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4/O
                         net (fo=6, routed)           0.303     1.511    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.556 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.556    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[2]_i_1_n_0
    SLICE_X29Y11         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.831     0.831    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X29Y11         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.236     1.067    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.091     1.158    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.655ns (26.937%)  route 1.777ns (73.063%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.703 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/Q
                         net (fo=2, routed)           0.217    -0.486    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[5]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.441 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.322    -0.118    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_151/O
                         net (fo=1, routed)           0.000    -0.073    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[5]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     0.001 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000     0.001    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.024 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.326     0.350    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.112     0.462 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.462    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     0.524 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           0.577     1.100    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I1_O)        0.108     1.208 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3/O
                         net (fo=5, routed)           0.335     1.543    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[1]_i_3_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.588 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.588    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue[0]_i_1_n_0
    SLICE_X31Y5          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X31Y5          FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[0]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.236     1.068    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.092     1.160    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.655ns (26.380%)  route 1.828ns (73.620%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.703 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/Q
                         net (fo=2, routed)           0.217    -0.486    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[5]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.441 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.322    -0.118    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_151/O
                         net (fo=1, routed)           0.000    -0.073    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[5]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     0.001 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000     0.001    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.024 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.326     0.350    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.112     0.462 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.462    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     0.524 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           0.577     1.100    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.108     1.208 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4/O
                         net (fo=6, routed)           0.386     1.594    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4_n_0
    SLICE_X29Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.639 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_2/O
                         net (fo=1, routed)           0.000     1.639    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_2_n_0
    SLICE_X29Y11         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.831     0.831    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X29Y11         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.236     1.067    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.092     1.159    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.655ns (26.365%)  route 1.829ns (73.635%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y10         FDSE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDSE (Prop_fdse_C_Q)         0.141    -0.703 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[24][5]/Q
                         net (fo=2, routed)           0.217    -0.486    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/pellets[20]_20[5]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.441 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255/O
                         net (fo=1, routed)           0.322    -0.118    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_255_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.073 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_151/O
                         net (fo=1, routed)           0.000    -0.073    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/nolabel_line196/pellets[5]
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I1_O)      0.074     0.001 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85/O
                         net (fo=1, routed)           0.000     0.001    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_85_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.023     0.024 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46/O
                         net (fo=1, routed)           0.326     0.350    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_46_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I3_O)        0.112     0.462 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27/O
                         net (fo=1, routed)           0.000     0.462    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red[3]_i_27_n_0
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.062     0.524 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/red_reg[3]_i_12/O
                         net (fo=2, routed)           0.577     1.100    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/blue_reg[1]_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.108     1.208 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4/O
                         net (fo=6, routed)           0.387     1.596    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/red[3]_i_4_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.641 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.641    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green[1]_i_1_n_0
    SLICE_X28Y10         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.831     0.831    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/clk_out1
    SLICE_X28Y10         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.236     1.067    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.092     1.159    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        9.038ns  (logic 0.580ns (6.417%)  route 8.458ns (93.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.048    36.629    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.508    41.508    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.236    41.272    
    SLICE_X0Y20          FDCE (Recov_fdce_C_CLR)     -0.405    40.867    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         40.867    
                         arrival time                         -36.629    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        9.038ns  (logic 0.580ns (6.417%)  route 8.458ns (93.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.048    36.629    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y20          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.508    41.508    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y20          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.236    41.272    
    SLICE_X0Y20          FDCE (Recov_fdce_C_CLR)     -0.405    40.867    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         40.867    
                         arrival time                         -36.629    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.895ns  (logic 0.580ns (6.520%)  route 8.315ns (93.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.905    36.486    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.504    41.504    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    40.863    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -36.486    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.895ns  (logic 0.580ns (6.520%)  route 8.315ns (93.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.905    36.486    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.504    41.504    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    40.863    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -36.486    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.895ns  (logic 0.580ns (6.520%)  route 8.315ns (93.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.905    36.486    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.504    41.504    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    40.863    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -36.486    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.895ns  (logic 0.580ns (6.520%)  route 8.315ns (93.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.905    36.486    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.504    41.504    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    40.863    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -36.486    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.897ns  (logic 0.580ns (6.519%)  route 8.317ns (93.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.907    36.488    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y21          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.507    41.507    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y21          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.236    41.271    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    40.866    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -36.488    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.897ns  (logic 0.580ns (6.519%)  route 8.317ns (93.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.907    36.488    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y21          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.507    41.507    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y21          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.236    41.271    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    40.866    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -36.488    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.897ns  (logic 0.580ns (6.519%)  route 8.317ns (93.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.907    36.488    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y21          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.507    41.507    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y21          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[9]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.236    41.271    
    SLICE_X0Y21          FDCE (Recov_fdce_C_CLR)     -0.405    40.866    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -36.488    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        8.757ns  (logic 0.580ns (6.623%)  route 8.177ns (93.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 27.591 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    N15                  IBUF                         0.000    30.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233    31.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    24.268 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    25.935    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    26.031 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    27.591    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    28.047 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         4.410    32.457    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X29Y12         LUT2 (Prop_lut2_I0_O)        0.124    32.581 f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.767    36.348    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X0Y22          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    41.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.505    41.505    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[0]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.236    41.269    
    SLICE_X0Y22          FDCE (Recov_fdce_C_CLR)     -0.405    40.864    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         40.864    
                         arrival time                         -36.348    
  -------------------------------------------------------------------
                         slack                                  4.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.487ns (10.361%)  route 4.213ns (89.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.444    -2.938    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.367    -2.571 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.397     0.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.120     0.947 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          0.816     1.763    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X31Y4          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.565     1.565    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X31Y4          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[5]/C
                         clock pessimism              0.000     1.565    
                         clock uncertainty            0.236     1.802    
    SLICE_X31Y4          FDCE (Remov_fdce_C_CLR)     -0.376     1.426    mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.487ns (10.315%)  route 4.234ns (89.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.444    -2.938    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.367    -2.571 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.397     0.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.120     0.947 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          0.837     1.784    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X33Y3          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.565     1.565    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X33Y3          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[0]/C
                         clock pessimism              0.000     1.565    
                         clock uncertainty            0.236     1.802    
    SLICE_X33Y3          FDCE (Remov_fdce_C_CLR)     -0.376     1.426    mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.487ns (9.580%)  route 4.597ns (90.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.444    -2.938    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.367    -2.571 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.397     0.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.120     0.947 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          1.199     2.146    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X34Y5          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X34Y5          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[1]/C
                         clock pessimism              0.000     1.564    
                         clock uncertainty            0.236     1.801    
    SLICE_X34Y5          FDCE (Remov_fdce_C_CLR)     -0.323     1.478    mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.487ns (9.580%)  route 4.597ns (90.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.444    -2.938    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.367    -2.571 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.397     0.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.120     0.947 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          1.199     2.146    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X34Y5          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X34Y5          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[2]/C
                         clock pessimism              0.000     1.564    
                         clock uncertainty            0.236     1.801    
    SLICE_X34Y5          FDCE (Remov_fdce_C_CLR)     -0.323     1.478    mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.487ns (9.580%)  route 4.597ns (90.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.444    -2.938    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.367    -2.571 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.397     0.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.120     0.947 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          1.199     2.146    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X34Y5          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X34Y5          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[3]/C
                         clock pessimism              0.000     1.564    
                         clock uncertainty            0.236     1.801    
    SLICE_X34Y5          FDCE (Remov_fdce_C_CLR)     -0.323     1.478    mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.487ns (9.580%)  route 4.597ns (90.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.444    -2.938    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.367    -2.571 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.397     0.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.120     0.947 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          1.199     2.146    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X34Y5          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.564     1.564    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X34Y5          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[4]/C
                         clock pessimism              0.000     1.564    
                         clock uncertainty            0.236     1.801    
    SLICE_X34Y5          FDCE (Remov_fdce_C_CLR)     -0.323     1.478    mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.185ns (7.620%)  route 2.243ns (92.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.567    -0.841    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.709     1.010    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.044     1.054 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          0.534     1.587    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X31Y3          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X31Y3          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[7]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.236     1.068    
    SLICE_X31Y3          FDCE (Remov_fdce_C_CLR)     -0.159     0.909    mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.185ns (7.620%)  route 2.243ns (92.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.567    -0.841    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.709     1.010    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.044     1.054 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          0.534     1.587    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X31Y3          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X31Y3          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[8]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.236     1.068    
    SLICE_X31Y3          FDCE (Remov_fdce_C_CLR)     -0.159     0.909    mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.185ns (7.620%)  route 2.243ns (92.380%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.567    -0.841    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.709     1.010    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.044     1.054 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          0.534     1.587    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X31Y3          FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.832     0.832    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X31Y3          FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[9]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.236     1.068    
    SLICE_X31Y3          FDCE (Remov_fdce_C_CLR)     -0.159     0.909    mb_block_i/hdmi_packman_control_0/inst/vga/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/vga/vs_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.185ns (7.304%)  route 2.348ns (92.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.567    -0.841    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         1.709     1.010    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.044     1.054 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=81, routed)          0.639     1.692    mb_block_i/hdmi_packman_control_0/inst/vga/AR[0]
    SLICE_X43Y13         FDCE                                         f  mb_block_i/hdmi_packman_control_0/inst/vga/vs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817     0.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.828     0.828    mb_block_i/hdmi_packman_control_0/inst/vga/clk_out1
    SLICE_X43Y13         FDCE                                         r  mb_block_i/hdmi_packman_control_0/inst/vga/vs_reg/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.236     1.064    
    SLICE_X43Y13         FDCE (Remov_fdce_C_CLR)     -0.159     0.905    mb_block_i/hdmi_packman_control_0/inst/vga/vs_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.787    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.177ns  (logic 1.438ns (27.780%)  route 3.738ns (72.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.738     5.177    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X61Y44         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.518    -2.863    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X61Y44         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.847ns  (logic 1.494ns (30.816%)  route 3.353ns (69.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.353     4.847    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X30Y40         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.443    -2.938    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y40         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.440ns (48.535%)  route 1.527ns (51.465%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.527     2.844    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X56Y56         LUT2 (Prop_lut2_I1_O)        0.124     2.968 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.968    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y56         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.443    -2.939    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y56         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.439ns (40.911%)  route 0.633ns (59.089%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          0.633     1.027    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X56Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.072 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.072    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y56         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.834    -1.268    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y56         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.717ns  (logic 0.261ns (15.224%)  route 1.455ns (84.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.455     1.717    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X30Y40         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.831    -1.272    mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y40         FDRE                                         r  mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.206ns (10.517%)  route 1.755ns (89.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.755     1.962    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X61Y44         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.864    -1.239    mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X61Y44         FDRE                                         r  mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.837    -1.266    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y4          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.612    -0.654 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000    -0.654    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.566    -0.842    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.833    -1.270    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.612    -0.658 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000    -0.658    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.595ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.837    -1.266    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y4          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.595    -0.671 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -0.671    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.566    -0.842    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.595ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.833    -1.270    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.595    -0.675 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -0.675    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.260ns (48.680%)  route 0.274ns (51.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -1.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.833    -1.269    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y58         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.204    -1.065 r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.274    -0.791    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.056    -0.735 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.735    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X54Y58         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.563    -0.845    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X54Y58         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.491ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.837    -1.266    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y4          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.491    -0.775 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000    -0.775    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.566    -0.842    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.491ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -1.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.833    -1.270    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.491    -0.779 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000    -0.779    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.564    -0.844    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.837    -1.266    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y4          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.485    -0.781 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000    -0.781    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.566    -0.842    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.837    -1.266    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X52Y3          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.485    -0.781 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000    -0.781    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X52Y3          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.566    -0.842    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y3          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.837    -1.266    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y4          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.482    -0.784 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000    -0.784    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.440     0.440    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.566    -0.842    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.778ns  (logic 0.367ns (47.170%)  route 0.411ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.397ns
    Source Clock Delay      (SCD):    -2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.452    -2.929    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X49Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.367    -2.562 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.411    -2.151    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X50Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.572    -2.397    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X50Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.418ns (50.267%)  route 0.414ns (49.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.453    -2.928    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y2          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.418    -2.510 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.414    -2.097    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X49Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.571    -2.398    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X49Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.796ns  (logic 0.367ns (46.113%)  route 0.429ns (53.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.331ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.518    -2.863    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X61Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y5          FDRE (Prop_fdre_C_Q)         0.367    -2.496 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.429    -2.067    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X62Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.638    -2.331    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X62Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.418ns (50.397%)  route 0.411ns (49.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -2.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.519    -2.862    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X64Y6          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.418    -2.444 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.411    -2.033    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X61Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.637    -2.332    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X61Y5          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 0.518ns (49.048%)  route 0.538ns (50.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.411ns
    Source Clock Delay      (SCD):    -2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.441    -2.941    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X54Y58         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.418    -2.523 r  mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.538    -1.985    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.100    -1.885 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.885    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X54Y58         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.558    -2.411    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X54Y58         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 1.056ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.446    -2.935    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -1.879 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -1.879    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.566    -2.403    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.446    -2.935    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -1.876 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000    -1.876    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.566    -2.403    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.446    -2.935    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X38Y0          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -1.876 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000    -1.876    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X38Y0          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.566    -2.403    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y0          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.062ns  (logic 1.062ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.403ns
    Source Clock Delay      (SCD):    -2.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.446    -2.935    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y1          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.062    -1.873 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000    -1.873    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.566    -2.403    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X38Y1          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 1.056ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.452    -2.929    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X52Y4          RAMD32                                       r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -1.873 r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -1.873    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.571    -2.398    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X52Y4          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.157ns  (logic 3.381ns (65.562%)  route 1.776ns (34.438%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -6.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.324    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X46Y52         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.941 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.812     5.753    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.613 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.613    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.727 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.727    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.020 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.635     7.655    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.373     8.028 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.328     8.357    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.481    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X44Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.427    -2.955    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X44Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 3.257ns (63.682%)  route 1.857ns (36.318%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -6.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.324    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X46Y52         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.941 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.812     5.753    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.613 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.613    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.727 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.727    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.020 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.635     7.655    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.373     8.028 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.410     8.438    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X44Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.430    -2.952    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X44Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.064ns  (logic 3.257ns (64.316%)  route 1.807ns (35.684%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -6.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.954ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.324    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X46Y52         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.941 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.812     5.753    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.613 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.613    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.727 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.727    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.020 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.635     7.655    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.373     8.028 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.360     8.388    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X44Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.428    -2.954    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X44Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.696ns  (logic 2.884ns (78.021%)  route 0.812ns (21.979%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -6.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.556     3.324    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X46Y52         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.941 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.812     5.753    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X45Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.613 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.613    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.727 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.727    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     7.020 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     7.020    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X45Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.436    -2.946    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.598ns  (logic 0.664ns (25.559%)  route 1.934ns (74.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y61         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518     3.838 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           1.270     5.108    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X46Y61         LUT5 (Prop_lut5_I1_O)        0.146     5.254 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.664     5.918    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Y[0]
    SLICE_X42Y61         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.434    -2.948    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Clk
    SLICE_X42Y61         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.553ns  (logic 0.608ns (23.815%)  route 1.945ns (76.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.544     3.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     3.768 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.097     4.865    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X40Y67         LUT5 (Prop_lut5_I1_O)        0.152     5.017 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.848     5.865    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Y[0]
    SLICE_X38Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.430    -2.952    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Clk
    SLICE_X38Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.502ns  (logic 0.608ns (24.300%)  route 1.894ns (75.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns
    Source Clock Delay      (SCD):    3.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.550     3.318    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     3.774 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           1.265     5.039    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y63         LUT5 (Prop_lut5_I1_O)        0.152     5.191 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.629     5.820    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Y[0]
    SLICE_X38Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.430    -2.952    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Clk
    SLICE_X38Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.463ns  (logic 0.664ns (26.962%)  route 1.799ns (73.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.953ns
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.541     3.309    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.518     3.827 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.115     4.942    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X34Y68         LUT5 (Prop_lut5_I1_O)        0.146     5.088 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.684     5.772    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Y[0]
    SLICE_X34Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.429    -2.953    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Clk
    SLICE_X34Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 0.608ns (25.350%)  route 1.790ns (74.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.544     3.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.456     3.768 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.102     4.870    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X36Y67         LUT5 (Prop_lut5_I1_O)        0.152     5.022 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.689     5.710    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X38Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.430    -2.952    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X38Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.608ns (25.647%)  route 1.763ns (74.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.953ns
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.545     3.313    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456     3.769 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           1.127     4.895    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X37Y63         LUT5 (Prop_lut5_I1_O)        0.152     5.047 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.636     5.684    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Y[0]
    SLICE_X34Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.429    -2.953    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Clk
    SLICE_X34Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.836%)  route 0.160ns (53.164%))
  Logic Levels:           0  
  Clock Path Skew:        -2.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X41Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141     1.361 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.160     1.521    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X41Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.821    -1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X41Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.732%)  route 0.180ns (52.268%))
  Logic Levels:           0  
  Clock Path Skew:        -2.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.220    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X38Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164     1.384 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.180     1.563    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X38Y67         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.821    -1.281    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X38Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.799%)  route 0.316ns (71.201%))
  Logic Levels:           0  
  Clock Path Skew:        -2.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.226    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.128     1.354 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.316     1.670    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X46Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.482%)  route 0.353ns (65.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.224    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.365 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.195     1.560    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.605 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.158     1.763    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X42Y61         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.829    -1.274    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X42Y61         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.208ns (38.298%)  route 0.335ns (61.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.226    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y61         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.164     1.390 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.221     1.611    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X46Y61         LUT5 (Prop_lut5_I1_O)        0.044     1.655 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.114     1.769    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X46Y60         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.830    -1.273    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X46Y60         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.443%)  route 0.387ns (67.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.224    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.365 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.243     1.608    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.653 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.144     1.797    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Y[0]
    SLICE_X46Y60         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.830    -1.273    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Clk
    SLICE_X46Y60         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.651%)  route 0.402ns (68.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.364 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.281     1.645    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.690 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.120     1.810    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X34Y65         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X34Y65         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.244%)  route 0.429ns (69.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.222    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     1.363 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.276     1.639    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X37Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.684 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.153     1.837    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Y[0]
    SLICE_X34Y65         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Clk
    SLICE_X34Y65         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.185ns (29.701%)  route 0.438ns (70.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.222    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     1.363 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           0.279     1.642    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.044     1.686 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.158     1.844    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X38Y65         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.823    -1.279    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X38Y65         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.184ns (29.198%)  route 0.446ns (70.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.555     1.221    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.225     1.586    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X36Y67         LUT5 (Prop_lut5_I1_O)        0.043     1.629 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.222     1.851    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Y[0]
    SLICE_X38Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.824    -1.278    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Clk
    SLICE_X38Y63         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.414ns  (logic 0.580ns (41.031%)  route 0.834ns (58.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554     3.245    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.701 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.834     4.535    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X56Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.659 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.659    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y56         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.443    -2.939    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y56         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 2.002ns (52.621%)  route 1.803ns (47.379%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -6.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.546     3.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     3.755 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.839     4.595    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.175 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.289 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.582 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.635     6.217    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.373     6.590 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.328     6.918    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.124     7.042 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.042    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X44Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.427    -2.955    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X44Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.762ns  (logic 1.878ns (49.919%)  route 1.884ns (50.081%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -6.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.546     3.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     3.755 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.839     4.595    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.175 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.289 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.582 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.635     6.217    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.373     6.590 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.410     7.000    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X44Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.430    -2.952    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X44Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 1.878ns (50.597%)  route 1.834ns (49.403%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -6.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.954ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.546     3.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     3.755 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.839     4.595    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.175 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.289 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.582 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.635     6.217    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.373     6.590 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.360     6.949    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X44Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.428    -2.954    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X44Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.887ns  (logic 0.828ns (28.677%)  route 2.059ns (71.323%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -6.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.546     3.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     3.693 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.975     4.668    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.792 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.669     5.462    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X42Y65         LUT5 (Prop_lut5_I1_O)        0.124     5.586 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.415     6.001    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X43Y65         LUT3 (Prop_lut3_I2_O)        0.124     6.125 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.125    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X43Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.431    -2.951    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.344ns  (logic 1.505ns (64.204%)  route 0.839ns (35.796%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -6.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.546     3.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     3.755 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.839     4.595    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.175 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.175    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.289 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.289    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.582 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.582    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X45Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.436    -2.946    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.087ns  (logic 0.642ns (30.761%)  route 1.445ns (69.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.546     3.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     3.755 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.805     4.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X44Y68         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.640     5.324    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X44Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.430    -2.952    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X44Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 0.642ns (32.100%)  route 1.358ns (67.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.954ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.546     3.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     3.755 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.832     4.588    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X46Y68         LUT5 (Prop_lut5_I2_O)        0.124     4.712 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.526     5.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X44Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.428    -2.954    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X44Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.821ns  (logic 0.668ns (36.689%)  route 1.153ns (63.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.546     3.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.518     3.755 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.805     4.561    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X44Y68         LUT4 (Prop_lut4_I2_O)        0.150     4.711 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.348     5.058    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X44Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.427    -2.955    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X44Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.681ns  (logic 0.642ns (38.192%)  route 1.039ns (61.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -6.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns
    Source Clock Delay      (SCD):    3.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554     3.245    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y64         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     3.763 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           1.039     4.802    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.124     4.926 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     4.926    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X54Y58         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.441    -2.941    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X54Y58         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.867%)  route 0.333ns (64.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.186    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.333     1.660    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X56Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.705 r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.705    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y56         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.834    -1.268    mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y56         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        -2.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.180    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y69         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDCE (Prop_fdce_C_Q)         0.141     1.321 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.102     1.423    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X46Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.281    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X46Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     1.431    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X43Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.821    -1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X43Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.528%)  route 0.113ns (44.472%))
  Logic Levels:           0  
  Clock Path Skew:        -2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.180    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y68         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     1.321 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.113     1.434    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X45Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X45Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.183%)  route 0.164ns (53.817%))
  Logic Levels:           0  
  Clock Path Skew:        -2.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.557     1.183    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y66         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.141     1.324 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.164     1.488    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X45Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X45Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.117%)  route 0.179ns (55.883%))
  Logic Levels:           0  
  Clock Path Skew:        -2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.179     1.498    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X44Y70         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.821    -1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X44Y70         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.284%)  route 0.218ns (60.716%))
  Logic Levels:           0  
  Clock Path Skew:        -2.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.558     1.184    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X47Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.218     1.543    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X47Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.827    -1.275    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X47Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.293%)  route 0.259ns (64.707%))
  Logic Levels:           0  
  Clock Path Skew:        -2.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X47Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.141     1.323 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.259     1.582    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X48Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.825    -1.277    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X48Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.839%)  route 0.194ns (48.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.194     1.540    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.585 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.585    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.711%)  route 0.195ns (48.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.182    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.195     1.541    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X46Y68         LUT5 (Prop_lut5_I0_O)        0.045     1.586 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.586    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 0.484ns (9.083%)  route 4.845ns (90.917%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.026     4.026    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.153     4.179 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.818     4.998    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.331     5.329 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     5.329    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.602ns (11.745%)  route 4.523ns (88.255%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.879     2.879    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.003 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.821     3.824    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X50Y67         LUT4 (Prop_lut4_I0_O)        0.150     3.974 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.824     4.797    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.328     5.125 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.125    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X50Y66         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.963    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y66         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 0.484ns (9.771%)  route 4.470ns (90.229%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.026     4.026    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X50Y67         LUT2 (Prop_lut2_I1_O)        0.153     4.179 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.443     4.623    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.331     4.954 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.954    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 0.124ns (2.628%)  route 4.595ns (97.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.026     4.026    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.124     4.150 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.568     4.719    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X50Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.962    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 0.156ns (3.347%)  route 4.505ns (96.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.867     3.867    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X50Y66         LUT3 (Prop_lut3_I1_O)        0.156     4.023 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.638     4.661    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X49Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.433     2.961    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 0.156ns (3.347%)  route 4.505ns (96.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.867     3.867    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X50Y66         LUT3 (Prop_lut3_I1_O)        0.156     4.023 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.638     4.661    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X49Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.433     2.961    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 0.156ns (3.347%)  route 4.505ns (96.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.867     3.867    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X50Y66         LUT3 (Prop_lut3_I1_O)        0.156     4.023 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.638     4.661    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X49Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.433     2.961    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.634ns  (logic 0.124ns (2.676%)  route 4.510ns (97.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.840     3.840    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.964 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.670     4.634    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X53Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.962    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.634ns  (logic 0.124ns (2.676%)  route 4.510ns (97.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.840     3.840    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.964 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.670     4.634    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X53Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.962    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y67         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 0.124ns (2.759%)  route 4.370ns (97.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.840     3.840    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124     3.964 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.530     4.494    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X53Y66         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.963    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y66         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.000ns (0.000%)  route 0.756ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.756     0.756    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X33Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.596    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.000ns (0.000%)  route 1.054ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.054     1.054    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X38Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.820     1.588    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X38Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.000ns (0.000%)  route 1.072ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.072     1.072    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X43Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.593    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.000ns (0.000%)  route 1.072ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.072     1.072    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X43Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.593    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.000ns (0.000%)  route 1.072ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.072     1.072    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X43Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.593    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.045ns (4.132%)  route 1.044ns (95.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.044     1.044    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I1_O)        0.045     1.089 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.089    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    SLICE_X53Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.602    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.045ns (4.044%)  route 1.068ns (95.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.068     1.068    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.113 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.113    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X53Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.602    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.000ns (0.000%)  route 1.141ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.141     1.141    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X47Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.594    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.045ns (3.863%)  route 1.120ns (96.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.120     1.120    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X53Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.165 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.165    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[2]
    SLICE_X53Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.602    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.046ns (3.946%)  route 1.120ns (96.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.120     1.120    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X53Y55         LUT5 (Prop_lut5_I3_O)        0.046     1.166 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.166    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X53Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.602    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X53Y55         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 1.765ns (54.013%)  route 1.503ns (45.987%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        5.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.553    -2.416    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X36Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.997 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           1.503    -0.495    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[24]
    SLICE_X33Y56         LUT6 (Prop_lut6_I0_O)        0.297    -0.198 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.198    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.352 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.352    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.466 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.466    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.580 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     0.580    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.851 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     0.851    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X33Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.433     2.961    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.175ns (16.147%)  route 0.909ns (83.853%))
  Logic Levels:           0  
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    -1.281ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.281    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X44Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.175    -1.106 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          0.909    -0.197    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X50Y60         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.228    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X50Y60         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.231ns (27.954%)  route 0.595ns (72.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    -1.275ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.827    -1.275    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X45Y62         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.175    -1.100 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/Q
                         net (fo=9, routed)           0.595    -0.505    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I4_O)        0.056    -0.449 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.449    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X43Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.175ns (23.229%)  route 0.578ns (76.771%))
  Logic Levels:           0  
  Clock Path Skew:        2.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.831    -1.272    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X47Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.175    -1.097 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=427, routed)         0.578    -0.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X51Y60         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.228    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y60         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.175ns (29.865%)  route 0.411ns (70.135%))
  Logic Levels:           0  
  Clock Path Skew:        2.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    -1.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.831    -1.271    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y54         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.175    -1.096 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.411    -0.685    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[31]
    SLICE_X50Y58         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.229    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y58         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.175ns (30.519%)  route 0.398ns (69.481%))
  Logic Levels:           0  
  Clock Path Skew:        2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    -1.278ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.825    -1.278    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.175    -1.103 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=2, routed)           0.398    -0.705    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X42Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X42Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.204ns (37.474%)  route 0.340ns (62.526%))
  Logic Levels:           0  
  Clock Path Skew:        2.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    -1.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.826    -1.277    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.204    -1.073 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/Q
                         net (fo=2, routed)           0.340    -0.733    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X50Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.226    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.175ns (32.853%)  route 0.358ns (67.147%))
  Logic Levels:           0  
  Clock Path Skew:        2.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    -1.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.831    -1.271    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y55         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.175    -1.096 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.358    -0.738    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X50Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.229    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.175ns (33.487%)  route 0.348ns (66.513%))
  Logic Levels:           0  
  Clock Path Skew:        2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    -1.271ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.831    -1.271    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y55         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.175    -1.096 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.348    -0.748    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]
    SLICE_X50Y55         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.230    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y55         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.160ns (30.416%)  route 0.366ns (69.584%))
  Logic Levels:           0  
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    -1.276ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.826    -1.276    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X44Y63         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.160    -1.116 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           0.366    -0.750    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X48Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.226    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X48Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        6.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.321ns
    Source Clock Delay      (SCD):    -2.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.436    -2.946    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y60         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.367    -2.579 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.272    -2.307    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]
    SLICE_X47Y60         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.321    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y60         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.205%)  route 0.286ns (43.795%))
  Logic Levels:           0  
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    -2.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.440    -2.942    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.367    -2.575 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.286    -2.289    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[5]
    SLICE_X50Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.558     3.326    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.205%)  route 0.286ns (43.795%))
  Logic Levels:           0  
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    -2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.441    -2.941    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.367    -2.574 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.286    -2.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[13]
    SLICE_X51Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.327    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.367ns (56.205%)  route 0.286ns (43.795%))
  Logic Levels:           0  
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    -2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.441    -2.941    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y54         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.367    -2.574 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.286    -2.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[21]
    SLICE_X50Y54         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.327    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y54         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.367ns (55.973%)  route 0.289ns (44.027%))
  Logic Levels:           0  
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    -2.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.439    -2.943    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.367    -2.576 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.289    -2.287    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X50Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.557     3.325    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y59         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.659ns  (logic 0.367ns (55.655%)  route 0.292ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    -2.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.440    -2.942    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.367    -2.575 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.292    -2.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[11]
    SLICE_X51Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.558     3.326    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.244%)  route 0.297ns (44.756%))
  Logic Levels:           0  
  Clock Path Skew:        6.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    -2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.441    -2.941    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.367    -2.574 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.297    -2.276    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[10]
    SLICE_X51Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.558     3.326    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X51Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.367ns (55.244%)  route 0.297ns (44.756%))
  Logic Levels:           0  
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    -2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.441    -2.941    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y55         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.367    -2.574 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.297    -2.276    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[15]
    SLICE_X50Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.327    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.367ns (54.863%)  route 0.302ns (45.137%))
  Logic Levels:           0  
  Clock Path Skew:        6.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    -2.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.440    -2.942    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y57         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.367    -2.575 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.302    -2.273    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X50Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.559     3.327    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y56         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.418ns (59.198%)  route 0.288ns (40.802%))
  Logic Levels:           0  
  Clock Path Skew:        6.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    -2.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.432    -2.950    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.418    -2.532 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/Q
                         net (fo=2, routed)           0.288    -2.244    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X47Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.550     3.318    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y64         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.815ns  (logic 1.796ns (22.980%)  route 6.019ns (77.020%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.279    23.923    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.154    24.077 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.713    24.790    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.327    25.117 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.263    25.380    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.504 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.922    26.425    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.153    26.578 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.818    27.396    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.331    27.727 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.727    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.440ns  (logic 1.796ns (24.138%)  route 5.644ns (75.862%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.279    23.923    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.154    24.077 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.713    24.790    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.327    25.117 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.263    25.380    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.504 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.922    26.425    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.153    26.578 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.443    27.021    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.331    27.352 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.352    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436     2.964    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.436ns (22.101%)  route 5.061ns (77.899%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    22.643 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.279    23.923    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.154    24.077 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.713    24.790    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.327    25.117 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.263    25.380    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.504 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.782    26.285    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    26.409 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.409    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X50Y66         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.963    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y66         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.784ns  (logic 1.064ns (18.395%)  route 4.720ns (81.605%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.154    22.673 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.024    23.698    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.327    24.025 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.671    25.696    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X46Y52         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.967    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X46Y52         SRL16E                                       r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.784ns  (logic 1.064ns (18.395%)  route 4.720ns (81.605%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.154    22.673 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.024    23.698    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.327    24.025 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.671    25.696    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X46Y52         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.967    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X46Y52         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.643ns  (logic 1.064ns (18.855%)  route 4.579ns (81.145%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.154    22.673 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.024    23.698    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.327    24.025 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.530    25.555    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X46Y54         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.966    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X46Y54         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.392ns  (logic 1.064ns (19.733%)  route 4.328ns (80.267%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.154    22.673 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.024    23.698    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.327    24.025 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.279    25.304    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X46Y57         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X46Y57         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.352ns  (logic 1.064ns (19.879%)  route 4.288ns (80.121%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.154    22.673 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.024    23.698    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.327    24.025 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.240    25.264    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X46Y56         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.966    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X46Y56         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.346ns  (logic 1.064ns (19.904%)  route 4.282ns (80.096%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.154    22.673 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.024    23.698    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.327    24.025 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.233    25.258    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X46Y55         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.966    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X46Y55         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.053ns  (logic 1.064ns (21.058%)  route 3.989ns (78.942%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.245ns = ( 19.912 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554    19.912    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.459    20.371 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          1.179    21.550    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.124    21.674 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.519    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT3 (Prop_lut3_I2_O)        0.154    22.673 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           1.024    23.698    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.327    24.025 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.940    24.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X46Y58         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.437     1.437    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.528 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.965    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X46Y58         SRLC16E                                      r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.214%)  route 0.191ns (47.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.186    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.164     1.350 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.191     1.541    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.586 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.586    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.596    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.531ns  (logic 0.071ns (4.637%)  route 1.460ns (95.363%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.655    17.948    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y61         LUT6 (Prop_lut6_I0_O)        0.045    17.993 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.204    18.198    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X54Y61         FDPE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.600    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y61         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.212ns (49.356%)  route 0.218ns (50.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.218    18.239    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X54Y61         LUT5 (Prop_lut5_I0_O)        0.045    18.284 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.284    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X54Y61         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.600    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y61         FDPE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.212ns (38.764%)  route 0.335ns (61.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.223    18.245    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.045    18.290 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.402    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X57Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.597    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.212ns (38.764%)  route 0.335ns (61.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.223    18.245    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.045    18.290 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.402    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X57Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.597    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.212ns (38.764%)  route 0.335ns (61.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.223    18.245    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.045    18.290 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.402    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X57Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.597    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.212ns (38.764%)  route 0.335ns (61.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.223    18.245    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.045    18.290 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.112    18.402    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X57Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.597    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.774%)  route 0.349ns (62.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.225    18.247    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.045    18.292 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.124    18.416    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X54Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.598    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.774%)  route 0.349ns (62.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.225    18.247    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.045    18.292 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.124    18.416    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X54Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.598    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.212ns (37.774%)  route 0.349ns (62.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.188ns = ( 17.855 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.855    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y63         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDCE (Prop_fdce_C_Q)         0.167    18.022 f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.225    18.247    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.045    18.292 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.124    18.416    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X54Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.739     0.739    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.598    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 0.150ns (3.664%)  route 3.944ns (96.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.665     4.094    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.895    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 0.150ns (3.664%)  route 3.944ns (96.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.665     4.094    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.895    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 0.150ns (3.664%)  route 3.944ns (96.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.665     4.094    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.895    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 0.150ns (3.664%)  route 3.944ns (96.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.429 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.665     4.094    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.895    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 0.124ns (3.188%)  route 3.765ns (96.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.403 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.486     3.889    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437    19.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 0.124ns (3.188%)  route 3.765ns (96.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.403 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.486     3.889    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437    19.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 0.124ns (3.188%)  route 3.765ns (96.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.403 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.486     3.889    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437    19.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 0.124ns (3.188%)  route 3.765ns (96.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.403 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.486     3.889    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437    19.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 0.124ns (3.188%)  route 3.765ns (96.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.403 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.486     3.889    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437    19.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 0.124ns (3.188%)  route 3.765ns (96.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.279     3.279    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X56Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.403 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.486     3.889    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    18.033    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.124 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.437    19.561    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y63         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.238     1.238    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.283 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     1.481    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.238     1.238    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.283 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     1.481    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.238     1.238    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.283 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     1.481    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.238     1.238    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.283 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     1.481    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.238     1.238    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.283 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     1.481    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.238     1.238    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.283 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     1.481    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.238     1.238    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.283 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     1.481    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.045ns (3.039%)  route 1.436ns (96.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.238     1.238    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X54Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.283 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.198     1.481    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.045ns (3.009%)  route 1.450ns (96.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.317     1.317    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.133     1.495    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X56Y64         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.559    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.045ns (3.009%)  route 1.450ns (96.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.317     1.317    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X56Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.362 f  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.133     1.495    mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X56Y64         FDCE                                         f  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.559    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.701ns  (logic 0.609ns (22.550%)  route 2.092ns (77.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.549    -2.420    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X48Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.964 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           1.151    -0.813    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X45Y65         LUT2 (Prop_lut2_I1_O)        0.153    -0.660 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.940     0.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X47Y67         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430     2.887    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X47Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.976ns  (logic 0.580ns (29.348%)  route 1.396ns (70.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    -2.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.544    -2.425    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.969 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.833    -1.136    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X45Y67         LUT2 (Prop_lut2_I1_O)        0.124    -1.012 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.563    -0.449    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X45Y66         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.431     2.888    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y66         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.175ns (39.475%)  route 0.268ns (60.525%))
  Logic Levels:           0  
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    -1.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.280    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.175    -1.105 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.268    -0.837    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X43Y68         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.180    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y68         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.204ns (48.957%)  route 0.213ns (51.043%))
  Logic Levels:           0  
  Clock Path Skew:        2.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    -1.281ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.822    -1.281    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.204    -1.077 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.213    -0.864    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X45Y69         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.554     1.180    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y69         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.175ns (56.172%)  route 0.137ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.821    -1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.175    -1.107 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.137    -0.970    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X43Y70         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.175ns (56.172%)  route 0.137ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.821    -1.282    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.175    -1.107 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.137    -0.970    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X43Y70         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.552     1.178    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.414%)  route 0.284ns (43.586%))
  Logic Levels:           0  
  Clock Path Skew:        6.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -2.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.426    -2.956    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.367    -2.589 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.284    -2.305    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X43Y70         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.541     3.232    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.414%)  route 0.284ns (43.586%))
  Logic Levels:           0  
  Clock Path Skew:        6.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -2.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.426    -2.956    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.367    -2.589 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.284    -2.305    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X43Y70         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.541     3.232    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.418ns (48.735%)  route 0.440ns (51.265%))
  Logic Levels:           0  
  Clock Path Skew:        6.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -2.955ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.427    -2.955    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y69         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.418    -2.537 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.440    -2.097    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X45Y69         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.543     3.234    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y69         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.873ns  (logic 0.367ns (42.024%)  route 0.506ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        6.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -2.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.428    -2.954    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X47Y68         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.367    -2.587 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.506    -2.080    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X43Y68         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.543     3.234    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y68         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.467ns (36.054%)  route 0.828ns (63.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    -2.952ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.430    -2.952    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.367    -2.585 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.363    -2.221    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X45Y67         LUT2 (Prop_lut2_I0_O)        0.100    -2.121 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.465    -1.657    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X45Y66         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.547     3.238    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y66         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.609ns  (logic 0.464ns (28.832%)  route 1.145ns (71.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.237ns
    Source Clock Delay      (SCD):    -2.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.432    -2.950    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y65         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.367    -2.583 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.354    -2.229    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X45Y65         LUT2 (Prop_lut2_I0_O)        0.097    -2.132 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.791    -1.340    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X47Y67         FDCE                                         f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.546     3.237    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X47Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.321ns  (logic 0.854ns (16.049%)  route 4.467ns (83.951%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255     7.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150     7.438 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.204     8.641    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y69         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.427     2.884    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y69         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.201ns  (logic 0.854ns (16.418%)  route 4.347ns (83.581%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255     7.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150     7.438 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.084     8.521    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430     2.887    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.163ns  (logic 0.854ns (16.540%)  route 4.309ns (83.460%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255     7.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150     7.438 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.046     8.483    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y68         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.427     2.884    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y68         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.027ns  (logic 0.854ns (16.990%)  route 4.173ns (83.010%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255     7.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150     7.438 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.909     8.346    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X47Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430     2.887    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X47Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 0.828ns (16.991%)  route 4.045ns (83.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.279     7.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.758     8.193    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.426     2.883    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 0.828ns (16.991%)  route 4.045ns (83.009%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.279     7.312    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.436 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.758     8.193    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.426     2.883    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 0.854ns (17.593%)  route 4.000ns (82.407%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255     7.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150     7.438 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.737     8.174    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y66         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.431     2.888    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y66         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.837ns  (logic 0.854ns (17.655%)  route 3.983ns (82.345%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255     7.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150     7.438 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.720     8.157    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430     2.887    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.837ns  (logic 0.854ns (17.655%)  route 3.983ns (82.345%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255     7.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150     7.438 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.720     8.157    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430     2.887    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.837ns  (logic 0.854ns (17.655%)  route 3.983ns (82.345%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.672     1.672    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.768 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.552     3.320    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y65         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     3.776 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.163     4.939    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X55Y64         LUT3 (Prop_lut3_I0_O)        0.124     5.063 f  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.908    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.032 f  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.255     7.288    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.150     7.438 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.720     8.157    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.430     2.887    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.148ns (53.732%)  route 0.127ns (46.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.148     1.371 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.127     1.498    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.642%)  route 0.137ns (49.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.555     1.221    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.362 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.137     1.499    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X47Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X47Y67         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.387 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.122     1.509    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.823     1.553    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y67         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.227    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.391 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.127     1.518    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.687%)  route 0.131ns (44.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.229    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.164     1.393 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.131     1.523    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.840%)  route 0.167ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.552     1.218    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y70         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141     1.359 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.167     1.525    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.820     1.549    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y70         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.986%)  route 0.140ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.227    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.391 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.140     1.530    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.271%)  route 0.144ns (46.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.229    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y62         FDRE (Prop_fdre_C_Q)         0.164     1.393 r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.144     1.536    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.560    mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y62         FDRE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.228    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X57Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDCE (Prop_fdce_C_Q)         0.141     1.369 r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.170     1.539    mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.559    mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y64         FDCE                                         r  mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.068%)  route 0.188ns (55.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.640     0.640    mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.666 r  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.223    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y66         FDRE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.148     1.371 r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.188     1.558    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X45Y66         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.825     1.554    mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y66         FDCE                                         r  mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           695 Endpoints
Min Delay           695 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.254ns  (logic 4.355ns (38.699%)  route 6.899ns (61.301%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.146     4.463    HexA/reset_rtl_0_IBUF
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124     4.587 r  HexA/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.753     8.339    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    11.254 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.254    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.224ns  (logic 4.340ns (38.668%)  route 6.884ns (61.332%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.846     4.162    HexA/reset_rtl_0_IBUF
    SLICE_X29Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.286 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.038     8.325    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    11.224 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.224    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.215ns  (logic 4.356ns (38.841%)  route 6.859ns (61.159%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.684     4.001    HexA/reset_rtl_0_IBUF
    SLICE_X32Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.125 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.175     8.300    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    11.215 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.215    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.214ns  (logic 4.358ns (38.862%)  route 6.856ns (61.138%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.861     4.178    HexA/reset_rtl_0_IBUF
    SLICE_X30Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.302 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.995     8.296    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    11.214 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.214    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.202ns  (logic 4.348ns (38.817%)  route 6.854ns (61.183%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.626     3.943    HexA/reset_rtl_0_IBUF
    SLICE_X30Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.067 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.228     8.294    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    11.202 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.202    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.184ns  (logic 4.355ns (38.937%)  route 6.830ns (61.063%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.835     4.152    HexA/reset_rtl_0_IBUF
    SLICE_X31Y47         LUT5 (Prop_lut5_I2_O)        0.124     4.276 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.994     8.270    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    11.184 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.184    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 4.359ns (39.304%)  route 6.731ns (60.696%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.171     4.487    HexA/reset_rtl_0_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.611 r  HexA/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.560     8.172    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    11.090 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.090    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.041ns  (logic 4.345ns (39.354%)  route 6.696ns (60.646%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.699     4.015    HexA/reset_rtl_0_IBUF
    SLICE_X30Y48         LUT5 (Prop_lut5_I2_O)        0.124     4.139 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.997     8.136    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    11.041 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.041    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.037ns  (logic 4.350ns (39.409%)  route 6.687ns (60.591%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          2.694     4.011    HexA/reset_rtl_0_IBUF
    SLICE_X32Y46         LUT5 (Prop_lut5_I2_O)        0.124     4.135 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.993     8.128    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    11.037 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.037    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.022ns  (logic 4.346ns (39.429%)  route 6.676ns (60.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.006     4.322    HexA/reset_rtl_0_IBUF
    SLICE_X33Y43         LUT5 (Prop_lut5_I2_O)        0.124     4.446 r  HexA/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.670     8.117    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    11.022 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.022    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos0_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDSE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos0_reg[7]/C
    SLICE_X43Y15         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos0_reg[7]/Q
                         net (fo=2, routed)           0.091     0.232    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos0_reg[31]_0[6]
    SLICE_X42Y15         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[15]/C
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[15]/Q
                         net (fo=2, routed)           0.091     0.232    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[31]_0[14]
    SLICE_X54Y24         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[19]/C
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[19]/Q
                         net (fo=2, routed)           0.091     0.232    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[31]_0[18]
    SLICE_X54Y25         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[23]/C
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[23]/Q
                         net (fo=2, routed)           0.091     0.232    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[31]_0[22]
    SLICE_X54Y26         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDSE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[3]/C
    SLICE_X55Y21         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[3]/Q
                         net (fo=2, routed)           0.091     0.232    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[31]_0[2]
    SLICE_X54Y21         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.721%)  route 0.091ns (39.279%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[7]/C
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[7]/Q
                         net (fo=2, routed)           0.091     0.232    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[31]_0[6]
    SLICE_X54Y22         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos0_reg[4]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos0_reg[4]/Q
                         net (fo=2, routed)           0.098     0.239    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos0_reg[31]_0[3]
    SLICE_X42Y15         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos3_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_x_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos3_reg[16]/C
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos3_reg[16]/Q
                         net (fo=2, routed)           0.098     0.239    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos3_reg[30]_0[15]
    SLICE_X34Y28         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_x_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[0]/C
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[0]/Q
                         net (fo=2, routed)           0.098     0.239    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[0]
    SLICE_X54Y21         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[12]/C
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[12]/Q
                         net (fo=2, routed)           0.098     0.239    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_pos_reg[31]_0[11]
    SLICE_X54Y24         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 3.620ns (34.028%)  route 7.017ns (65.972%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.090     3.530    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.986 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.052     6.038    HexA/HexB/p_0_in[1]
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.162 r  HexA/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.790     6.952    HexA/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I3_O)        0.124     7.076 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.175    11.251    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    14.167 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.167    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.428ns  (logic 3.612ns (34.634%)  route 6.817ns (65.366%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.066     3.506    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.962 r  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          1.900     5.862    HexA/HexB/p_0_in[0]
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.986 r  HexA/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.689     6.675    HexA/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I0_O)        0.124     6.799 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.228    11.027    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    13.935 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.935    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.351ns  (logic 3.604ns (34.815%)  route 6.747ns (65.185%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.090     3.530    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.986 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.697     5.683    HexA/HexB/p_0_in[1]
    SLICE_X29Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.807 r  HexA/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.012     6.819    HexA/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.038    10.981    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    13.881 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.881    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 3.621ns (35.269%)  route 6.646ns (64.731%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.090     3.530    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.986 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.836     5.822    HexA/HexB/p_0_in[1]
    SLICE_X29Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.946 r  HexA/hex_segA_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.816     6.762    HexA/hex_segA_OBUF[1]_inst_i_3_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I1_O)        0.124     6.886 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.995    10.880    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    13.797 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.797    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.241ns  (logic 3.618ns (35.330%)  route 6.623ns (64.670%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.066     3.506    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.962 r  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          1.826     5.788    HexA/HexB/p_0_in[0]
    SLICE_X29Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.912 r  HexA/hex_segA_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.803     6.715    HexA/hex_segA_OBUF[6]_inst_i_4_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.839 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.994    10.834    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    13.748 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.748    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.104ns  (logic 3.609ns (35.713%)  route 6.496ns (64.287%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.090     3.530    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.986 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.541     5.527    HexA/HexB/p_0_in[1]
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.124     5.651 r  HexA/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.958     6.609    HexA/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.124     6.733 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.997    10.730    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.634 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.634    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.055ns  (logic 3.613ns (35.931%)  route 6.442ns (64.069%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.090     3.530    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.456     3.986 r  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.579     5.565    HexA/HexB/p_0_in[1]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.689 r  HexA/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.870     6.559    HexA/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.683 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.993    10.676    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    13.585 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.585    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.793ns  (logic 3.619ns (36.952%)  route 6.174ns (63.048%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.066     3.506    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.962 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          1.394     5.356    HexA/HexB/p_0_in[0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.480 r  HexA/hex_segB_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           1.028     6.508    HexA/hex_segB_OBUF[4]_inst_i_3_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124     6.632 r  HexA/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.753    10.384    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    13.299 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.299    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.485ns  (logic 3.610ns (38.056%)  route 5.875ns (61.944%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.066     3.506    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.962 r  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          1.394     5.356    HexA/HexB/p_0_in[0]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.480 r  HexA/hex_segB_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.811     6.291    HexA/hex_segB_OBUF[6]_inst_i_4_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.415 r  HexA/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.670    10.086    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    12.991 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.991    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 3.604ns (38.446%)  route 5.770ns (61.554%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          2.066     3.506    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     3.962 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          1.570     5.533    HexA/HexB/p_0_in[0]
    SLICE_X33Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.657 r  HexA/hex_segB_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.799     6.456    HexA/hex_segB_OBUF[1]_inst_i_3_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I1_O)        0.124     6.580 r  HexA/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.400     9.980    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    12.880 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.880    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.396ns (50.570%)  route 1.365ns (49.430%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.981     1.190    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.268     1.599    HexA/HexB/p_0_in[0]
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.644 r  HexA/hex_segB_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.108     1.752    HexA/hex_segB_OBUF[5]_inst_i_4_n_0
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  HexA/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.989     2.785    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.951 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.951    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.415ns (50.722%)  route 1.374ns (49.278%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.981     1.190    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.331 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.652     1.982    HexA/HexB/p_0_in[0]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.043     2.025 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.723     2.748    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.979 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.979    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.393ns (49.502%)  route 1.421ns (50.498%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.209    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.350 r  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          0.347     1.698    HexA/HexB/p_0_in[1]
    SLICE_X31Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.743 r  HexA/hex_segB_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.182     1.924    HexA/hex_segB_OBUF[3]_inst_i_5_n_0
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.969 r  HexA/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.892     2.861    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.162     4.022 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.022    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.374ns (48.797%)  route 1.441ns (51.203%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.209    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.350 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          0.417     1.767    HexA/HexB/p_0_in[1]
    SLICE_X30Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  HexA/hex_segB_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.864    HexA/hex_segB_OBUF[2]_inst_i_4_n_0
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.909 r  HexA/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.973     2.882    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     4.024 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.024    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.351ns (47.337%)  route 1.503ns (52.663%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.981     1.190    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.331 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.650     1.980    HexA/HexB/p_0_in[0]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.045     2.025 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.853     2.878    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     4.043 r  hex_gridA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.043    hex_gridA[1]
    H6                                                                r  hex_gridA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.877ns  (logic 1.416ns (49.229%)  route 1.461ns (50.771%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.981     1.190    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.650     1.980    HexA/HexB/p_0_in[0]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.042     2.022 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.811     2.833    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.233     4.067 r  hex_gridA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.067    hex_gridA[0]
    G6                                                                r  hex_gridA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.350ns (44.999%)  route 1.651ns (55.001%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.981     1.190    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.652     1.982    HexA/HexB/p_0_in[0]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.045     2.027 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.999     3.026    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     4.191 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.191    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.084ns  (logic 1.371ns (44.454%)  route 1.713ns (55.546%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.981     1.190    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.331 f  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.650     1.980    HexA/HexB/p_0_in[0]
    SLICE_X35Y51         LUT3 (Prop_lut3_I0_O)        0.045     2.025 r  HexA/hex_gridA_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.063     3.089    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     4.273 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.273    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.090ns  (logic 1.401ns (45.327%)  route 1.689ns (54.673%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.981     1.190    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  HexA/counter_reg[15]/Q
                         net (fo=61, routed)          0.392     1.723    HexA/HexB/p_0_in[0]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.768 r  HexA/hex_segB_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.820    HexA/hex_segB_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  HexA/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.245     3.110    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         1.170     4.280 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.280    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.074ns  (logic 1.395ns (45.364%)  route 1.680ns (54.636%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.001     1.209    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.350 f  HexA/counter_reg[16]/Q
                         net (fo=61, routed)          0.455     1.805    HexA/HexB/p_0_in[1]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  HexA/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.902    HexA/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.947 r  HexA/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.173     3.120    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     4.284 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.284    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  

Max Delay          1002 Endpoints
Min Delay          1002 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.020ns  (logic 3.666ns (36.584%)  route 6.354ns (63.416%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.566    -2.403    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y48         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.885 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=8, routed)           1.304    -0.581    HexA/gpio_usb_keycode_0_tri_o[28]
    SLICE_X29Y45         LUT6 (Prop_lut6_I1_O)        0.124    -0.457 r  HexA/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.012     0.555    HexA/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.679 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.038     4.717    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900     7.617 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.617    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/B[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.958ns  (logic 1.058ns (10.625%)  route 8.900ns (89.375%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.355     1.402    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.526 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][31]_i_1/O
                         net (fo=1461, routed)        2.463     3.989    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_out
    SLICE_X34Y15         LUT2 (Prop_lut2_I1_O)        0.150     4.139 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos3[0]_i_1/O
                         net (fo=65, routed)          1.360     5.499    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter30
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.328     5.827 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0_i_1/O
                         net (fo=4, routed)           1.722     7.548    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0_1[0]
    DSP48_X0Y11          DSP48E1                                      r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/B[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.830ns  (logic 3.675ns (37.387%)  route 6.155ns (62.613%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.566    -2.403    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y48         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=8, routed)           1.357    -0.528    HexA/gpio_usb_keycode_0_tri_o[28]
    SLICE_X30Y45         LUT6 (Prop_lut6_I0_O)        0.124    -0.404 r  HexA/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.805     0.401    HexA/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.525 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.993     4.518    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909     7.427 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.427    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/B[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 1.058ns (10.880%)  route 8.666ns (89.120%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.355     1.402    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.526 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][31]_i_1/O
                         net (fo=1461, routed)        2.463     3.989    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_out
    SLICE_X34Y15         LUT2 (Prop_lut2_I1_O)        0.150     4.139 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos3[0]_i_1/O
                         net (fo=65, routed)          1.360     5.499    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter30
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.328     5.827 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0_i_1/O
                         net (fo=4, routed)           1.488     7.315    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0_1[0]
    DSP48_X0Y11          DSP48E1                                      r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/B[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.694ns  (logic 3.612ns (37.258%)  route 6.082ns (62.742%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.565    -2.404    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y46         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=8, routed)           1.165    -0.783    HexA/gpio_usb_keycode_0_tri_o[18]
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.124    -0.659 r  HexA/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.689     0.031    HexA/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.155 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.228     4.382    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908     7.290 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.290    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 3.682ns (38.008%)  route 6.005ns (61.992%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.566    -2.403    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y48         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.885 f  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=8, routed)           1.159    -0.725    HexA/gpio_usb_keycode_0_tri_o[17]
    SLICE_X32Y47         LUT6 (Prop_lut6_I3_O)        0.124    -0.601 r  HexA/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.670     0.069    HexA/hex_segA_OBUF[4]_inst_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124     0.193 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.175     4.368    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916     7.284 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.284    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/B[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.650ns  (logic 1.058ns (10.964%)  route 8.592ns (89.036%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.355     1.402    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.526 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][31]_i_1/O
                         net (fo=1461, routed)        2.429     3.955    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_out
    SLICE_X40Y15         LUT2 (Prop_lut2_I1_O)        0.152     4.107 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos0[0]_i_1/O
                         net (fo=65, routed)          0.958     5.065    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter00
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.326     5.391 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_address0_i_1/O
                         net (fo=4, routed)           1.849     7.240    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/B[0]
    DSP48_X0Y5           DSP48E1                                      r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/B[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.640ns  (logic 3.683ns (38.209%)  route 5.957ns (61.791%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.566    -2.403    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y48         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.885 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=8, routed)           1.146    -0.739    HexA/gpio_usb_keycode_0_tri_o[29]
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.124    -0.615 r  HexA/hex_segA_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.816     0.201    HexA/hex_segA_OBUF[1]_inst_i_3_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I1_O)        0.124     0.325 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.995     4.320    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917     7.237 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.237    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.558ns  (logic 3.609ns (37.754%)  route 5.950ns (62.246%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.566    -2.403    mb_block_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y46         FDRE                                         r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  mb_block_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=8, routed)           0.995    -0.952    HexA/gpio_usb_keycode_0_tri_o[27]
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    -0.828 r  HexA/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.958     0.130    HexA/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.254 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.997     4.251    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905     7.155 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.155    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/B[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 1.058ns (11.065%)  route 8.504ns (88.935%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.233     1.233    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.560    -2.409    mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X57Y52         FDRE                                         r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.953 r  mb_block_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=103, routed)         3.355     1.402    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X47Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.526 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs[2][31]_i_1/O
                         net (fo=1461, routed)        2.463     3.989    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_out
    SLICE_X34Y15         LUT2 (Prop_lut2_I1_O)        0.150     4.139 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos3[0]_i_1/O
                         net (fo=65, routed)          1.360     5.499    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter30
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.328     5.827 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0_i_1/O
                         net (fo=4, routed)           1.326     7.152    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0_1[0]
    DSP48_X0Y11          DSP48E1                                      r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/B[4]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.840ns  (logic 0.467ns (55.584%)  route 0.373ns (44.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.441    -2.940    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y15         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.367    -2.573 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][1]/Q
                         net (fo=5, routed)           0.373    -2.200    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3_reg[2]_0[1]
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.100    -2.100 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter1[2]_i_1/O
                         net (fo=1, routed)           0.000    -2.100    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter1[2]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.964ns  (logic 0.462ns (47.948%)  route 0.502ns (52.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.441    -2.940    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y15         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.367    -2.573 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][3]/Q
                         net (fo=5, routed)           0.502    -2.072    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3_reg[2]_0[3]
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.095    -1.977 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.977    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3[1]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.969ns  (logic 0.467ns (48.217%)  route 0.502ns (51.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.441    -2.940    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y15         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.367    -2.573 f  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][3]/Q
                         net (fo=5, routed)           0.502    -2.072    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3_reg[2]_0[3]
    SLICE_X39Y18         LUT4 (Prop_lut4_I3_O)        0.100    -1.972 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.972    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3[0]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/vsync_counter3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[46][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos2_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.043ns  (logic 0.706ns (67.673%)  route 0.337ns (32.327%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.430    -2.951    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X37Y23         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[46][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.367    -2.584 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[46][1]/Q
                         net (fo=123, routed)         0.337    -2.247    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[46][1]_0[0]
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.339    -1.908 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.908    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos2_reg[31]_1[1]
    SLICE_X34Y23         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos2_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos0_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.062ns  (logic 0.706ns (66.481%)  route 0.356ns (33.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.433    -2.948    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X44Y23         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.367    -2.581 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]/Q
                         net (fo=123, routed)         0.356    -2.225    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]_0[0]
    SLICE_X42Y23         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.339    -1.886 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos0_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.886    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos0_reg[19]_0[1]
    SLICE_X42Y23         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos0_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos0_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.088ns  (logic 0.643ns (59.124%)  route 0.445ns (40.876%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.433    -2.948    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X44Y23         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.367    -2.581 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]/Q
                         net (fo=123, routed)         0.445    -2.137    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]_0[0]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.100    -2.037 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos0[20]_i_4/O
                         net (fo=1, routed)           0.000    -2.037    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos0[20]_i_4_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -1.861 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos0_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.861    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos0_reg[23]_0[1]
    SLICE_X42Y24         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos0_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos0_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.095ns  (logic 0.659ns (60.208%)  route 0.436ns (39.792%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.433    -2.948    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X44Y23         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.367    -2.581 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]/Q
                         net (fo=123, routed)         0.436    -2.146    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[38][1]_0[0]
    SLICE_X42Y24         LUT2 (Prop_lut2_I0_O)        0.100    -2.046 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos0[20]_i_5/O
                         net (fo=1, routed)           0.000    -2.046    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos0[20]_i_5_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.192    -1.854 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos0_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -1.854    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos0_reg[23]_0[0]
    SLICE_X42Y24         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos0_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos1_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.111ns  (logic 0.695ns (62.563%)  route 0.416ns (37.437%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.431    -2.950    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X37Y22         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.367    -2.583 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]/Q
                         net (fo=123, routed)         0.416    -2.167    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]_0[0]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328    -1.839 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/y_pos1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -1.839    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos1_reg[31]_1[1]
    SLICE_X35Y21         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/y_pos1_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos1_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.118ns  (logic 0.656ns (58.695%)  route 0.462ns (41.305%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.431    -2.950    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X37Y22         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.367    -2.583 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]/Q
                         net (fo=123, routed)         0.462    -2.121    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]_0[0]
    SLICE_X36Y19         LUT2 (Prop_lut2_I0_O)        0.100    -2.021 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos1[28]_i_3/O
                         net (fo=1, routed)           0.000    -2.021    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos1[28]_i_3_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -1.832 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -1.832    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos1_reg[31]_1[2]
    SLICE_X36Y19         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos1_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos1_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.120ns  (logic 0.656ns (58.582%)  route 0.464ns (41.418%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.431    -2.950    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X37Y22         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.367    -2.583 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[42][1]/Q
                         net (fo=123, routed)         0.464    -2.119    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos1_reg[31]_2[0]
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.100    -2.019 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos1[28]_i_2/O
                         net (fo=1, routed)           0.000    -2.019    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos1_reg[31][0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.830 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/x_pos1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -1.830    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos1_reg[31]_1[3]
    SLICE_X36Y19         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/x_pos1_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     1.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  mb_block_i/hdmi_packman_control_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.575     6.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     5.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mb_block_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    N15                  IBUF                         0.000     5.000 f  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     5.480    mb_block_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.335 f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.869    mb_block_i/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     2.898 f  mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     3.713    mb_block_i/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    mb_block_i/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.316ns (25.147%)  route 3.919ns (74.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.919     5.235    HexA/reset_rtl_0_IBUF
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.789     3.159    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.316ns (25.147%)  route 3.919ns (74.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.919     5.235    HexA/reset_rtl_0_IBUF
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.789     3.159    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.316ns (25.147%)  route 3.919ns (74.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.919     5.235    HexA/reset_rtl_0_IBUF
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.789     3.159    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.316ns (25.147%)  route 3.919ns (74.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.919     5.235    HexA/reset_rtl_0_IBUF
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.789     3.159    HexA/Clk
    SLICE_X29Y38         FDRE                                         r  HexA/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 1.316ns (25.633%)  route 3.819ns (74.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.819     5.136    HexA/reset_rtl_0_IBUF
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.669     3.040    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 1.316ns (25.633%)  route 3.819ns (74.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.819     5.136    HexA/reset_rtl_0_IBUF
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.669     3.040    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 1.316ns (25.633%)  route 3.819ns (74.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.819     5.136    HexA/reset_rtl_0_IBUF
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.669     3.040    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 1.316ns (25.633%)  route 3.819ns (74.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.819     5.136    HexA/reset_rtl_0_IBUF
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.669     3.040    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.097ns  (logic 1.316ns (25.830%)  route 3.780ns (74.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.780     5.097    HexA/reset_rtl_0_IBUF
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.788     3.158    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.097ns  (logic 1.316ns (25.830%)  route 3.780ns (74.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          3.780     5.097    HexA/reset_rtl_0_IBUF
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.788     3.158    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.394ns (20.929%)  route 1.487ns (79.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.487     1.880    HexA/reset_rtl_0_IBUF
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.132     1.528    HexA/Clk
    SLICE_X29Y40         FDRE                                         r  HexA/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.394ns (19.950%)  route 1.579ns (80.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.579     1.973    HexA/reset_rtl_0_IBUF
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.111     1.507    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.394ns (19.950%)  route 1.579ns (80.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.579     1.973    HexA/reset_rtl_0_IBUF
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.111     1.507    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.394ns (19.950%)  route 1.579ns (80.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.579     1.973    HexA/reset_rtl_0_IBUF
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.111     1.507    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.973ns  (logic 0.394ns (19.950%)  route 1.579ns (80.050%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.579     1.973    HexA/reset_rtl_0_IBUF
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.111     1.507    HexA/Clk
    SLICE_X29Y39         FDRE                                         r  HexA/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.394ns (19.237%)  route 1.652ns (80.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.652     2.046    HexA/reset_rtl_0_IBUF
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.038     1.434    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.394ns (19.237%)  route 1.652ns (80.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.652     2.046    HexA/reset_rtl_0_IBUF
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.038     1.434    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.394ns (19.237%)  route 1.652ns (80.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.652     2.046    HexA/reset_rtl_0_IBUF
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.038     1.434    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.394ns (19.237%)  route 1.652ns (80.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.652     2.046    HexA/reset_rtl_0_IBUF
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.038     1.434    HexA/Clk
    SLICE_X29Y36         FDRE                                         r  HexA/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            HexA/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.394ns (19.191%)  route 1.657ns (80.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=36, routed)          1.657     2.051    HexA/reset_rtl_0_IBUF
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.104     1.500    HexA/Clk
    SLICE_X29Y37         FDRE                                         r  HexA/counter_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.134ns  (logic 8.991ns (63.611%)  route 5.143ns (36.389%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/Q
                         net (fo=9, routed)           1.601     2.119    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.119     2.238 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     3.031    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     3.386 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     3.386    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.899 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.899    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.016    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     5.092    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.299 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.301    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.819 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    11.460    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    11.584 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    11.584    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.134    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.248    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.582 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/O[1]
                         net (fo=1, routed)           0.658    13.240    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[9]
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.303    13.543 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_4/O
                         net (fo=1, routed)           0.591    14.134    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.974ns  (logic 8.895ns (63.656%)  route 5.079ns (36.344%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/Q
                         net (fo=9, routed)           1.601     2.119    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.119     2.238 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     3.031    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     3.386 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     3.386    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.899 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.899    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.016    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     5.092    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.299 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.301    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.819 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    11.460    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    11.584 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    11.584    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.134    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.248    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.487 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/O[2]
                         net (fo=1, routed)           0.311    12.798    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[10]
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.302    13.100 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_3/O
                         net (fo=1, routed)           0.874    13.974    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.958ns  (logic 8.973ns (64.288%)  route 4.985ns (35.712%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 FDRE=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/Q
                         net (fo=9, routed)           1.601     2.119    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.119     2.238 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     3.031    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     3.386 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     3.386    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.899 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.899    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.016    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     5.092    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.299 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.301    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.819 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    11.460    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    11.584 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    11.584    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.134    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.248    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.561 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/O[3]
                         net (fo=1, routed)           0.430    12.991    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[11]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.306    13.297 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_2/O
                         net (fo=1, routed)           0.661    13.958    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.926ns  (logic 9.156ns (65.746%)  route 4.770ns (34.254%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=3 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/Q
                         net (fo=5, routed)           2.075     2.593    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[31]_0[8]
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     2.717 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9/O
                         net (fo=1, routed)           0.000     2.717    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.230 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.230    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.449 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_1/O[0]
                         net (fo=1, routed)           0.866     4.315    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_0[12]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_B[12]_P[12])
                                                      2.228     6.543 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865     7.409    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.445 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    11.447    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.965 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[3]
                         net (fo=1, routed)           0.962    13.926    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.895ns  (logic 8.989ns (64.694%)  route 4.906ns (35.306%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/Q
                         net (fo=9, routed)           1.601     2.119    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1[3]
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.119     2.238 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16/O
                         net (fo=2, routed)           0.793     3.031    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_16_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.355     3.386 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20/O
                         net (fo=1, routed)           0.000     3.386    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_20_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.899 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.899    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.016    mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  mb_block_i/hdmi_packman_control_0/inst/vga/ghost1_rom_address1_i_1/O[0]
                         net (fo=18, routed)          0.857     5.092    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_0[12]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207     9.299 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.301    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.819 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0/P[1]
                         net (fo=1, routed)           0.641    11.460    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_address0_n_104
    SLICE_X9Y21          LUT2 (Prop_lut2_I1_O)        0.124    11.584 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56/O
                         net (fo=1, routed)           0.000    11.584    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_56_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.134    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_21_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.248    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_20_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.362    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_19_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.584 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom_i_18/O[0]
                         net (fo=1, routed)           0.320    12.904    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_address0__0[12]
    SLICE_X9Y25          LUT5 (Prop_lut5_I4_O)        0.299    13.203 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_rom_i_1/O
                         net (fo=1, routed)           0.691    13.895    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.476    21.476    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost1_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.885ns  (logic 9.156ns (65.941%)  route 4.729ns (34.059%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=3 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/Q
                         net (fo=5, routed)           2.075     2.593    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[31]_0[8]
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     2.717 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9/O
                         net (fo=1, routed)           0.000     2.717    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.230 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.230    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.449 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_1/O[0]
                         net (fo=1, routed)           0.866     4.315    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_0[12]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_B[12]_P[12])
                                                      2.228     6.543 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865     7.409    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.445 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    11.447    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    12.965 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[7]
                         net (fo=1, routed)           0.921    13.885    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.884ns  (logic 9.156ns (65.948%)  route 4.728ns (34.052%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=3 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/Q
                         net (fo=5, routed)           2.075     2.593    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[31]_0[8]
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     2.717 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9/O
                         net (fo=1, routed)           0.000     2.717    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.230 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.230    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.449 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_1/O[0]
                         net (fo=1, routed)           0.866     4.315    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_0[12]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_B[12]_P[12])
                                                      2.228     6.543 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865     7.409    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.445 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    11.447    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    12.965 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[5]
                         net (fo=1, routed)           0.919    13.884    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.880ns  (logic 9.156ns (65.963%)  route 4.724ns (34.037%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=3 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/Q
                         net (fo=5, routed)           2.075     2.593    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[31]_0[8]
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     2.717 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9/O
                         net (fo=1, routed)           0.000     2.717    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.230 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.230    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.449 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_1/O[0]
                         net (fo=1, routed)           0.866     4.315    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_0[12]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_B[12]_P[12])
                                                      2.228     6.543 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865     7.409    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.445 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    11.447    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    12.965 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[9]
                         net (fo=1, routed)           0.916    13.880    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.880ns  (logic 9.156ns (65.965%)  route 4.724ns (34.035%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=3 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/Q
                         net (fo=5, routed)           2.075     2.593    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[31]_0[8]
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     2.717 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9/O
                         net (fo=1, routed)           0.000     2.717    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.230 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.230    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.449 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_1/O[0]
                         net (fo=1, routed)           0.866     4.315    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_0[12]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_B[12]_P[12])
                                                      2.228     6.543 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865     7.409    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.445 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    11.447    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.965 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[4]
                         net (fo=1, routed)           0.915    13.880    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.879ns  (logic 9.156ns (65.970%)  route 4.723ns (34.030%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=3 FDRE=1 LUT1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/C
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[8]/Q
                         net (fo=5, routed)           2.075     2.593    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/y_out_reg[31]_0[8]
    SLICE_X54Y9          LUT1 (Prop_lut1_I0_O)        0.124     2.717 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9/O
                         net (fo=1, routed)           0.000     2.717    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_9_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.230 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.230    mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_2_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.449 r  mb_block_i/hdmi_packman_control_0/inst/pm_animator_inst/pm_rom_address1_i_1/O[0]
                         net (fo=1, routed)           0.866     4.315    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_0[12]
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_B[12]_P[12])
                                                      2.228     6.543 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1/P[12]
                         net (fo=1, routed)           0.865     7.409    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address1_n_93
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.445 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address/PCOUT[47]
                         net (fo=1, routed)           0.002    11.447    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address_n_106
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.965 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom_address__0/P[0]
                         net (fo=1, routed)           0.914    13.879    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.457    21.457    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.485    21.485    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y5          RAMB18E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/pm_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.708ns (62.036%)  route 0.433ns (37.964%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/CLK
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/P[11]
                         net (fo=1, routed)           0.162     0.652    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0_n_94
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.697 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_45/O
                         net (fo=1, routed)           0.000     0.697    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_45_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.760 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_19/O[3]
                         net (fo=1, routed)           0.115     0.875    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_address0__0[11]
    SLICE_X9Y12          LUT5 (Prop_lut5_I4_O)        0.110     0.985 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_i_2/O
                         net (fo=1, routed)           0.156     1.141    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.873    20.873    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.712ns (62.226%)  route 0.432ns (37.774%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/CLK
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/P[12]
                         net (fo=1, routed)           0.160     0.650    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/P[1]
    SLICE_X11Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.695 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_i_42/O
                         net (fo=1, routed)           0.000     0.695    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.765 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_18/O[0]
                         net (fo=1, routed)           0.115     0.881    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_address0__0[12]
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.107     0.988 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_i_1/O
                         net (fo=1, routed)           0.157     1.144    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.873    20.873    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.712ns (62.064%)  route 0.435ns (37.936%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/CLK
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/P[8]
                         net (fo=1, routed)           0.160     0.650    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0_n_97
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.695 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_48/O
                         net (fo=1, routed)           0.000     0.695    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_48_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.765 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_19/O[0]
                         net (fo=1, routed)           0.117     0.883    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_address0__0[8]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.107     0.990 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_i_5/O
                         net (fo=1, routed)           0.158     1.147    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.873    20.873    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.710ns (60.737%)  route 0.459ns (39.263%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/P[7]
                         net (fo=1, routed)           0.189     0.679    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0_n_98
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.724 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_50/O
                         net (fo=1, routed)           0.000     0.724    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_50_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.788 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_20/O[3]
                         net (fo=1, routed)           0.112     0.900    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0__0[7]
    SLICE_X9Y27          LUT5 (Prop_lut5_I4_O)        0.111     1.011 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_6/O
                         net (fo=1, routed)           0.158     1.169    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.866    20.866    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.710ns (60.474%)  route 0.464ns (39.526%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/P[11]
                         net (fo=1, routed)           0.189     0.679    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0_n_94
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.724 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_45/O
                         net (fo=1, routed)           0.000     0.724    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_45_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.788 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_19/O[3]
                         net (fo=1, routed)           0.119     0.907    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0__0[11]
    SLICE_X8Y26          LUT5 (Prop_lut5_I4_O)        0.111     1.018 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_2/O
                         net (fo=1, routed)           0.156     1.174    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.866    20.866    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.707ns (60.084%)  route 0.470ns (39.916%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/CLK
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0/P[9]
                         net (fo=1, routed)           0.160     0.650    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_address0_n_96
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.695 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_47/O
                         net (fo=1, routed)           0.000     0.695    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_47_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.760 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom_i_19/O[1]
                         net (fo=1, routed)           0.153     0.914    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_address0__0[9]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.107     1.021 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_rom_i_4/O
                         net (fo=1, routed)           0.156     1.177    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.873    20.873    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost0_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.710ns (60.309%)  route 0.467ns (39.691%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/P[12]
                         net (fo=1, routed)           0.196     0.686    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_18[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_42/O
                         net (fo=1, routed)           0.000     0.731    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25[0]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.801 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_18/O[0]
                         net (fo=1, routed)           0.115     0.916    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0__0[12]
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.105     1.021 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_1/O
                         net (fo=1, routed)           0.157     1.177    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.866    20.866    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.710ns (60.025%)  route 0.473ns (39.975%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/P[4]
                         net (fo=1, routed)           0.196     0.686    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0_n_101
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_53/O
                         net (fo=1, routed)           0.000     0.731    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_53_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.801 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_20/O[0]
                         net (fo=1, routed)           0.121     0.921    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0__0[4]
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.105     1.026 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_9/O
                         net (fo=1, routed)           0.156     1.183    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.866    20.866    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.709ns (59.935%)  route 0.474ns (40.065%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/P[9]
                         net (fo=1, routed)           0.164     0.654    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0_n_96
    SLICE_X10Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.699 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_47/O
                         net (fo=1, routed)           0.000     0.699    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_47_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.765 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_19/O[1]
                         net (fo=1, routed)           0.154     0.919    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0__0[9]
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.108     1.027 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_4/O
                         net (fo=1, routed)           0.156     1.183    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.866    20.866    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.708ns (59.264%)  route 0.487ns (40.736%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/CLK
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.490     0.490 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0/P[6]
                         net (fo=1, routed)           0.163     0.653    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_address0_n_99
    SLICE_X10Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.698 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_51/O
                         net (fo=1, routed)           0.000     0.698    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_51_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.763 r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom_i_20/O[2]
                         net (fo=1, routed)           0.166     0.929    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_address0__0[6]
    SLICE_X8Y26          LUT5 (Prop_lut5_I4_O)        0.108     1.037 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_rom_i_7/O
                         net (fo=1, routed)           0.158     1.195    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.817    20.817    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    19.441 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    19.971    mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    20.000 f  mb_block_i/hdmi_packman_control_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.866    20.866    mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  mb_block_i/hdmi_packman_control_0/inst/nolabel_line196/ghost3_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.427ns (23.873%)  route 4.550ns (76.127%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[21]/C
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[21]/Q
                         net (fo=4, routed)           2.473     2.929    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[31]_0[21]
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.124     3.053 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[21]_i_24/O
                         net (fo=1, routed)           1.027     4.080    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]_i_9_1
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.124     4.204 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[21]_i_20/O
                         net (fo=1, routed)           0.000     4.204    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[21]_i_20_n_0
    SLICE_X34Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     4.413 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]_i_9/O
                         net (fo=1, routed)           1.051     5.463    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]_i_9_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.297     5.760 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=1, routed)           0.000     5.760    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X47Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     5.977 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     5.977    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.442    -2.939    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X47Y34         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.579ns  (logic 1.489ns (26.690%)  route 4.090ns (73.310%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[12]/C
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[12]/Q
                         net (fo=5, routed)           1.504     2.022    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[31]_0[12]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.146 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[12]_i_24/O
                         net (fo=1, routed)           1.078     3.224    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]_i_9_1
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.348 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[12]_i_20/O
                         net (fo=1, routed)           0.000     3.348    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[12]_i_20_n_0
    SLICE_X34Y30         MUXF7 (Prop_muxf7_I0_O)      0.209     3.557 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]_i_9/O
                         net (fo=1, routed)           1.508     5.065    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]_i_9_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I2_O)        0.297     5.362 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.000     5.362    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[12]_i_3_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.579 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     5.579    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]_i_1_n_0
    SLICE_X48Y24         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.434    -2.947    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y24         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_y_out_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.518ns  (logic 1.527ns (27.671%)  route 3.991ns (72.329%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_y_out_reg[19]/C
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_y_out_reg[19]/Q
                         net (fo=4, routed)           1.648     2.166    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_y[19]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.124     2.290 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[19]_i_25/O
                         net (fo=1, routed)           1.228     3.517    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]_i_9_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     3.641 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[19]_i_21/O
                         net (fo=1, routed)           0.000     3.641    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[19]_i_21_n_0
    SLICE_X28Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     3.858 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]_i_9/O
                         net (fo=1, routed)           1.116     4.974    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]_i_9_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.299     5.273 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[19]_i_3/O
                         net (fo=1, routed)           0.000     5.273    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[19]_i_3_n_0
    SLICE_X45Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     5.518 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     5.518    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]_i_1_n_0
    SLICE_X45Y32         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.440    -2.941    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y32         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[19]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 1.492ns (28.393%)  route 3.763ns (71.607%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[22]/C
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[22]/Q
                         net (fo=4, routed)           1.514     1.970    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y[22]
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.094 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[22]_i_25/O
                         net (fo=1, routed)           0.888     2.982    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]_i_9_0
    SLICE_X28Y29         LUT5 (Prop_lut5_I4_O)        0.124     3.106 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[22]_i_21/O
                         net (fo=1, routed)           0.000     3.106    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[22]_i_21_n_0
    SLICE_X28Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     3.351 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]_i_9/O
                         net (fo=1, routed)           1.361     4.712    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]_i_9_n_0
    SLICE_X47Y34         LUT5 (Prop_lut5_I2_O)        0.298     5.010 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[22]_i_3/O
                         net (fo=1, routed)           0.000     5.010    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[22]_i_3_n_0
    SLICE_X47Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     5.255 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     5.255    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]_i_1_n_0
    SLICE_X47Y34         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.442    -2.939    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X47Y34         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_x_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.232ns  (logic 1.499ns (28.652%)  route 3.733ns (71.348%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_x_out_reg[0]/C
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_x_out_reg[0]/Q
                         net (fo=8, routed)           1.397     1.915    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_x_out_reg[31]_0[0]
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.039 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[0]_i_25/O
                         net (fo=1, routed)           0.778     2.817    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_i_9_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I4_O)        0.124     2.941 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_21/O
                         net (fo=1, routed)           0.000     2.941    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_21_n_0
    SLICE_X35Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     3.158 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_i_9/O
                         net (fo=1, routed)           1.557     4.716    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_i_9_n_0
    SLICE_X49Y16         LUT5 (Prop_lut5_I2_O)        0.299     5.015 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.000     5.015    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X49Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     5.232 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.232    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.444    -2.937    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X49Y16         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.597ns (31.011%)  route 3.553ns (68.989%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[25]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[25]/Q
                         net (fo=4, routed)           1.165     1.584    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[31]_0[25]
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.296     1.880 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[25]_i_24/O
                         net (fo=1, routed)           1.065     2.944    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]_i_9_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.124     3.068 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[25]_i_20/O
                         net (fo=1, routed)           0.000     3.068    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[25]_i_20_n_0
    SLICE_X28Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     3.280 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]_i_9/O
                         net (fo=1, routed)           1.323     4.604    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]_i_9_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I2_O)        0.299     4.903 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[25]_i_3/O
                         net (fo=1, routed)           0.000     4.903    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[25]_i_3_n_0
    SLICE_X46Y36         MUXF7 (Prop_muxf7_I1_O)      0.247     5.150 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     5.150    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]_i_1_n_0
    SLICE_X46Y36         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.443    -2.938    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X46Y36         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[25]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.132ns  (logic 1.499ns (29.211%)  route 3.633ns (70.789%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/C
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[3]/Q
                         net (fo=9, routed)           1.333     1.851    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/Q[3]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.975 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[3]_i_25/O
                         net (fo=1, routed)           0.674     2.649    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_i_9_0
    SLICE_X32Y23         LUT5 (Prop_lut5_I4_O)        0.124     2.773 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_21/O
                         net (fo=1, routed)           0.000     2.773    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_21_n_0
    SLICE_X32Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     2.990 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_i_9/O
                         net (fo=1, routed)           1.625     4.616    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_i_9_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I2_O)        0.299     4.915 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.000     4.915    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     5.132 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.132    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_i_1_n_0
    SLICE_X48Y14         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.446    -2.935    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y14         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.465ns (28.550%)  route 3.666ns (71.450%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[11]/C
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y_out_reg[11]/Q
                         net (fo=5, routed)           1.780     2.236    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost1_y[11]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[11]_i_25/O
                         net (fo=1, routed)           0.847     3.207    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[11]_i_9_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.331 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[11]_i_21/O
                         net (fo=1, routed)           0.000     3.331    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[11]_i_21_n_0
    SLICE_X40Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     3.548 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[11]_i_9/O
                         net (fo=1, routed)           1.039     4.587    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[11]_i_9_n_0
    SLICE_X48Y22         LUT5 (Prop_lut5_I2_O)        0.299     4.886 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[11]_i_3/O
                         net (fo=1, routed)           0.000     4.886    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[11]_i_3_n_0
    SLICE_X48Y22         MUXF7 (Prop_muxf7_I1_O)      0.245     5.131 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     5.131    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[11]_i_1_n_0
    SLICE_X48Y22         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.437    -2.944    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y22         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[11]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.131ns  (logic 1.522ns (29.662%)  route 3.609ns (70.338%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[7]/C
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[7]/Q
                         net (fo=8, routed)           1.331     1.849    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[31]_0[7]
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     1.973 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[7]_i_24/O
                         net (fo=1, routed)           0.854     2.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_i_9_1
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.951 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_20/O
                         net (fo=1, routed)           0.000     2.951    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_20_n_0
    SLICE_X31Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     3.163 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_i_9/O
                         net (fo=1, routed)           1.425     4.587    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_i_9_n_0
    SLICE_X49Y16         LUT5 (Prop_lut5_I2_O)        0.299     4.886 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.000     4.886    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X49Y16         MUXF7 (Prop_muxf7_I1_O)      0.245     5.131 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.131    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.444    -2.937    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X49Y16         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_y_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.108ns  (logic 1.429ns (27.975%)  route 3.679ns (72.025%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_y_out_reg[24]/C
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_y_out_reg[24]/Q
                         net (fo=4, routed)           1.505     1.961    mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost2_y[24]
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.124     2.085 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/axi_rdata[24]_i_24/O
                         net (fo=1, routed)           1.059     3.144    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]_i_9_1
    SLICE_X31Y32         LUT5 (Prop_lut5_I4_O)        0.124     3.268 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[24]_i_20/O
                         net (fo=1, routed)           0.000     3.268    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[24]_i_20_n_0
    SLICE_X31Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     3.480 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]_i_9/O
                         net (fo=1, routed)           1.115     4.595    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]_i_9_n_0
    SLICE_X46Y36         LUT5 (Prop_lut5_I2_O)        0.299     4.894 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[24]_i_3/O
                         net (fo=1, routed)           0.000     4.894    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[24]_i_3_n_0
    SLICE_X46Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     5.108 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     5.108    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]_i_1_n_0
    SLICE_X46Y36         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          1.162     1.162    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        1.443    -2.938    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X46Y36         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.859    -1.244    mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.424ns (48.700%)  route 0.447ns (51.300%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[2]/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[2]/Q
                         net (fo=6, routed)           0.348     0.489    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[31]_i_11_0[2]
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.534 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[2]_i_23/O
                         net (fo=1, routed)           0.000     0.534    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[2]_i_23_n_0
    SLICE_X44Y13         MUXF7 (Prop_muxf7_I1_O)      0.065     0.599 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]_i_10/O
                         net (fo=1, routed)           0.099     0.698    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]_i_10_n_0
    SLICE_X47Y14         LUT5 (Prop_lut5_I4_O)        0.108     0.806 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.000     0.806    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X47Y14         MUXF7 (Prop_muxf7_I1_O)      0.065     0.871 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.871    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]_i_1_n_0
    SLICE_X47Y14         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.829    -1.274    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X47Y14         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.423ns (48.401%)  route 0.451ns (51.599%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[3]/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[3]/Q
                         net (fo=10, routed)          0.248     0.389    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[31]_i_11_0[3]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.434 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_23/O
                         net (fo=1, routed)           0.000     0.434    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_23_n_0
    SLICE_X46Y14         MUXF7 (Prop_muxf7_I1_O)      0.064     0.498 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_i_10/O
                         net (fo=1, routed)           0.203     0.701    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_i_10_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I4_O)        0.108     0.809 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.000     0.809    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X48Y14         MUXF7 (Prop_muxf7_I1_O)      0.065     0.874 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.874    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]_i_1_n_0
    SLICE_X48Y14         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.831    -1.272    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y14         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_y_out_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.364ns (40.524%)  route 0.534ns (59.476%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_y_out_reg[20]/C
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_y_out_reg[20]/Q
                         net (fo=3, routed)           0.237     0.401    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[31]_i_9_0[20]
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.446 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[20]_i_19/O
                         net (fo=1, routed)           0.110     0.556    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[20]_i_19_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.601 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[20]_i_8/O
                         net (fo=1, routed)           0.187     0.788    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[20]_i_8_n_0
    SLICE_X40Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.833 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[20]_i_3/O
                         net (fo=1, routed)           0.000     0.833    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[20]_i_3_n_0
    SLICE_X40Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     0.898 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.898    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[20]_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.826    -1.277    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X40Y33         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[20]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_x_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.432ns (47.927%)  route 0.469ns (52.073%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_x_out_reg[7]/C
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_x_out_reg[7]/Q
                         net (fo=5, routed)           0.236     0.377    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[31]_i_11_1[7]
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.422 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_23/O
                         net (fo=1, routed)           0.000     0.422    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_23_n_0
    SLICE_X46Y15         MUXF7 (Prop_muxf7_I1_O)      0.064     0.486 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_i_10/O
                         net (fo=1, routed)           0.233     0.719    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_i_10_n_0
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.108     0.827 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.000     0.827    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X49Y16         MUXF7 (Prop_muxf7_I1_O)      0.074     0.901 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.901    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.829    -1.274    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X49Y16         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_y_out_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.341ns (37.282%)  route 0.574ns (62.718%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_y_out_reg[23]/C
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_y_out_reg[23]/Q
                         net (fo=3, routed)           0.228     0.369    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[31]_i_9_0[23]
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.414 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[23]_i_19/O
                         net (fo=1, routed)           0.202     0.616    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[23]_i_19_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.661 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[23]_i_8/O
                         net (fo=1, routed)           0.144     0.805    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[23]_i_8_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.850 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[23]_i_3/O
                         net (fo=1, routed)           0.000     0.850    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[23]_i_3_n_0
    SLICE_X41Y34         MUXF7 (Prop_muxf7_I1_O)      0.065     0.915 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.915    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[23]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.827    -1.276    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y34         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[23]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.424ns (46.352%)  route 0.491ns (53.648%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[0]/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[0]/Q
                         net (fo=6, routed)           0.208     0.349    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[31]_i_11_0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.394 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_23/O
                         net (fo=1, routed)           0.000     0.394    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_23_n_0
    SLICE_X45Y15         MUXF7 (Prop_muxf7_I1_O)      0.065     0.459 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_i_10/O
                         net (fo=1, routed)           0.282     0.742    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_i_10_n_0
    SLICE_X49Y16         LUT5 (Prop_lut5_I4_O)        0.108     0.850 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.000     0.850    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X49Y16         MUXF7 (Prop_muxf7_I1_O)      0.065     0.915 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.915    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.829    -1.274    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X49Y16         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_x_out_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.364ns (39.374%)  route 0.560ns (60.626%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_x_out_reg[15]/C
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_x_out_reg[15]/Q
                         net (fo=4, routed)           0.195     0.359    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[31]_i_9_1[15]
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.404 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[15]_i_19/O
                         net (fo=1, routed)           0.307     0.711    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[15]_i_19_n_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.756 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[15]_i_8/O
                         net (fo=1, routed)           0.059     0.814    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[15]_i_8_n_0
    SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.859 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[15]_i_3/O
                         net (fo=1, routed)           0.000     0.859    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[15]_i_3_n_0
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I1_O)      0.065     0.924 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.924    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[15]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.821    -1.282    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y26         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_y_out_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.350ns (37.054%)  route 0.595ns (62.946%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_y_out_reg[27]/C
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost3_y_out_reg[27]/Q
                         net (fo=3, routed)           0.137     0.278    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[31]_i_9_0[27]
    SLICE_X33Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[27]_i_19/O
                         net (fo=1, routed)           0.191     0.513    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[27]_i_19_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I5_O)        0.045     0.558 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[27]_i_8/O
                         net (fo=1, routed)           0.267     0.826    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[27]_i_8_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.871 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[27]_i_3/O
                         net (fo=1, routed)           0.000     0.871    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[27]_i_3_n_0
    SLICE_X41Y34         MUXF7 (Prop_muxf7_I1_O)      0.074     0.945 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.945    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[27]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.827    -1.276    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y34         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[27]/C

Slack:                    inf
  Source:                 mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.423ns (44.031%)  route 0.538ns (55.969%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE                         0.000     0.000 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[1]/C
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_i/hdmi_packman_control_0/inst/ghosts_animator_i/ghost0_y_out_reg[1]/Q
                         net (fo=7, routed)           0.202     0.343    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[31]_i_11_0[1]
    SLICE_X44Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.388 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_23/O
                         net (fo=1, routed)           0.000     0.388    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_23_n_0
    SLICE_X44Y15         MUXF7 (Prop_muxf7_I1_O)      0.065     0.453 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]_i_10/O
                         net (fo=1, routed)           0.335     0.789    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]_i_10_n_0
    SLICE_X50Y15         LUT5 (Prop_lut5_I4_O)        0.108     0.897 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.000     0.897    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X50Y15         MUXF7 (Prop_muxf7_I1_O)      0.064     0.961 r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.961    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]_i_1_n_0
    SLICE_X50Y15         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    N15                  IBUF                         0.000     0.000 r  Clk_IBUF_inst/O
                         net (fo=18, routed)          0.480     0.480    mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4026, routed)        0.831    -1.272    mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X50Y15         FDRE                                         r  mb_block_i/hdmi_packman_control_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/C





