#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b0b5ff9c370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b0b5ff45ef0 .scope module, "tb" "tb" 3 3;
 .timescale -9 -12;
v0x5b0b5ffbfd50_0 .var "clk", 0 0;
v0x5b0b5ffbfdf0_0 .var "reset", 0 0;
S_0x5b0b5ff9a8d0 .scope module, "cpu" "cpu_top" 3 8, 4 3 0, S_0x5b0b5ff45ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x7c22aa1574e0 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5b0b5ffd2090 .functor AND 32, L_0x5b0b5ffd34f0, L_0x7c22aa1574e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5b0b5ffd1bd0 .functor OR 1, v0x5b0b5ffb7f40_0, v0x5b0b5ffb8000_0, C4<0>, C4<0>;
L_0x7c22aa157258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbbea0_0 .net/2u *"_ivl_16", 31 0, L_0x7c22aa157258;  1 drivers
L_0x7c22aa1572a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbbfa0_0 .net/2u *"_ivl_20", 2 0, L_0x7c22aa1572a0;  1 drivers
v0x5b0b5ffbc080_0 .net *"_ivl_22", 0 0, L_0x5b0b5ffd1d20;  1 drivers
L_0x7c22aa1572e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbc150_0 .net/2u *"_ivl_24", 2 0, L_0x7c22aa1572e8;  1 drivers
v0x5b0b5ffbc230_0 .net *"_ivl_26", 0 0, L_0x5b0b5ffd1dc0;  1 drivers
v0x5b0b5ffbc2f0_0 .net *"_ivl_29", 0 0, L_0x5b0b5ffd1f50;  1 drivers
L_0x7c22aa157330 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbc3b0_0 .net/2u *"_ivl_30", 2 0, L_0x7c22aa157330;  1 drivers
v0x5b0b5ffbc490_0 .net *"_ivl_32", 0 0, L_0x5b0b5ffd1ff0;  1 drivers
L_0x7c22aa157378 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbc550_0 .net/2u *"_ivl_34", 2 0, L_0x7c22aa157378;  1 drivers
v0x5b0b5ffbc630_0 .net *"_ivl_36", 0 0, L_0x5b0b5ffd2100;  1 drivers
v0x5b0b5ffbc6f0_0 .net *"_ivl_39", 0 0, L_0x5b0b5ffd21f0;  1 drivers
L_0x7c22aa1573c0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbc7b0_0 .net/2u *"_ivl_40", 2 0, L_0x7c22aa1573c0;  1 drivers
v0x5b0b5ffbc890_0 .net *"_ivl_42", 0 0, L_0x5b0b5ffd2310;  1 drivers
L_0x7c22aa157408 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbc950_0 .net/2u *"_ivl_44", 2 0, L_0x7c22aa157408;  1 drivers
v0x5b0b5ffbca30_0 .net *"_ivl_46", 0 0, L_0x5b0b5ffd2400;  1 drivers
v0x5b0b5ffbcaf0_0 .net *"_ivl_49", 0 0, L_0x5b0b5ffd2690;  1 drivers
L_0x7c22aa157450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbcbb0_0 .net/2u *"_ivl_50", 0 0, L_0x7c22aa157450;  1 drivers
v0x5b0b5ffbcc90_0 .net *"_ivl_52", 0 0, L_0x5b0b5ffd2730;  1 drivers
v0x5b0b5ffbcd70_0 .net *"_ivl_54", 0 0, L_0x5b0b5ffd2990;  1 drivers
v0x5b0b5ffbce50_0 .net *"_ivl_56", 0 0, L_0x5b0b5ffd2ad0;  1 drivers
v0x5b0b5ffbcf30_0 .net *"_ivl_58", 0 0, L_0x5b0b5ffd27d0;  1 drivers
v0x5b0b5ffbd010_0 .net *"_ivl_60", 0 0, L_0x5b0b5ffd2d60;  1 drivers
v0x5b0b5ffbd0f0_0 .net *"_ivl_62", 0 0, L_0x5b0b5ffd2f60;  1 drivers
L_0x7c22aa157498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbd1d0_0 .net/2u *"_ivl_64", 0 0, L_0x7c22aa157498;  1 drivers
v0x5b0b5ffbd2b0_0 .net *"_ivl_70", 31 0, L_0x5b0b5ffd34f0;  1 drivers
v0x5b0b5ffbd390_0 .net/2u *"_ivl_72", 31 0, L_0x7c22aa1574e0;  1 drivers
v0x5b0b5ffbd470_0 .net *"_ivl_76", 31 0, L_0x5b0b5ffd36c0;  1 drivers
v0x5b0b5ffbd550_0 .net *"_ivl_78", 31 0, L_0x5b0b5ffd3850;  1 drivers
v0x5b0b5ffbd630_0 .net *"_ivl_83", 0 0, L_0x5b0b5ffd1bd0;  1 drivers
v0x5b0b5ffbd6f0_0 .net *"_ivl_84", 31 0, L_0x5b0b5ffd3c60;  1 drivers
v0x5b0b5ffbd7d0_0 .net *"_ivl_86", 31 0, L_0x5b0b5ffd3e70;  1 drivers
v0x5b0b5ffbd8b0_0 .net *"_ivl_88", 31 0, L_0x5b0b5ffd3fb0;  1 drivers
v0x5b0b5ffbd990_0 .net *"_ivl_90", 31 0, L_0x5b0b5ffd4200;  1 drivers
v0x5b0b5ffbdc80_0 .net "alu_ctrl", 3 0, v0x5b0b5ffb7970_0;  1 drivers
v0x5b0b5ffbdd40_0 .net "alu_in_b", 31 0, L_0x5b0b5ffd1170;  1 drivers
v0x5b0b5ffbde00_0 .net "alu_result", 31 0, v0x5b0b5ffb6bb0_0;  1 drivers
v0x5b0b5ffbdef0_0 .net "alu_src", 0 0, v0x5b0b5ffb7a50_0;  1 drivers
v0x5b0b5ffbdf90_0 .net "auipc", 0 0, v0x5b0b5ffb7af0_0;  1 drivers
v0x5b0b5ffbe030_0 .net "branch", 0 0, v0x5b0b5ffb7b90_0;  1 drivers
v0x5b0b5ffbe100_0 .net "branch_taken", 0 0, L_0x5b0b5ffd3240;  1 drivers
v0x5b0b5ffbe1a0_0 .net "clk", 0 0, v0x5b0b5ffbfd50_0;  1 drivers
v0x5b0b5ffbe240_0 .net "funct3", 2 0, L_0x5b0b5ffc0260;  1 drivers
v0x5b0b5ffbe310_0 .net "funct7", 6 0, L_0x5b0b5ffc0300;  1 drivers
v0x5b0b5ffbe3e0_0 .net "imm_ext", 31 0, v0x5b0b5ffb9df0_0;  1 drivers
v0x5b0b5ffbe4b0_0 .net "imm_sel", 1 0, v0x5b0b5ffb7e60_0;  1 drivers
v0x5b0b5ffbe5a0_0 .net "instr", 31 0, L_0x5b0b5ff9b790;  1 drivers
v0x5b0b5ffbe690_0 .net "jal", 0 0, v0x5b0b5ffb7f40_0;  1 drivers
v0x5b0b5ffbe730_0 .net "jalr", 0 0, v0x5b0b5ffb8000_0;  1 drivers
v0x5b0b5ffbe7d0_0 .net "load_instr", 0 0, v0x5b0b5ffb80c0_0;  1 drivers
v0x5b0b5ffbe8a0_0 .net "lt", 0 0, L_0x5b0b5ffd15a0;  1 drivers
v0x5b0b5ffbe970_0 .net "ltu", 0 0, L_0x5b0b5ffd1720;  1 drivers
v0x5b0b5ffbea40_0 .net "lui", 0 0, v0x5b0b5ffb8180_0;  1 drivers
v0x5b0b5ffbeb10_0 .net "mem_rd", 31 0, L_0x5b0b5ffd19e0;  1 drivers
v0x5b0b5ffbebe0_0 .net "mem_read", 0 0, v0x5b0b5ffb8240_0;  1 drivers
v0x5b0b5ffbecb0_0 .net "mem_write", 0 0, v0x5b0b5ffb8300_0;  1 drivers
v0x5b0b5ffbeda0_0 .net "opcode", 6 0, L_0x5b0b5ffc00c0;  1 drivers
v0x5b0b5ffbee40_0 .net "pc", 31 0, v0x5b0b5ffba500_0;  1 drivers
v0x5b0b5ffbef30_0 .net "pc_jalr_target", 31 0, L_0x5b0b5ffd2090;  1 drivers
v0x5b0b5ffbefd0_0 .net "pc_next", 31 0, L_0x5b0b5ffd3ad0;  1 drivers
v0x5b0b5ffbf070_0 .net "pc_plus4", 31 0, L_0x5b0b5ffd1b30;  1 drivers
v0x5b0b5ffbf110_0 .net "pc_target", 31 0, L_0x5b0b5ffd3450;  1 drivers
v0x5b0b5ffbf1b0_0 .net "rd", 4 0, L_0x5b0b5ffc0600;  1 drivers
v0x5b0b5ffbf2a0_0 .net "rd1", 31 0, L_0x5b0b5ffd09c0;  1 drivers
v0x5b0b5ffbf390_0 .net "rd2", 31 0, L_0x5b0b5ffd0ef0;  1 drivers
v0x5b0b5ffbf4a0_0 .net "reg_write", 0 0, v0x5b0b5ffb84a0_0;  1 drivers
v0x5b0b5ffbf9a0_0 .net "reset", 0 0, v0x5b0b5ffbfdf0_0;  1 drivers
v0x5b0b5ffbfa40_0 .net "rs1", 4 0, L_0x5b0b5ffc03f0;  1 drivers
v0x5b0b5ffbfae0_0 .net "rs2", 4 0, L_0x5b0b5ffc0510;  1 drivers
v0x5b0b5ffbfb80_0 .net "wb_data", 31 0, L_0x5b0b5ffd4340;  1 drivers
v0x5b0b5ffbfc40_0 .net "zero", 0 0, L_0x5b0b5ffd14b0;  1 drivers
L_0x5b0b5ffc00c0 .part L_0x5b0b5ff9b790, 0, 7;
L_0x5b0b5ffc0260 .part L_0x5b0b5ff9b790, 12, 3;
L_0x5b0b5ffc0300 .part L_0x5b0b5ff9b790, 25, 7;
L_0x5b0b5ffc03f0 .part L_0x5b0b5ff9b790, 15, 5;
L_0x5b0b5ffc0510 .part L_0x5b0b5ff9b790, 20, 5;
L_0x5b0b5ffc0600 .part L_0x5b0b5ff9b790, 7, 5;
L_0x5b0b5ffd1170 .functor MUXZ 32, L_0x5b0b5ffd0ef0, v0x5b0b5ffb9df0_0, v0x5b0b5ffb7a50_0, C4<>;
L_0x5b0b5ffd1b30 .arith/sum 32, v0x5b0b5ffba500_0, L_0x7c22aa157258;
L_0x5b0b5ffd1d20 .cmp/eq 3, L_0x5b0b5ffc0260, L_0x7c22aa1572a0;
L_0x5b0b5ffd1dc0 .cmp/eq 3, L_0x5b0b5ffc0260, L_0x7c22aa1572e8;
L_0x5b0b5ffd1f50 .reduce/nor L_0x5b0b5ffd14b0;
L_0x5b0b5ffd1ff0 .cmp/eq 3, L_0x5b0b5ffc0260, L_0x7c22aa157330;
L_0x5b0b5ffd2100 .cmp/eq 3, L_0x5b0b5ffc0260, L_0x7c22aa157378;
L_0x5b0b5ffd21f0 .reduce/nor L_0x5b0b5ffd15a0;
L_0x5b0b5ffd2310 .cmp/eq 3, L_0x5b0b5ffc0260, L_0x7c22aa1573c0;
L_0x5b0b5ffd2400 .cmp/eq 3, L_0x5b0b5ffc0260, L_0x7c22aa157408;
L_0x5b0b5ffd2690 .reduce/nor L_0x5b0b5ffd1720;
L_0x5b0b5ffd2730 .functor MUXZ 1, L_0x7c22aa157450, L_0x5b0b5ffd2690, L_0x5b0b5ffd2400, C4<>;
L_0x5b0b5ffd2990 .functor MUXZ 1, L_0x5b0b5ffd2730, L_0x5b0b5ffd1720, L_0x5b0b5ffd2310, C4<>;
L_0x5b0b5ffd2ad0 .functor MUXZ 1, L_0x5b0b5ffd2990, L_0x5b0b5ffd21f0, L_0x5b0b5ffd2100, C4<>;
L_0x5b0b5ffd27d0 .functor MUXZ 1, L_0x5b0b5ffd2ad0, L_0x5b0b5ffd15a0, L_0x5b0b5ffd1ff0, C4<>;
L_0x5b0b5ffd2d60 .functor MUXZ 1, L_0x5b0b5ffd27d0, L_0x5b0b5ffd1f50, L_0x5b0b5ffd1dc0, C4<>;
L_0x5b0b5ffd2f60 .functor MUXZ 1, L_0x5b0b5ffd2d60, L_0x5b0b5ffd14b0, L_0x5b0b5ffd1d20, C4<>;
L_0x5b0b5ffd3240 .functor MUXZ 1, L_0x7c22aa157498, L_0x5b0b5ffd2f60, v0x5b0b5ffb7b90_0, C4<>;
L_0x5b0b5ffd3450 .arith/sum 32, v0x5b0b5ffba500_0, v0x5b0b5ffb9df0_0;
L_0x5b0b5ffd34f0 .arith/sum 32, L_0x5b0b5ffd09c0, v0x5b0b5ffb9df0_0;
L_0x5b0b5ffd36c0 .functor MUXZ 32, L_0x5b0b5ffd1b30, L_0x5b0b5ffd3450, L_0x5b0b5ffd3240, C4<>;
L_0x5b0b5ffd3850 .functor MUXZ 32, L_0x5b0b5ffd36c0, L_0x5b0b5ffd2090, v0x5b0b5ffb8000_0, C4<>;
L_0x5b0b5ffd3ad0 .functor MUXZ 32, L_0x5b0b5ffd3850, L_0x5b0b5ffd3450, v0x5b0b5ffb7f40_0, C4<>;
L_0x5b0b5ffd3c60 .arith/sum 32, v0x5b0b5ffba500_0, v0x5b0b5ffb9df0_0;
L_0x5b0b5ffd3e70 .functor MUXZ 32, v0x5b0b5ffb6bb0_0, L_0x5b0b5ffd3c60, v0x5b0b5ffb7af0_0, C4<>;
L_0x5b0b5ffd3fb0 .functor MUXZ 32, L_0x5b0b5ffd3e70, v0x5b0b5ffb9df0_0, v0x5b0b5ffb8180_0, C4<>;
L_0x5b0b5ffd4200 .functor MUXZ 32, L_0x5b0b5ffd3fb0, L_0x5b0b5ffd19e0, v0x5b0b5ffb80c0_0, C4<>;
L_0x5b0b5ffd4340 .functor MUXZ 32, L_0x5b0b5ffd4200, L_0x5b0b5ffd1b30, L_0x5b0b5ffd1bd0, C4<>;
S_0x5b0b5ff99bc0 .scope module, "u_alu" "alu" 4 47, 5 2 0, S_0x5b0b5ff9a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "lt";
    .port_info 6 /OUTPUT 1 "ltu";
L_0x5b0b5ffd1340 .functor BUFZ 32, L_0x5b0b5ffd09c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b0b5ffd1440 .functor BUFZ 32, L_0x5b0b5ffd1170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7c22aa157210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ff837d0_0 .net/2u *"_ivl_4", 31 0, L_0x7c22aa157210;  1 drivers
v0x5b0b5ffb6760_0 .net "a", 31 0, L_0x5b0b5ffd09c0;  alias, 1 drivers
v0x5b0b5ffb6840_0 .net "alu_ctrl", 3 0, v0x5b0b5ffb7970_0;  alias, 1 drivers
v0x5b0b5ffb6900_0 .net "b", 31 0, L_0x5b0b5ffd1170;  alias, 1 drivers
v0x5b0b5ffb69e0_0 .net "lt", 0 0, L_0x5b0b5ffd15a0;  alias, 1 drivers
v0x5b0b5ffb6af0_0 .net "ltu", 0 0, L_0x5b0b5ffd1720;  alias, 1 drivers
v0x5b0b5ffb6bb0_0 .var "result", 31 0;
v0x5b0b5ffb6c90_0 .net/s "sa", 31 0, L_0x5b0b5ffd1340;  1 drivers
v0x5b0b5ffb6d70_0 .net/s "sb", 31 0, L_0x5b0b5ffd1440;  1 drivers
v0x5b0b5ffb6e50_0 .net "zero", 0 0, L_0x5b0b5ffd14b0;  alias, 1 drivers
E_0x5b0b5ff58b10/0 .event anyedge, v0x5b0b5ffb6840_0, v0x5b0b5ffb6760_0, v0x5b0b5ffb6900_0, v0x5b0b5ffb6c90_0;
E_0x5b0b5ff58b10/1 .event anyedge, v0x5b0b5ffb6d70_0;
E_0x5b0b5ff58b10 .event/or E_0x5b0b5ff58b10/0, E_0x5b0b5ff58b10/1;
L_0x5b0b5ffd14b0 .cmp/eq 32, v0x5b0b5ffb6bb0_0, L_0x7c22aa157210;
L_0x5b0b5ffd15a0 .cmp/gt.s 32, L_0x5b0b5ffd1170, L_0x5b0b5ffd09c0;
L_0x5b0b5ffd1720 .cmp/gt 32, L_0x5b0b5ffd1170, L_0x5b0b5ffd09c0;
S_0x5b0b5ffb6ff0 .scope module, "u_ctrl" "control" 4 54, 6 2 0, S_0x5b0b5ff9a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 2 "imm_sel";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 4 "alu_ctrl";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "lui";
    .port_info 13 /OUTPUT 1 "auipc";
    .port_info 14 /OUTPUT 1 "load_instr";
P_0x5b0b5ffb71a0 .param/l "OP_AUIPC" 1 6 28, C4<0010111>;
P_0x5b0b5ffb71e0 .param/l "OP_BRANCH" 1 6 24, C4<1100011>;
P_0x5b0b5ffb7220 .param/l "OP_I" 1 6 21, C4<0010011>;
P_0x5b0b5ffb7260 .param/l "OP_JAL" 1 6 25, C4<1101111>;
P_0x5b0b5ffb72a0 .param/l "OP_JALR" 1 6 26, C4<1100111>;
P_0x5b0b5ffb72e0 .param/l "OP_LOAD" 1 6 22, C4<0000011>;
P_0x5b0b5ffb7320 .param/l "OP_LUI" 1 6 27, C4<0110111>;
P_0x5b0b5ffb7360 .param/l "OP_R" 1 6 20, C4<0110011>;
P_0x5b0b5ffb73a0 .param/l "OP_STORE" 1 6 23, C4<0100011>;
v0x5b0b5ffb7970_0 .var "alu_ctrl", 3 0;
v0x5b0b5ffb7a50_0 .var "alu_src", 0 0;
v0x5b0b5ffb7af0_0 .var "auipc", 0 0;
v0x5b0b5ffb7b90_0 .var "branch", 0 0;
v0x5b0b5ffb7c50_0 .net "funct3", 2 0, L_0x5b0b5ffc0260;  alias, 1 drivers
v0x5b0b5ffb7d80_0 .net "funct7", 6 0, L_0x5b0b5ffc0300;  alias, 1 drivers
v0x5b0b5ffb7e60_0 .var "imm_sel", 1 0;
v0x5b0b5ffb7f40_0 .var "jal", 0 0;
v0x5b0b5ffb8000_0 .var "jalr", 0 0;
v0x5b0b5ffb80c0_0 .var "load_instr", 0 0;
v0x5b0b5ffb8180_0 .var "lui", 0 0;
v0x5b0b5ffb8240_0 .var "mem_read", 0 0;
v0x5b0b5ffb8300_0 .var "mem_write", 0 0;
v0x5b0b5ffb83c0_0 .net "opcode", 6 0, L_0x5b0b5ffc00c0;  alias, 1 drivers
v0x5b0b5ffb84a0_0 .var "reg_write", 0 0;
E_0x5b0b5ff599c0 .event anyedge, v0x5b0b5ffb83c0_0, v0x5b0b5ffb7c50_0, v0x5b0b5ffb7d80_0;
S_0x5b0b5ffb8740 .scope module, "u_dmem" "data_mem" 4 51, 7 2 0, S_0x5b0b5ff9a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
P_0x5b0b5ffb88d0 .param/l "DEPTH_WORDS" 0 7 3, +C4<00000000000000000001000000000000>;
L_0x5b0b5ffd19e0 .functor BUFZ 32, L_0x5b0b5ffd17c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b0b5ffb8a20_0 .net *"_ivl_0", 31 0, L_0x5b0b5ffd17c0;  1 drivers
v0x5b0b5ffb8b20_0 .net *"_ivl_3", 29 0, L_0x5b0b5ffd1860;  1 drivers
v0x5b0b5ffb8c00_0 .net "addr", 31 0, v0x5b0b5ffb6bb0_0;  alias, 1 drivers
v0x5b0b5ffb8ca0_0 .net "clk", 0 0, v0x5b0b5ffbfd50_0;  alias, 1 drivers
v0x5b0b5ffb8d40_0 .var/i "i", 31 0;
v0x5b0b5ffb8e70 .array "mem", 4095 0, 31 0;
v0x5b0b5ffb8f30_0 .net "rd", 31 0, L_0x5b0b5ffd19e0;  alias, 1 drivers
v0x5b0b5ffb9010_0 .net "wd", 31 0, L_0x5b0b5ffd0ef0;  alias, 1 drivers
v0x5b0b5ffb90f0_0 .net "we", 0 0, v0x5b0b5ffb8300_0;  alias, 1 drivers
E_0x5b0b5ff33a00 .event posedge, v0x5b0b5ffb8ca0_0;
L_0x5b0b5ffd17c0 .array/port v0x5b0b5ffb8e70, L_0x5b0b5ffd1860;
L_0x5b0b5ffd1860 .part v0x5b0b5ffb6bb0_0, 2, 30;
S_0x5b0b5ffb9210 .scope module, "u_imem" "instr_mem" 4 26, 8 2 0, S_0x5b0b5ff9a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x5b0b5ffb93a0 .param/l "DEPTH_WORDS" 0 8 3, +C4<00000000000000000001000000000000>;
L_0x5b0b5ff9b790 .functor BUFZ 32, L_0x5b0b5ffbfeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b0b5ffb94f0_0 .net *"_ivl_0", 31 0, L_0x5b0b5ffbfeb0;  1 drivers
v0x5b0b5ffb95f0_0 .net *"_ivl_3", 29 0, L_0x5b0b5ffbff80;  1 drivers
v0x5b0b5ffb96d0_0 .net "addr", 31 0, v0x5b0b5ffba500_0;  alias, 1 drivers
v0x5b0b5ffb97c0_0 .var/i "i", 31 0;
v0x5b0b5ffb98a0_0 .net "instr", 31 0, L_0x5b0b5ff9b790;  alias, 1 drivers
v0x5b0b5ffb99d0 .array "mem", 4095 0, 31 0;
L_0x5b0b5ffbfeb0 .array/port v0x5b0b5ffb99d0, L_0x5b0b5ffbff80;
L_0x5b0b5ffbff80 .part v0x5b0b5ffba500_0, 2, 30;
S_0x5b0b5ffb9af0 .scope module, "u_imm" "imm_gen" 4 41, 9 2 0, S_0x5b0b5ff9a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 2 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm_out";
v0x5b0b5ffb9df0_0 .var "imm_out", 31 0;
v0x5b0b5ffb9ef0_0 .net "imm_sel", 1 0, v0x5b0b5ffb7e60_0;  alias, 1 drivers
v0x5b0b5ffb9fb0_0 .net "instr", 31 0, L_0x5b0b5ff9b790;  alias, 1 drivers
v0x5b0b5ffba080_0 .net "opcode", 6 0, L_0x5b0b5ffd10d0;  1 drivers
E_0x5b0b5ffb9d70 .event anyedge, v0x5b0b5ffb7e60_0, v0x5b0b5ffb98a0_0, v0x5b0b5ffba080_0;
L_0x5b0b5ffd10d0 .part L_0x5b0b5ff9b790, 0, 7;
S_0x5b0b5ffba1a0 .scope module, "u_pc" "pc" 4 23, 10 2 0, S_0x5b0b5ff9a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v0x5b0b5ffba410_0 .net "clk", 0 0, v0x5b0b5ffbfd50_0;  alias, 1 drivers
v0x5b0b5ffba500_0 .var "pc", 31 0;
v0x5b0b5ffba5d0_0 .net "pc_next", 31 0, L_0x5b0b5ffd3ad0;  alias, 1 drivers
v0x5b0b5ffba6a0_0 .net "reset", 0 0, v0x5b0b5ffbfdf0_0;  alias, 1 drivers
E_0x5b0b5ffba3b0 .event posedge, v0x5b0b5ffba6a0_0, v0x5b0b5ffb8ca0_0;
S_0x5b0b5ffba810 .scope module, "u_rf" "regfile" 4 37, 11 2 0, S_0x5b0b5ff9a8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0x7c22aa157018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbab10_0 .net/2u *"_ivl_0", 4 0, L_0x7c22aa157018;  1 drivers
L_0x7c22aa1570a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbac10_0 .net *"_ivl_11", 1 0, L_0x7c22aa1570a8;  1 drivers
L_0x7c22aa1570f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbacf0_0 .net/2u *"_ivl_14", 4 0, L_0x7c22aa1570f0;  1 drivers
v0x5b0b5ffbadb0_0 .net *"_ivl_16", 0 0, L_0x5b0b5ffd0b50;  1 drivers
L_0x7c22aa157138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbae70_0 .net/2u *"_ivl_18", 31 0, L_0x7c22aa157138;  1 drivers
v0x5b0b5ffbafa0_0 .net *"_ivl_2", 0 0, L_0x5b0b5ffc0730;  1 drivers
v0x5b0b5ffbb060_0 .net *"_ivl_20", 31 0, L_0x5b0b5ffd0c90;  1 drivers
v0x5b0b5ffbb140_0 .net *"_ivl_22", 6 0, L_0x5b0b5ffd0d70;  1 drivers
L_0x7c22aa157180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbb220_0 .net *"_ivl_25", 1 0, L_0x7c22aa157180;  1 drivers
L_0x7c22aa157060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbb300_0 .net/2u *"_ivl_4", 31 0, L_0x7c22aa157060;  1 drivers
v0x5b0b5ffbb3e0_0 .net *"_ivl_6", 31 0, L_0x5b0b5ffd0830;  1 drivers
v0x5b0b5ffbb4c0_0 .net *"_ivl_8", 6 0, L_0x5b0b5ffd08d0;  1 drivers
v0x5b0b5ffbb5a0_0 .net "clk", 0 0, v0x5b0b5ffbfd50_0;  alias, 1 drivers
v0x5b0b5ffbb640_0 .var/i "i", 31 0;
v0x5b0b5ffbb720_0 .net "ra1", 4 0, L_0x5b0b5ffc03f0;  alias, 1 drivers
v0x5b0b5ffbb800_0 .net "ra2", 4 0, L_0x5b0b5ffc0510;  alias, 1 drivers
v0x5b0b5ffbb8e0_0 .net "rd1", 31 0, L_0x5b0b5ffd09c0;  alias, 1 drivers
v0x5b0b5ffbb9a0_0 .net "rd2", 31 0, L_0x5b0b5ffd0ef0;  alias, 1 drivers
v0x5b0b5ffbba40 .array "regs", 31 0, 31 0;
v0x5b0b5ffbbae0_0 .net "wa", 4 0, L_0x5b0b5ffc0600;  alias, 1 drivers
L_0x7c22aa1571c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b0b5ffbbbc0_0 .net "wd", 31 0, L_0x7c22aa1571c8;  1 drivers
v0x5b0b5ffbbca0_0 .net "we", 0 0, v0x5b0b5ffb84a0_0;  alias, 1 drivers
L_0x5b0b5ffc0730 .cmp/eq 5, L_0x5b0b5ffc03f0, L_0x7c22aa157018;
L_0x5b0b5ffd0830 .array/port v0x5b0b5ffbba40, L_0x5b0b5ffd08d0;
L_0x5b0b5ffd08d0 .concat [ 5 2 0 0], L_0x5b0b5ffc03f0, L_0x7c22aa1570a8;
L_0x5b0b5ffd09c0 .functor MUXZ 32, L_0x5b0b5ffd0830, L_0x7c22aa157060, L_0x5b0b5ffc0730, C4<>;
L_0x5b0b5ffd0b50 .cmp/eq 5, L_0x5b0b5ffc0510, L_0x7c22aa1570f0;
L_0x5b0b5ffd0c90 .array/port v0x5b0b5ffbba40, L_0x5b0b5ffd0d70;
L_0x5b0b5ffd0d70 .concat [ 5 2 0 0], L_0x5b0b5ffc0510, L_0x7c22aa157180;
L_0x5b0b5ffd0ef0 .functor MUXZ 32, L_0x5b0b5ffd0c90, L_0x7c22aa157138, L_0x5b0b5ffd0b50, C4<>;
    .scope S_0x5b0b5ffba1a0;
T_0 ;
    %wait E_0x5b0b5ffba3b0;
    %load/vec4 v0x5b0b5ffba6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b0b5ffba500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5b0b5ffba5d0_0;
    %assign/vec4 v0x5b0b5ffba500_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b0b5ffb9210;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0b5ffb97c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5b0b5ffb97c0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x5b0b5ffb97c0_0;
    %store/vec4a v0x5b0b5ffb99d0, 4, 0;
    %load/vec4 v0x5b0b5ffb97c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0b5ffb97c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0b5ffb99d0, 4, 0;
    %pushi/vec4 5243667, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0b5ffb99d0, 4, 0;
    %pushi/vec4 6456243, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0b5ffb99d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0b5ffb99d0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0b5ffb99d0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x5b0b5ffba810;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0b5ffbb640_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5b0b5ffbb640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b0b5ffbb640_0;
    %store/vec4a v0x5b0b5ffbba40, 4, 0;
    %load/vec4 v0x5b0b5ffbb640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0b5ffbb640_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x5b0b5ffba810;
T_3 ;
    %wait E_0x5b0b5ff33a00;
    %load/vec4 v0x5b0b5ffbbca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x5b0b5ffbbae0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5b0b5ffbbbc0_0;
    %load/vec4 v0x5b0b5ffbbae0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0b5ffbba40, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b0b5ffb9af0;
T_4 ;
    %wait E_0x5b0b5ffb9d70;
    %load/vec4 v0x5b0b5ffb9ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0b5ffb9df0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b0b5ffb9df0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b0b5ffb9df0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb9df0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5b0b5ffba080_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb9df0_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5b0b5ffb9fb0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5b0b5ffb9df0_0, 0, 32;
T_4.7 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b0b5ff99bc0;
T_5 ;
    %wait E_0x5b0b5ff58b10;
    %load/vec4 v0x5b0b5ffb6840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.0 ;
    %load/vec4 v0x5b0b5ffb6760_0;
    %load/vec4 v0x5b0b5ffb6900_0;
    %add;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.1 ;
    %load/vec4 v0x5b0b5ffb6760_0;
    %load/vec4 v0x5b0b5ffb6900_0;
    %sub;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.2 ;
    %load/vec4 v0x5b0b5ffb6760_0;
    %load/vec4 v0x5b0b5ffb6900_0;
    %and;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.3 ;
    %load/vec4 v0x5b0b5ffb6760_0;
    %load/vec4 v0x5b0b5ffb6900_0;
    %or;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v0x5b0b5ffb6760_0;
    %load/vec4 v0x5b0b5ffb6900_0;
    %xor;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v0x5b0b5ffb6760_0;
    %load/vec4 v0x5b0b5ffb6900_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0x5b0b5ffb6760_0;
    %load/vec4 v0x5b0b5ffb6900_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v0x5b0b5ffb6760_0;
    %load/vec4 v0x5b0b5ffb6900_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0x5b0b5ffb6c90_0;
    %load/vec4 v0x5b0b5ffb6d70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0x5b0b5ffb6760_0;
    %load/vec4 v0x5b0b5ffb6900_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0x5b0b5ffb6bb0_0, 0, 32;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5b0b5ffb8740;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b0b5ffb8d40_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5b0b5ffb8d40_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b0b5ffb8d40_0;
    %store/vec4a v0x5b0b5ffb8e70, 4, 0;
    %load/vec4 v0x5b0b5ffb8d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b0b5ffb8d40_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5b0b5ffb8740;
T_7 ;
    %wait E_0x5b0b5ff33a00;
    %load/vec4 v0x5b0b5ffb90f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b0b5ffb9010_0;
    %load/vec4 v0x5b0b5ffb8c00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b0b5ffb8e70, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b0b5ffb6ff0;
T_8 ;
    %wait E_0x5b0b5ff599c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb8300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb8240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb84a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb7a50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb7b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb7f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb8000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb8180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb7af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb80c0_0, 0, 1;
    %load/vec4 v0x5b0b5ffb83c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.10;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb84a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb7a50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %load/vec4 v0x5b0b5ffb7c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.20;
T_8.11 ;
    %load/vec4 v0x5b0b5ffb7d80_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_8.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.20;
T_8.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.20;
T_8.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.20;
T_8.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.20;
T_8.16 ;
    %load/vec4 v0x5b0b5ffb7d80_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_8.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_8.24, 8;
T_8.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_8.24, 8;
 ; End of false expr.
    %blend;
T_8.24;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.20;
T_8.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb84a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb7a50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %load/vec4 v0x5b0b5ffb7c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.34;
T_8.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.34;
T_8.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.34;
T_8.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.34;
T_8.28 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.34;
T_8.29 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.34;
T_8.30 ;
    %load/vec4 v0x5b0b5ffb7d80_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_8.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_8.36, 8;
T_8.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_8.36, 8;
 ; End of false expr.
    %blend;
T_8.36;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.34;
T_8.31 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.34;
T_8.32 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.34;
T_8.34 ;
    %pop/vec4 1;
    %jmp T_8.10;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb8240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb80c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb84a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb7a50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.10;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb8300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb7a50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb7b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffb7a50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b0b5ffb7970_0, 0, 4;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb7f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb84a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb8000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb84a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb7a50_0, 0, 1;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb8180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb84a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb7af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffb84a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b0b5ffb7e60_0, 0, 2;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5b0b5ff45ef0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffbfd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0b5ffbfdf0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x5b0b5ff45ef0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x5b0b5ffbfd50_0;
    %inv;
    %store/vec4 v0x5b0b5ffbfd50_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5b0b5ff45ef0;
T_11 ;
    %vpi_call/w 3 14 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b0b5ff45ef0 {0 0 0};
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0b5ffbfdf0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 20 "$display", "Simulation done" {0 0 0};
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb.v";
    "cpu.v";
    "alu.v";
    "control.v";
    "data_mem.v";
    "instr_mem.v";
    "imm_gen.v";
    "pc.v";
    "regfile.v";
