/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1493-330
+ date
Mon Oct 21 22:24:59 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1729549499
+ CACTUS_STARTTIME=1729549499
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.16.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.16.0
Compile date:      Oct 21 2024 (22:18:24)
Run date:          Oct 21 2024 (22:24:59+0000)
Run host:          fv-az1493-330.mbrrm1wwqy3eneuh0nkjogyspa.dx.internal.cloudapp.net (pid=131337)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1493-330
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364592KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=4c0e4aa0-0cbf-ca41-811f-3ecee77fa92b, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1025-azure, OSVersion="#26~22.04.1-Ubuntu SMP Thu Jul 11 22:33:04 UTC 2024", HostName=fv-az1493-330, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364592KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00124588 sec
      iterations=10000000... time=0.0124814 sec
      iterations=100000000... time=0.12392 sec
      iterations=900000000... time=1.1146 sec
      iterations=900000000... time=0.83557 sec
      result: 6.45091 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196824 sec
      iterations=10000000... time=0.0197427 sec
      iterations=100000000... time=0.197237 sec
      iterations=600000000... time=1.18443 sec
      result: 16.2103 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00191188 sec
      iterations=10000000... time=0.0185601 sec
      iterations=100000000... time=0.186839 sec
      iterations=600000000... time=1.14237 sec
      result: 8.4036 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125213 sec
      iterations=10000... time=0.00123667 sec
      iterations=100000... time=0.0123603 sec
      iterations=1000000... time=0.123689 sec
      iterations=9000000... time=1.11311 sec
      result: 1.23679 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000619063 sec
      iterations=10000... time=0.00575422 sec
      iterations=100000... time=0.0558932 sec
      iterations=1000000... time=0.560637 sec
      iterations=2000000... time=1.1199 sec
      result: 5.59952 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=5.51e-07 sec
      iterations=10... time=4.909e-06 sec
      iterations=100... time=3.5717e-05 sec
      iterations=1000... time=0.000265534 sec
      iterations=10000... time=0.00242466 sec
      iterations=100000... time=0.0241701 sec
      iterations=1000000... time=0.242192 sec
      iterations=5000000... time=1.20978 sec
      result: 101.572 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.3334e-05 sec
      iterations=10... time=7.7484e-05 sec
      iterations=100... time=0.00060171 sec
      iterations=1000... time=0.00528152 sec
      iterations=10000... time=0.0521256 sec
      iterations=100000... time=0.515677 sec
      iterations=200000... time=1.03208 sec
      result: 76.1988 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.486e-06 sec
      iterations=10000... time=3.0968e-05 sec
      iterations=100000... time=0.000254023 sec
      iterations=1000000... time=0.00248353 sec
      iterations=10000000... time=0.0247423 sec
      iterations=100000000... time=0.247464 sec
      iterations=400000000... time=0.990359 sec
      iterations=800000000... time=1.98108 sec
      result: 0.309543 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.048e-05 sec
      iterations=10000... time=9.1951e-05 sec
      iterations=100000... time=0.000952784 sec
      iterations=1000000... time=0.00940644 sec
      iterations=10000000... time=0.0970602 sec
      iterations=100000000... time=0.972469 sec
      iterations=200000000... time=1.94554 sec
      result: 1.21596 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.71e-07 sec
      iterations=10... time=4.348e-06 sec
      iterations=100... time=3.8071e-05 sec
      iterations=1000... time=0.000283208 sec
      iterations=10000... time=0.00277896 sec
      iterations=100000... time=0.0276571 sec
      iterations=1000000... time=0.277022 sec
      iterations=4000000... time=1.12746 sec
      result: 87.1909 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.996e-06 sec
      iterations=10... time=5.9921e-05 sec
      iterations=100... time=0.000518437 sec
      iterations=1000... time=0.00497545 sec
      iterations=10000... time=0.0491782 sec
      iterations=100000... time=0.485699 sec
      iterations=200000... time=0.974281 sec
      iterations=400000... time=1.95523 sec
      result: 80.4439 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.3604e-05 sec
      iterations=10... time=0.000356774 sec
      iterations=100... time=0.00390057 sec
      iterations=1000... time=0.0349602 sec
      iterations=10000... time=0.341695 sec
      iterations=30000... time=1.04458 sec
      result: 0.0496274 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000160749 sec
      iterations=10... time=0.00168379 sec
      iterations=100... time=0.0169781 sec
      iterations=1000... time=0.168626 sec
      iterations=7000... time=1.19812 sec
      result: 0.142493 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00483556 sec
      iterations=10... time=0.045127 sec
      iterations=100... time=0.456432 sec
      iterations=200... time=0.933252 sec
      iterations=400... time=1.82396 sec
      result: 0.34231 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00136579 sec
      iterations=10000000... time=0.0124015 sec
      iterations=100000000... time=0.123971 sec
      iterations=900000000... time=1.11561 sec
      iterations=900000000... time=0.835749 sec
      result: 6.43186 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198052 sec
      iterations=10000000... time=0.0197338 sec
      iterations=100000000... time=0.197237 sec
      iterations=600000000... time=1.18437 sec
      result: 16.2112 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00262526 sec
      iterations=10000000... time=0.0250125 sec
      iterations=100000000... time=0.194987 sec
      iterations=600000000... time=1.11825 sec
      result: 8.58484 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124372 sec
      iterations=10000... time=0.00124619 sec
      iterations=100000... time=0.0123605 sec
      iterations=1000000... time=0.123667 sec
      iterations=9000000... time=1.11362 sec
      result: 1.23735 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000487729 sec
      iterations=10000... time=0.00449385 sec
      iterations=100000... time=0.0451404 sec
      iterations=1000000... time=0.450174 sec
      iterations=2000000... time=0.900175 sec
      iterations=4000000... time=1.80332 sec
      result: 4.5083 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=3.76e-07 sec
      iterations=10... time=2.9505e-06 sec
      iterations=100... time=3.05615e-05 sec
      iterations=1000... time=0.000275438 sec
      iterations=10000... time=0.00250431 sec
      iterations=100000... time=0.0241905 sec
      iterations=1000000... time=0.242164 sec
      iterations=5000000... time=1.21298 sec
      result: 101.304 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.783e-06 sec
      iterations=10... time=6.704e-05 sec
      iterations=100... time=0.000567167 sec
      iterations=1000... time=0.00572159 sec
      iterations=10000... time=0.0522441 sec
      iterations=100000... time=0.508709 sec
      iterations=200000... time=1.01756 sec
      result: 77.2861 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.076e-06 sec
      iterations=10000... time=3.1599e-05 sec
      iterations=100000... time=0.000280448 sec
      iterations=1000000... time=0.00254013 sec
      iterations=10000000... time=0.0247323 sec
      iterations=100000000... time=0.249089 sec
      iterations=400000000... time=0.990895 sec
      iterations=800000000... time=1.98155 sec
      result: 0.309617 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.99715e-05 sec
      iterations=10000... time=0.000123851 sec
      iterations=100000... time=0.00101332 sec
      iterations=1000000... time=0.0099434 sec
      iterations=10000000... time=0.0996981 sec
      iterations=100000000... time=0.998704 sec
      iterations=200000000... time=2.00538 sec
      result: 1.25336 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.055e-07 sec
      iterations=10... time=3.6765e-06 sec
      iterations=100... time=3.4549e-05 sec
      iterations=1000... time=0.00030566 sec
      iterations=10000... time=0.00269138 sec
      iterations=100000... time=0.0268915 sec
      iterations=1000000... time=0.26904 sec
      iterations=4000000... time=1.07636 sec
      result: 91.3298 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.302e-06 sec
      iterations=10... time=7.0932e-05 sec
      iterations=100... time=0.000601581 sec
      iterations=1000... time=0.00553551 sec
      iterations=10000... time=0.0496112 sec
      iterations=100000... time=0.476478 sec
      iterations=200000... time=0.951291 sec
      iterations=400000... time=1.90556 sec
      result: 82.5407 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.2595e-06 sec
      iterations=10... time=8.7984e-05 sec
      iterations=100... time=0.000860554 sec
      iterations=1000... time=0.00867093 sec
      iterations=10000... time=0.0869493 sec
      iterations=100000... time=0.866522 sec
      iterations=200000... time=1.74653 sec
      result: 0.197878 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.9168e-05 sec
      iterations=10... time=0.000407438 sec
      iterations=100... time=0.00405726 sec
      iterations=1000... time=0.0397843 sec
      iterations=10000... time=0.397279 sec
      iterations=30000... time=1.20721 sec
      result: 0.606084 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00090484 sec
      iterations=10... time=0.0109413 sec
      iterations=100... time=0.108905 sec
      iterations=1000... time=1.08557 sec
      result: 1.43785 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Oct 21 22:26:02 UTC 2024
+ echo Done.
Done.
  Elapsed time: 63.8 s
