// Seed: 2417674091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 : -1] id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd40,
    parameter id_16 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  output wire _id_16;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4,
      id_4
  );
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire _id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  logic id_21;
  ;
  assign id_1[id_12] = (id_9 - -1'b0);
  wire id_22;
endmodule
