Analysis & Synthesis report for hdmi_top
Thu Aug 14 13:18:01 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |hdmi_top|i2c_config:config_inst|state
 10. State Machine - |hdmi_top|pong_logic:game|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: pll_74mhz:pll_inst|pll_74mhz_0002:pll_74mhz_inst|altera_pll:altera_pll_i
 15. Parameter Settings for User Entity Instance: video_timing:timing_inst
 16. Parameter Settings for User Entity Instance: pong_logic:game
 17. Parameter Settings for User Entity Instance: renderer:draw
 18. Parameter Settings for User Entity Instance: renderer:draw|score_draw:drawL
 19. Parameter Settings for User Entity Instance: renderer:draw|score_draw:drawR
 20. Parameter Settings for User Entity Instance: i2c_config:config_inst
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 14 13:18:01 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; hdmi_top                                        ;
; Top-level Entity Name           ; hdmi_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 163                                             ;
; Total pins                      ; 36                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; hdmi_top           ; hdmi_top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-10        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+-----------------------------+--------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                         ; Library   ;
+----------------------------------+-----------------+-----------------------------+--------------------------------------------------------------------------------------+-----------+
; hdmi_top.v                       ; yes             ; User Verilog HDL File       ; C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v                 ;           ;
; video_timing.v                   ; yes             ; User Verilog HDL File       ; C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/video_timing.v             ;           ;
; i2c_config.v                     ; yes             ; User Verilog HDL File       ; C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v               ;           ;
; pll_74mhz.v                      ; yes             ; User Wizard-Generated File  ; C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz.v                ; pll_74mhz ;
; pll_74mhz/pll_74mhz_0002.v       ; yes             ; User Verilog HDL File       ; C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz/pll_74mhz_0002.v ; pll_74mhz ;
; pong_logic.v                     ; yes             ; User Verilog HDL File       ; C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v               ;           ;
; renderer.v                       ; yes             ; User Verilog HDL File       ; C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/renderer.v                 ;           ;
; score_draw.v                     ; yes             ; User Verilog HDL File       ; C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v               ;           ;
; altera_pll.v                     ; yes             ; Megafunction                ; c:/quartus/quartus/libraries/megafunctions/altera_pll.v                              ;           ;
+----------------------------------+-----------------+-----------------------------+--------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 575                                                                                     ;
;                                             ;                                                                                         ;
; Combinational ALUT usage for logic          ; 906                                                                                     ;
;     -- 7 input functions                    ; 3                                                                                       ;
;     -- 6 input functions                    ; 232                                                                                     ;
;     -- 5 input functions                    ; 126                                                                                     ;
;     -- 4 input functions                    ; 94                                                                                      ;
;     -- <=3 input functions                  ; 451                                                                                     ;
;                                             ;                                                                                         ;
; Dedicated logic registers                   ; 163                                                                                     ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 36                                                                                      ;
;                                             ;                                                                                         ;
; Total DSP Blocks                            ; 0                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 1                                                                                       ;
;     -- PLLs                                 ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; pll_74mhz:pll_inst|pll_74mhz_0002:pll_74mhz_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 169                                                                                     ;
; Total fan-out                               ; 4180                                                                                    ;
; Average fan-out                             ; 3.66                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name    ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+----------------+--------------+
; |hdmi_top                             ; 906 (1)             ; 163 (0)                   ; 0                 ; 0          ; 36   ; 0            ; |hdmi_top                                                                          ; hdmi_top       ; work         ;
;    |i2c_config:config_inst|           ; 78 (78)             ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_top|i2c_config:config_inst                                                   ; i2c_config     ; work         ;
;    |pll_74mhz:pll_inst|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_top|pll_74mhz:pll_inst                                                       ; pll_74mhz      ; pll_74mhz    ;
;       |pll_74mhz_0002:pll_74mhz_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_top|pll_74mhz:pll_inst|pll_74mhz_0002:pll_74mhz_inst                         ; pll_74mhz_0002 ; pll_74mhz    ;
;          |altera_pll:altera_pll_i|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_top|pll_74mhz:pll_inst|pll_74mhz_0002:pll_74mhz_inst|altera_pll:altera_pll_i ; altera_pll     ; work         ;
;    |pong_logic:game|                  ; 607 (607)           ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_top|pong_logic:game                                                          ; pong_logic     ; work         ;
;    |renderer:draw|                    ; 178 (115)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_top|renderer:draw                                                            ; renderer       ; work         ;
;       |score_draw:drawL|              ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_top|renderer:draw|score_draw:drawL                                           ; score_draw     ; work         ;
;       |score_draw:drawR|              ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |hdmi_top|renderer:draw|score_draw:drawR                                           ; score_draw     ; work         ;
;    |video_timing:timing_inst|         ; 42 (42)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |hdmi_top|video_timing:timing_inst                                                 ; video_timing   ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_pll   ; 24.1    ; N/A          ; N/A          ; |hdmi_top|pll_74mhz:pll_inst ; pll_74mhz.v     ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |hdmi_top|i2c_config:config_inst|state                                                                                                                                                                                                                                   ;
+--------------------+---------------+--------------------+----------------+----------------+-------------------+-------------------+------------------+-------------------+-------------------+------------------+--------------------+-----------------+-----------------+---------------+
; Name               ; state.ST_DONE ; state.ST_NEXT_PAIR ; state.ST_STOP2 ; state.ST_STOP1 ; state.ST_ACK_DONE ; state.ST_ACK_HIGH ; state.ST_ACK_LOW ; state.ST_BIT_DONE ; state.ST_BIT_HIGH ; state.ST_BIT_LOW ; state.ST_LOAD_BYTE ; state.ST_START2 ; state.ST_START1 ; state.ST_IDLE ;
+--------------------+---------------+--------------------+----------------+----------------+-------------------+-------------------+------------------+-------------------+-------------------+------------------+--------------------+-----------------+-----------------+---------------+
; state.ST_IDLE      ; 0             ; 0                  ; 0              ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                ; 0                  ; 0               ; 0               ; 0             ;
; state.ST_START1    ; 0             ; 0                  ; 0              ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                ; 0                  ; 0               ; 1               ; 1             ;
; state.ST_START2    ; 0             ; 0                  ; 0              ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                ; 0                  ; 1               ; 0               ; 1             ;
; state.ST_LOAD_BYTE ; 0             ; 0                  ; 0              ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                ; 1                  ; 0               ; 0               ; 1             ;
; state.ST_BIT_LOW   ; 0             ; 0                  ; 0              ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 1                ; 0                  ; 0               ; 0               ; 1             ;
; state.ST_BIT_HIGH  ; 0             ; 0                  ; 0              ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 1                 ; 0                ; 0                  ; 0               ; 0               ; 1             ;
; state.ST_BIT_DONE  ; 0             ; 0                  ; 0              ; 0              ; 0                 ; 0                 ; 0                ; 1                 ; 0                 ; 0                ; 0                  ; 0               ; 0               ; 1             ;
; state.ST_ACK_LOW   ; 0             ; 0                  ; 0              ; 0              ; 0                 ; 0                 ; 1                ; 0                 ; 0                 ; 0                ; 0                  ; 0               ; 0               ; 1             ;
; state.ST_ACK_HIGH  ; 0             ; 0                  ; 0              ; 0              ; 0                 ; 1                 ; 0                ; 0                 ; 0                 ; 0                ; 0                  ; 0               ; 0               ; 1             ;
; state.ST_ACK_DONE  ; 0             ; 0                  ; 0              ; 0              ; 1                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                ; 0                  ; 0               ; 0               ; 1             ;
; state.ST_STOP1     ; 0             ; 0                  ; 0              ; 1              ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                ; 0                  ; 0               ; 0               ; 1             ;
; state.ST_STOP2     ; 0             ; 0                  ; 1              ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                ; 0                  ; 0               ; 0               ; 1             ;
; state.ST_NEXT_PAIR ; 0             ; 1                  ; 0              ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                ; 0                  ; 0               ; 0               ; 1             ;
; state.ST_DONE      ; 1             ; 0                  ; 0              ; 0              ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                ; 0                  ; 0               ; 0               ; 1             ;
+--------------------+---------------+--------------------+----------------+----------------+-------------------+-------------------+------------------+-------------------+-------------------+------------------+--------------------+-----------------+-----------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |hdmi_top|pong_logic:game|state ;
+----------------+--------------------------------+
; Name           ; state.ST_PLAY                  ;
+----------------+--------------------------------+
; state.ST_SERVE ; 0                              ;
; state.ST_PLAY  ; 1                              ;
+----------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+----------------------------------------+-----------------------------------------------+
; Register name                          ; Reason for Removal                            ;
+----------------------------------------+-----------------------------------------------+
; pong_logic:game|vx_next[1]             ; Merged with pong_logic:game|vx_next[0]        ;
; pong_logic:game|vy_next[0,2..10]       ; Merged with pong_logic:game|vx_next[0]        ;
; pong_logic:game|vy_next[1]             ; Merged with pong_logic:game|vx_next[2]        ;
; pong_logic:game|vx_next[3..9]          ; Merged with pong_logic:game|vx_next[10]       ;
; pong_logic:game|p1_y[0]                ; Stuck at GND due to stuck port data_in        ;
; pong_logic:game|p2_y[0]                ; Stuck at GND due to stuck port data_in        ;
; pong_logic:game|vx_next[0]             ; Stuck at GND due to stuck port data_in        ;
; pong_logic:game|vx_next[2]             ; Stuck at VCC due to stuck port data_in        ;
; i2c_config:config_inst|state~2         ; Lost fanout                                   ;
; i2c_config:config_inst|state~3         ; Lost fanout                                   ;
; i2c_config:config_inst|state~4         ; Lost fanout                                   ;
; i2c_config:config_inst|state~5         ; Lost fanout                                   ;
; pong_logic:game|state~5                ; Lost fanout                                   ;
; i2c_config:config_inst|tx_byte[7]      ; Merged with i2c_config:config_inst|tx_byte[3] ;
; i2c_config:config_inst|bit_cnt[3]      ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 30 ;                                               ;
+----------------------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 163   ;
; Number of registers using Synchronous Clear  ; 91    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 120   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |hdmi_top|pong_logic:game|p2_y[1]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |hdmi_top|pong_logic:game|p2_y[9]            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |hdmi_top|video_timing:timing_inst|hcount[7] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |hdmi_top|i2c_config:config_inst|div_cnt[9]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |hdmi_top|i2c_config:config_inst|pair_idx[2] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |hdmi_top|i2c_config:config_inst|tx_byte[7]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |hdmi_top|video_timing:timing_inst|vcount[4] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |hdmi_top|pong_logic:game|score_l[0]         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |hdmi_top|pong_logic:game|ball_x[7]          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |hdmi_top|pong_logic:game|ball_x[4]          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |hdmi_top|pong_logic:game|score_r[0]         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hdmi_top|pong_logic:game|vx[0]              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |hdmi_top|pong_logic:game|vx[3]              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hdmi_top|pong_logic:game|serve_cnt[5]       ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |hdmi_top|pong_logic:game|serve_cnt[4]       ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |hdmi_top|pong_logic:game|vy[9]              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |hdmi_top|i2c_config:config_inst|byte_idx[0] ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |hdmi_top|i2c_config:config_inst|bit_cnt[0]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |hdmi_top|i2c_config:config_inst|state       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |hdmi_top|pong_logic:game|ny                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |hdmi_top|pong_logic:game|v                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |hdmi_top|pong_logic:game|vy_n               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |hdmi_top|pong_logic:game|vy_n               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |hdmi_top|renderer:draw|rgb[8]               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |hdmi_top|pong_logic:game|p1y_n              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |hdmi_top|pong_logic:game|p2y_n              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |hdmi_top|pong_logic:game|state              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_74mhz:pll_inst|pll_74mhz_0002:pll_74mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                  ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                ;
; pll_type                             ; General                ; String                                                ;
; pll_subtype                          ; General                ; String                                                ;
; number_of_clocks                     ; 1                      ; Signed Integer                                        ;
; operation_mode                       ; direct                 ; String                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                        ;
; data_rate                            ; 0                      ; Signed Integer                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                        ;
; output_clock_frequency0              ; 74.242424 MHz          ; String                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                        ;
; clock_name_0                         ;                        ; String                                                ;
; clock_name_1                         ;                        ; String                                                ;
; clock_name_2                         ;                        ; String                                                ;
; clock_name_3                         ;                        ; String                                                ;
; clock_name_4                         ;                        ; String                                                ;
; clock_name_5                         ;                        ; String                                                ;
; clock_name_6                         ;                        ; String                                                ;
; clock_name_7                         ;                        ; String                                                ;
; clock_name_8                         ;                        ; String                                                ;
; clock_name_global_0                  ; false                  ; String                                                ;
; clock_name_global_1                  ; false                  ; String                                                ;
; clock_name_global_2                  ; false                  ; String                                                ;
; clock_name_global_3                  ; false                  ; String                                                ;
; clock_name_global_4                  ; false                  ; String                                                ;
; clock_name_global_5                  ; false                  ; String                                                ;
; clock_name_global_6                  ; false                  ; String                                                ;
; clock_name_global_7                  ; false                  ; String                                                ;
; clock_name_global_8                  ; false                  ; String                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                        ;
; pll_slf_rst                          ; false                  ; String                                                ;
; pll_bw_sel                           ; low                    ; String                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_timing:timing_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; H_ACTIVE       ; 1280  ; Signed Integer                               ;
; H_FP           ; 110   ; Signed Integer                               ;
; H_SYNC         ; 40    ; Signed Integer                               ;
; H_BP           ; 220   ; Signed Integer                               ;
; V_ACTIVE       ; 720   ; Signed Integer                               ;
; V_FP           ; 5     ; Signed Integer                               ;
; V_SYNC         ; 5     ; Signed Integer                               ;
; V_BP           ; 20    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pong_logic:game ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; H_ACTIVE       ; 1280  ; Signed Integer                      ;
; V_ACTIVE       ; 720   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renderer:draw ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; H_ACTIVE       ; 1280  ; Signed Integer                    ;
; V_ACTIVE       ; 720   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renderer:draw|score_draw:drawL ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; X0             ; 580   ; Signed Integer                                     ;
; Y0             ; 20    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renderer:draw|score_draw:drawR ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; X0             ; 676   ; Signed Integer                                     ;
; Y0             ; 20    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_config:config_inst ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; CLK_HZ         ; 74250000 ; Signed Integer                          ;
; I2C_HZ         ; 100000   ; Signed Integer                          ;
; DIV            ; 371      ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 163                         ;
;     ENA               ; 49                          ;
;     ENA SCLR          ; 54                          ;
;     ENA SCLR SLD      ; 9                           ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 28                          ;
;     plain             ; 15                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 906                         ;
;     arith             ; 343                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 195                         ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 31                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 560                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 63                          ;
;         5 data inputs ; 126                         ;
;         6 data inputs ; 232                         ;
; boundary_port         ; 36                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 19.20                       ;
; Average LUT depth     ; 12.44                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Thu Aug 14 13:17:29 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hdmidemo -c hdmi_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_top.v
    Info (12023): Found entity 1: hdmi_top File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file video_timing.v
    Info (12023): Found entity 1: video_timing File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/video_timing.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file i2c_config.v
    Info (12023): Found entity 1: i2c_config File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_74mhz.v
    Info (12023): Found entity 1: pll_74mhz File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_74mhz/pll_74mhz_0002.v
    Info (12023): Found entity 1: pll_74mhz_0002 File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz/pll_74mhz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pong_logic.v
    Info (12023): Found entity 1: pong_logic File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file renderer.v
    Info (12023): Found entity 1: renderer File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/renderer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file score_draw.v
    Info (12023): Found entity 1: score_draw File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v Line: 3
Info (12127): Elaborating entity "hdmi_top" for the top level hierarchy
Info (12128): Elaborating entity "pll_74mhz" for hierarchy "pll_74mhz:pll_inst" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v Line: 36
Info (12128): Elaborating entity "pll_74mhz_0002" for hierarchy "pll_74mhz:pll_inst|pll_74mhz_0002:pll_74mhz_inst" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_74mhz:pll_inst|pll_74mhz_0002:pll_74mhz_inst|altera_pll:altera_pll_i" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz/pll_74mhz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_74mhz:pll_inst|pll_74mhz_0002:pll_74mhz_inst|altera_pll:altera_pll_i" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz/pll_74mhz_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_74mhz:pll_inst|pll_74mhz_0002:pll_74mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pll_74mhz/pll_74mhz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "74.242424 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "video_timing" for hierarchy "video_timing:timing_inst" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v Line: 50
Warning (10230): Verilog HDL assignment warning at video_timing.v(53): truncated value with size 32 to match size of target (12) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/video_timing.v Line: 53
Warning (10230): Verilog HDL assignment warning at video_timing.v(56): truncated value with size 32 to match size of target (12) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/video_timing.v Line: 56
Info (12128): Elaborating entity "pong_logic" for hierarchy "pong_logic:game" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v Line: 72
Warning (10230): Verilog HDL assignment warning at pong_logic.v(47): truncated value with size 32 to match size of target (11) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v Line: 47
Warning (10230): Verilog HDL assignment warning at pong_logic.v(48): truncated value with size 32 to match size of target (11) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v Line: 48
Warning (10230): Verilog HDL assignment warning at pong_logic.v(49): truncated value with size 32 to match size of target (11) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v Line: 49
Warning (10230): Verilog HDL assignment warning at pong_logic.v(50): truncated value with size 32 to match size of target (11) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v Line: 50
Warning (10230): Verilog HDL assignment warning at pong_logic.v(100): truncated value with size 32 to match size of target (11) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v Line: 100
Warning (10230): Verilog HDL assignment warning at pong_logic.v(152): truncated value with size 32 to match size of target (4) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v Line: 152
Warning (10230): Verilog HDL assignment warning at pong_logic.v(168): truncated value with size 32 to match size of target (4) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v Line: 168
Warning (10230): Verilog HDL assignment warning at pong_logic.v(183): truncated value with size 32 to match size of target (11) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/pong_logic.v Line: 183
Info (12128): Elaborating entity "renderer" for hierarchy "renderer:draw" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v Line: 88
Info (12128): Elaborating entity "score_draw" for hierarchy "renderer:draw|score_draw:drawL" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/renderer.v Line: 45
Warning (10230): Verilog HDL assignment warning at score_draw.v(15): truncated value with size 32 to match size of target (4) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v Line: 15
Warning (10230): Verilog HDL assignment warning at score_draw.v(17): truncated value with size 32 to match size of target (4) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v Line: 17
Info (12128): Elaborating entity "score_draw" for hierarchy "renderer:draw|score_draw:drawR" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/renderer.v Line: 48
Warning (10230): Verilog HDL assignment warning at score_draw.v(15): truncated value with size 32 to match size of target (4) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v Line: 15
Warning (10230): Verilog HDL assignment warning at score_draw.v(17): truncated value with size 32 to match size of target (4) File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/score_draw.v Line: 17
Info (12128): Elaborating entity "i2c_config" for hierarchy "i2c_config:config_inst" File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/hdmi_top.v Line: 102
Warning (10036): Verilog HDL or VHDL warning at i2c_config.v(40): object "sda_in" assigned a value but never read File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 40
Warning (10030): Net "reg_addr.data_a" at i2c_config.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 23
Warning (10030): Net "reg_addr.waddr_a" at i2c_config.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 23
Warning (10030): Net "reg_data.data_a" at i2c_config.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 24
Warning (10030): Net "reg_data.waddr_a" at i2c_config.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 24
Warning (10030): Net "reg_addr.we_a" at i2c_config.v(23) has no driver or initial value, using a default initial value '0' File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 23
Warning (10030): Net "reg_data.we_a" at i2c_config.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 24
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "i2c_config:config_inst|reg_addr" is uninferred due to inappropriate RAM size File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 23
    Info (276004): RAM logic "i2c_config:config_inst|reg_data" is uninferred due to inappropriate RAM size File: C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/i2c_config.v Line: 24
Critical Warning (127005): Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/db/hdmi_top.ram0_i2c_config_4b0357c6.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File "C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/db/hdmi_top.ram1_i2c_config_4b0357c6.hdl.mif" -- setting initial value for remaining addresses to 0
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/output_files/hdmi_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 970 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 933 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Thu Aug 14 13:18:01 2025
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Clinic Coops/Documents/Quartus Projects/hdmidemo/output_files/hdmi_top.map.smsg.


