// Seed: 3764791371
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2
);
  logic id_3;
  defparam id_4.id_5 = 1, id_6.id_7 = ~1 - 1, id_8.id_9 = 1'b0, id_10.id_11 = id_1,
      id_12.id_13 = id_4, id_14.id_15 = 1, id_16.id_17 = 1'b0, id_18.id_19 = id_2,
      id_20.id_21 = id_20, id_22.id_23 = id_22;
  assign id_3 = id_6;
  always @(id_6 or posedge 1) id_4 <= id_20;
endmodule
