If a CPU must fetch or store unaligned data that crosses the normal storage width boundary, it must do a double operation. RISC pipeline simplicity will not let the CPU perform two operations for one instruction, so an unaligned transfer will take at least two instructions.</SPAN>