#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024651b433f0 .scope module, "Processor" "Processor" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pc_out";
    .port_info 3 /INPUT 8 "instruction";
    .port_info 4 /OUTPUT 8 "alu_result";
    .port_info 5 /OUTPUT 8 "mem_data";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "mem_read";
    .port_info 9 /OUTPUT 1 "pc_write";
    .port_info 10 /OUTPUT 1 "zero";
L_0000024651b49830 .functor BUFZ 8, v0000024651ba2d80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024651b4a2b0 .functor BUFZ 1, L_0000024651ba3640, C4<0>, C4<0>, C4<0>;
L_0000024651b4a1d0 .functor BUFZ 8, v0000024651ba24c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024651b4a240 .functor BUFZ 8, L_0000024651b4a470, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024651b4a400 .functor BUFZ 8, v0000024651b31c80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000024651ba1ca0_0 .net "ALU_op", 2 0, v0000024651b32180_0;  1 drivers
v0000024651ba3320_0 .net "address", 7 0, L_0000024651b4a400;  1 drivers
v0000024651ba3460_0 .net "alu_result", 7 0, L_0000024651b49830;  1 drivers
v0000024651ba2c40_0 .net "alu_result_internal", 7 0, v0000024651ba2d80_0;  1 drivers
o0000024651b51218 .functor BUFZ 1, C4<z>; HiZ drive
v0000024651ba1980_0 .net "clk", 0 0, o0000024651b51218;  0 drivers
v0000024651ba1f20_0 .net "instruction", 7 0, v0000024651b31960_0;  1 drivers
v0000024651ba2ce0_0 .net "mem_data", 7 0, L_0000024651b4a1d0;  1 drivers
v0000024651ba1fc0_0 .net "mem_read", 0 0, v0000024651b31d20_0;  1 drivers
v0000024651ba1d40_0 .net "mem_read_data", 7 0, v0000024651ba24c0_0;  1 drivers
v0000024651ba3280_0 .net "mem_write", 0 0, v0000024651b31dc0_0;  1 drivers
v0000024651ba1a20_0 .net "mem_write_data", 7 0, L_0000024651b4a240;  1 drivers
v0000024651ba1b60_0 .net "pc_out", 7 0, v0000024651b31c80_0;  1 drivers
v0000024651ba2e20_0 .net "pc_write", 0 0, v0000024651b31780_0;  1 drivers
v0000024651ba1de0_0 .net "reg_data1", 7 0, L_0000024651b497c0;  1 drivers
v0000024651ba1e80_0 .net "reg_data2", 7 0, L_0000024651b4a470;  1 drivers
v0000024651ba2600_0 .net "reg_write", 0 0, v0000024651b32220_0;  1 drivers
o0000024651b513c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024651ba2100_0 .net "reset", 0 0, o0000024651b513c8;  0 drivers
v0000024651ba21a0_0 .net "zero", 0 0, L_0000024651b4a2b0;  1 drivers
v0000024651ba2740_0 .net "zero_internal", 0 0, L_0000024651ba3640;  1 drivers
L_0000024651ba2380 .part v0000024651b31960_0, 2, 2;
L_0000024651ba27e0 .part v0000024651b31960_0, 0, 2;
L_0000024651ba31e0 .part v0000024651b31960_0, 2, 2;
S_0000024651b3fad0 .scope module, "CU" "ControlUnit" 2 74, 3 1 0, S_0000024651b433f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_write";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "pc_write";
    .port_info 5 /OUTPUT 3 "ALU_op";
v0000024651b32180_0 .var "ALU_op", 2 0;
v0000024651b32040_0 .net "instruction", 7 0, v0000024651b31960_0;  alias, 1 drivers
v0000024651b31d20_0 .var "mem_read", 0 0;
v0000024651b31dc0_0 .var "mem_write", 0 0;
v0000024651b31780_0 .var "pc_write", 0 0;
v0000024651b32220_0 .var "reg_write", 0 0;
E_0000024651b28790 .event anyedge, v0000024651b32040_0;
S_0000024651b3fc60 .scope module, "IR" "InstructionRegister" 2 48, 4 1 0, S_0000024651b433f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "instruction_in";
    .port_info 2 /INPUT 1 "ir_write";
    .port_info 3 /OUTPUT 8 "instruction_out";
v0000024651b315a0_0 .net "clk", 0 0, o0000024651b51218;  alias, 0 drivers
v0000024651b31820_0 .net "instruction_in", 7 0, v0000024651ba24c0_0;  alias, 1 drivers
v0000024651b31960_0 .var "instruction_out", 7 0;
L_0000024651ba48b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024651b31640_0 .net "ir_write", 0 0, L_0000024651ba48b8;  1 drivers
E_0000024651b27dd0 .event posedge, v0000024651b315a0_0;
S_0000024651b3ca80 .scope module, "PC" "ProgramCounter" 2 31, 5 1 0, S_0000024651b433f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "pc_in";
    .port_info 3 /INPUT 1 "pc_write";
    .port_info 4 /OUTPUT 8 "pc_out";
v0000024651b322c0_0 .net "clk", 0 0, o0000024651b51218;  alias, 0 drivers
v0000024651b31aa0_0 .net "pc_in", 7 0, v0000024651ba2d80_0;  alias, 1 drivers
v0000024651b31c80_0 .var "pc_out", 7 0;
v0000024651b31a00_0 .net "pc_write", 0 0, v0000024651b31780_0;  alias, 1 drivers
v0000024651b31e60_0 .net "reset", 0 0, o0000024651b513c8;  alias, 0 drivers
E_0000024651b27ed0 .event posedge, v0000024651b31e60_0, v0000024651b315a0_0;
S_0000024651b3cc10 .scope module, "RB" "RegisterBank" 2 55, 6 1 0, S_0000024651b433f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "read_reg1";
    .port_info 2 /INPUT 2 "read_reg2";
    .port_info 3 /INPUT 2 "write_reg";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
L_0000024651b497c0 .functor BUFZ 8, L_0000024651ba2240, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024651b4a470 .functor BUFZ 8, L_0000024651ba3000, C4<00000000>, C4<00000000>, C4<00000000>;
v0000024651b31b40_0 .net *"_ivl_0", 7 0, L_0000024651ba2240;  1 drivers
v0000024651b316e0_0 .net *"_ivl_10", 4 0, L_0000024651ba2920;  1 drivers
L_0000024651ba4948 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024651b31fa0_0 .net *"_ivl_13", 2 0, L_0000024651ba4948;  1 drivers
v0000024651b31460_0 .net *"_ivl_2", 4 0, L_0000024651ba22e0;  1 drivers
L_0000024651ba4900 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000024651b318c0_0 .net *"_ivl_5", 2 0, L_0000024651ba4900;  1 drivers
v0000024651b31be0_0 .net *"_ivl_8", 7 0, L_0000024651ba3000;  1 drivers
v0000024651b31f00_0 .net "clk", 0 0, o0000024651b51218;  alias, 0 drivers
v0000024651b320e0_0 .net "read_data1", 7 0, L_0000024651b497c0;  alias, 1 drivers
v0000024651b32360_0 .net "read_data2", 7 0, L_0000024651b4a470;  alias, 1 drivers
v0000024651b31500_0 .net "read_reg1", 1 0, L_0000024651ba2380;  1 drivers
v0000024651ba2f60_0 .net "read_reg2", 1 0, L_0000024651ba27e0;  1 drivers
v0000024651ba18e0_0 .net "reg_write", 0 0, v0000024651b32220_0;  alias, 1 drivers
v0000024651ba2420 .array "registers", 0 7, 7 0;
v0000024651ba2a60_0 .net "write_data", 7 0, L_0000024651b49830;  alias, 1 drivers
v0000024651ba29c0_0 .net "write_reg", 1 0, L_0000024651ba31e0;  1 drivers
L_0000024651ba2240 .array/port v0000024651ba2420, L_0000024651ba22e0;
L_0000024651ba22e0 .concat [ 2 3 0 0], L_0000024651ba2380, L_0000024651ba4900;
L_0000024651ba3000 .array/port v0000024651ba2420, L_0000024651ba2920;
L_0000024651ba2920 .concat [ 2 3 0 0], L_0000024651ba27e0, L_0000024651ba4948;
S_0000024651b3bde0 .scope module, "alu" "ALU" 2 66, 7 1 0, S_0000024651b433f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "ALU_op";
    .port_info 3 /OUTPUT 8 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000024651ba3780_0 .net "A", 7 0, L_0000024651b497c0;  alias, 1 drivers
v0000024651ba26a0_0 .net "ALU_op", 2 0, v0000024651b32180_0;  alias, 1 drivers
v0000024651ba2560_0 .net "B", 7 0, L_0000024651b4a470;  alias, 1 drivers
v0000024651ba2d80_0 .var "Result", 7 0;
v0000024651ba1c00_0 .net "Zero", 0 0, L_0000024651ba3640;  alias, 1 drivers
L_0000024651ba4990 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024651ba3140_0 .net/2u *"_ivl_0", 7 0, L_0000024651ba4990;  1 drivers
E_0000024651b27f10 .event anyedge, v0000024651b32180_0, v0000024651b320e0_0, v0000024651b32360_0;
L_0000024651ba3640 .cmp/eq 8, v0000024651ba2d80_0, L_0000024651ba4990;
S_0000024651b3bf70 .scope module, "mem_bank" "MemoryBank" 2 39, 8 1 0, S_0000024651b433f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 8 "read_data";
v0000024651ba35a0_0 .net "address", 7 0, v0000024651b31c80_0;  alias, 1 drivers
v0000024651ba2b00_0 .net "clk", 0 0, o0000024651b51218;  alias, 0 drivers
v0000024651ba2ec0_0 .net "mem_read", 0 0, v0000024651b31d20_0;  alias, 1 drivers
v0000024651ba2ba0_0 .net "mem_write", 0 0, v0000024651b31dc0_0;  alias, 1 drivers
v0000024651ba2060 .array "memory", 0 255, 7 0;
v0000024651ba24c0_0 .var "read_data", 7 0;
v0000024651ba1ac0_0 .net "write_data", 7 0, L_0000024651b4a240;  alias, 1 drivers
    .scope S_0000024651b3ca80;
T_0 ;
    %wait E_0000024651b27ed0;
    %load/vec4 v0000024651b31e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024651b31c80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024651b31a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024651b31aa0_0;
    %assign/vec4 v0000024651b31c80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024651b31c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000024651b31c80_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024651b3bf70;
T_1 ;
    %wait E_0000024651b27dd0;
    %load/vec4 v0000024651ba2ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000024651ba1ac0_0;
    %load/vec4 v0000024651ba35a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024651ba2060, 0, 4;
T_1.0 ;
    %load/vec4 v0000024651ba2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000024651ba35a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000024651ba2060, 4;
    %assign/vec4 v0000024651ba24c0_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024651b3fc60;
T_2 ;
    %wait E_0000024651b27dd0;
    %load/vec4 v0000024651b31640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000024651b31820_0;
    %assign/vec4 v0000024651b31960_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024651b3cc10;
T_3 ;
    %wait E_0000024651b27dd0;
    %load/vec4 v0000024651ba18e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000024651ba2a60_0;
    %load/vec4 v0000024651ba29c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024651ba2420, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024651b3bde0;
T_4 ;
    %wait E_0000024651b27f10;
    %load/vec4 v0000024651ba26a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024651ba2d80_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0000024651ba3780_0;
    %load/vec4 v0000024651ba2560_0;
    %add;
    %store/vec4 v0000024651ba2d80_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0000024651ba3780_0;
    %load/vec4 v0000024651ba2560_0;
    %sub;
    %store/vec4 v0000024651ba2d80_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0000024651ba3780_0;
    %load/vec4 v0000024651ba2560_0;
    %and;
    %store/vec4 v0000024651ba2d80_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000024651ba3780_0;
    %load/vec4 v0000024651ba2560_0;
    %or;
    %store/vec4 v0000024651ba2d80_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0000024651ba3780_0;
    %load/vec4 v0000024651ba2560_0;
    %xor;
    %store/vec4 v0000024651ba2d80_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0000024651ba3780_0;
    %inv;
    %store/vec4 v0000024651ba2d80_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0000024651ba3780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000024651ba2d80_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0000024651ba3780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000024651ba2d80_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024651b3fad0;
T_5 ;
    %wait E_0000024651b28790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024651b32220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024651b31dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024651b31d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024651b31780_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024651b32180_0, 0, 3;
    %load/vec4 v0000024651b32040_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024651b32220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024651b32180_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024651b32220_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024651b32180_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024651b32220_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024651b32180_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024651b31d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024651b32220_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024651b31dc0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "processoor.v";
    "./Control_unit.v";
    "./Instruction_register.v";
    "./Program_counter.v";
    "./Register_bank.v";
    "./Alu.v";
    "./Memory_bank.v";
