
host.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089e8  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f54  08008bd0  08008bd0  00009bd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab24  0800ab24  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab24  0800ab24  0000bb24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab2c  0800ab2c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab2c  0800ab2c  0000bb2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab30  0800ab30  0000bb30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ab34  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007a8  200001d4  0800ad08  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000097c  0800ad08  0000c97c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008a78  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d56  00000000  00000000  00014c75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000860  00000000  00000000  000169d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000654  00000000  00000000  00017230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a1a1  00000000  00000000  00017884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000af2b  00000000  00000000  00031a25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000923a4  00000000  00000000  0003c950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cecf4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037cc  00000000  00000000  000ced38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  000d2504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001d4 	.word	0x200001d4
 8000204:	00000000 	.word	0x00000000
 8000208:	08008bb8 	.word	0x08008bb8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001d8 	.word	0x200001d8
 8000224:	08008bb8 	.word	0x08008bb8

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_d2lz>:
 8000c40:	b538      	push	{r3, r4, r5, lr}
 8000c42:	2200      	movs	r2, #0
 8000c44:	2300      	movs	r3, #0
 8000c46:	4604      	mov	r4, r0
 8000c48:	460d      	mov	r5, r1
 8000c4a:	f7ff ff23 	bl	8000a94 <__aeabi_dcmplt>
 8000c4e:	b928      	cbnz	r0, 8000c5c <__aeabi_d2lz+0x1c>
 8000c50:	4620      	mov	r0, r4
 8000c52:	4629      	mov	r1, r5
 8000c54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c58:	f000 b80a 	b.w	8000c70 <__aeabi_d2ulz>
 8000c5c:	4620      	mov	r0, r4
 8000c5e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c62:	f000 f805 	bl	8000c70 <__aeabi_d2ulz>
 8000c66:	4240      	negs	r0, r0
 8000c68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6c:	bd38      	pop	{r3, r4, r5, pc}
 8000c6e:	bf00      	nop

08000c70 <__aeabi_d2ulz>:
 8000c70:	b5d0      	push	{r4, r6, r7, lr}
 8000c72:	2200      	movs	r2, #0
 8000c74:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca4 <__aeabi_d2ulz+0x34>)
 8000c76:	4606      	mov	r6, r0
 8000c78:	460f      	mov	r7, r1
 8000c7a:	f7ff fc99 	bl	80005b0 <__aeabi_dmul>
 8000c7e:	f7ff ff6f 	bl	8000b60 <__aeabi_d2uiz>
 8000c82:	4604      	mov	r4, r0
 8000c84:	f7ff fc1a 	bl	80004bc <__aeabi_ui2d>
 8000c88:	2200      	movs	r2, #0
 8000c8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ca8 <__aeabi_d2ulz+0x38>)
 8000c8c:	f7ff fc90 	bl	80005b0 <__aeabi_dmul>
 8000c90:	4602      	mov	r2, r0
 8000c92:	460b      	mov	r3, r1
 8000c94:	4630      	mov	r0, r6
 8000c96:	4639      	mov	r1, r7
 8000c98:	f7ff fad2 	bl	8000240 <__aeabi_dsub>
 8000c9c:	f7ff ff60 	bl	8000b60 <__aeabi_d2uiz>
 8000ca0:	4621      	mov	r1, r4
 8000ca2:	bdd0      	pop	{r4, r6, r7, pc}
 8000ca4:	3df00000 	.word	0x3df00000
 8000ca8:	41f00000 	.word	0x41f00000

08000cac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb2:	f107 0308 	add.w	r3, r7, #8
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc0:	4b18      	ldr	r3, [pc, #96]	@ (8000d24 <MX_GPIO_Init+0x78>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	4a17      	ldr	r2, [pc, #92]	@ (8000d24 <MX_GPIO_Init+0x78>)
 8000cc6:	f043 0304 	orr.w	r3, r3, #4
 8000cca:	6193      	str	r3, [r2, #24]
 8000ccc:	4b15      	ldr	r3, [pc, #84]	@ (8000d24 <MX_GPIO_Init+0x78>)
 8000cce:	699b      	ldr	r3, [r3, #24]
 8000cd0:	f003 0304 	and.w	r3, r3, #4
 8000cd4:	607b      	str	r3, [r7, #4]
 8000cd6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd8:	4b12      	ldr	r3, [pc, #72]	@ (8000d24 <MX_GPIO_Init+0x78>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	4a11      	ldr	r2, [pc, #68]	@ (8000d24 <MX_GPIO_Init+0x78>)
 8000cde:	f043 0308 	orr.w	r3, r3, #8
 8000ce2:	6193      	str	r3, [r2, #24]
 8000ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <MX_GPIO_Init+0x78>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	f003 0308 	and.w	r3, r3, #8
 8000cec:	603b      	str	r3, [r7, #0]
 8000cee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000cf6:	480c      	ldr	r0, [pc, #48]	@ (8000d28 <MX_GPIO_Init+0x7c>)
 8000cf8:	f001 fccc 	bl	8002694 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8000cfc:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000d00:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0e:	f107 0308 	add.w	r3, r7, #8
 8000d12:	4619      	mov	r1, r3
 8000d14:	4804      	ldr	r0, [pc, #16]	@ (8000d28 <MX_GPIO_Init+0x7c>)
 8000d16:	f001 fb29 	bl	800236c <HAL_GPIO_Init>

}
 8000d1a:	bf00      	nop
 8000d1c:	3718      	adds	r7, #24
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40021000 	.word	0x40021000
 8000d28:	40010c00 	.word	0x40010c00

08000d2c <HAL_UART_RxCpltCallback>:


// 接收完成回调函数，收到一个数据后，在这里处理
// 通过中断的方法接受串口工具发送的字符串
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
	// 判断中断是由哪个串口触发的
	if(huart->Instance == USART2)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a24      	ldr	r2, [pc, #144]	@ (8000dcc <HAL_UART_RxCpltCallback+0xa0>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d142      	bne.n	8000dc4 <HAL_UART_RxCpltCallback+0x98>
	{
		// 判断接收是否完成（UART2_RX_STA bit15 位是否为1）
		if((UART2_RX_STA & 0x8000) == 0)
 8000d3e:	4b24      	ldr	r3, [pc, #144]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000d40:	881b      	ldrh	r3, [r3, #0]
 8000d42:	b21b      	sxth	r3, r3
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	db38      	blt.n	8000dba <HAL_UART_RxCpltCallback+0x8e>
		{
			// 如果已经收到了 0x0d （回车），
			if(UART2_RX_STA & 0x4000)
 8000d48:	4b21      	ldr	r3, [pc, #132]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d011      	beq.n	8000d78 <HAL_UART_RxCpltCallback+0x4c>
			{
				// 则接着判断是否收到 0x0a （换行）
				if(buf == 0x0a)
 8000d54:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd4 <HAL_UART_RxCpltCallback+0xa8>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	2b0a      	cmp	r3, #10
 8000d5a:	d109      	bne.n	8000d70 <HAL_UART_RxCpltCallback+0x44>
					// 如果 0x0a 和 0x0d 都收到，则将 bit15 位置为1
					UART2_RX_STA |= 0x8000;
 8000d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000d64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000d68:	b29a      	uxth	r2, r3
 8000d6a:	4b19      	ldr	r3, [pc, #100]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000d6c:	801a      	strh	r2, [r3, #0]
 8000d6e:	e024      	b.n	8000dba <HAL_UART_RxCpltCallback+0x8e>
				else
					// 否则认为接收错误，重新开始
					UART2_RX_STA = 0;
 8000d70:	4b17      	ldr	r3, [pc, #92]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	801a      	strh	r2, [r3, #0]
 8000d76:	e020      	b.n	8000dba <HAL_UART_RxCpltCallback+0x8e>
			}
			else // 如果没有收到了 0x0d （回车）
			{
				//则先判断收到的这个字符是否是 0x0d （回车）
				if(buf == 0x0d)
 8000d78:	4b16      	ldr	r3, [pc, #88]	@ (8000dd4 <HAL_UART_RxCpltCallback+0xa8>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b0d      	cmp	r3, #13
 8000d7e:	d107      	bne.n	8000d90 <HAL_UART_RxCpltCallback+0x64>
				{
					// 是的话则将 bit14 位置为1
					UART2_RX_STA |= 0x4000;
 8000d80:	4b13      	ldr	r3, [pc, #76]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000d82:	881b      	ldrh	r3, [r3, #0]
 8000d84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d88:	b29a      	uxth	r2, r3
 8000d8a:	4b11      	ldr	r3, [pc, #68]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000d8c:	801a      	strh	r2, [r3, #0]
 8000d8e:	e014      	b.n	8000dba <HAL_UART_RxCpltCallback+0x8e>
				}
				else
				{
					// 否则将接收到的数据保存在缓存数组里
					UART2_RX_Buffer[UART2_RX_STA & 0X3FFF] = buf;
 8000d90:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000d92:	881b      	ldrh	r3, [r3, #0]
 8000d94:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000d98:	4a0e      	ldr	r2, [pc, #56]	@ (8000dd4 <HAL_UART_RxCpltCallback+0xa8>)
 8000d9a:	7811      	ldrb	r1, [r2, #0]
 8000d9c:	4a0e      	ldr	r2, [pc, #56]	@ (8000dd8 <HAL_UART_RxCpltCallback+0xac>)
 8000d9e:	54d1      	strb	r1, [r2, r3]
					UART2_RX_STA++;
 8000da0:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000da2:	881b      	ldrh	r3, [r3, #0]
 8000da4:	3301      	adds	r3, #1
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	4b09      	ldr	r3, [pc, #36]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000daa:	801a      	strh	r2, [r3, #0]
					 // 如果接收数据大于UART2_REC_LEN（200字节），则重新开始接收
					if(UART2_RX_STA > UART2_REC_LEN - 1)
 8000dac:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000dae:	881b      	ldrh	r3, [r3, #0]
 8000db0:	2bc7      	cmp	r3, #199	@ 0xc7
 8000db2:	d902      	bls.n	8000dba <HAL_UART_RxCpltCallback+0x8e>
						UART2_RX_STA = 0;
 8000db4:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <HAL_UART_RxCpltCallback+0xa4>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	801a      	strh	r2, [r3, #0]
				}
			}
		}
		// 重新开启中断
		HAL_UART_Receive_IT(&huart2, &buf, 1);
 8000dba:	2201      	movs	r2, #1
 8000dbc:	4905      	ldr	r1, [pc, #20]	@ (8000dd4 <HAL_UART_RxCpltCallback+0xa8>)
 8000dbe:	4807      	ldr	r0, [pc, #28]	@ (8000ddc <HAL_UART_RxCpltCallback+0xb0>)
 8000dc0:	f002 f963 	bl	800308a <HAL_UART_Receive_IT>
	}
}
 8000dc4:	bf00      	nop
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40004400 	.word	0x40004400
 8000dd0:	200002cc 	.word	0x200002cc
 8000dd4:	20000200 	.word	0x20000200
 8000dd8:	20000204 	.word	0x20000204
 8000ddc:	2000079c 	.word	0x2000079c

08000de0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000de0:	b590      	push	{r4, r7, lr}
 8000de2:	b0b5      	sub	sp, #212	@ 0xd4
 8000de4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de6:	f000 ffeb 	bl	8001dc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dea:	f000 f933 	bl	8001054 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dee:	f7ff ff5d 	bl	8000cac <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000df2:	f000 fe79 	bl	8001ae8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000df6:	f000 fea1 	bl	8001b3c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000dfa:	f000 fec9 	bl	8001b90 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  //oled屏幕初始化
  OLED_Init();
 8000dfe:	f000 fcbf 	bl	8001780 <OLED_Init>
  OLED_Clear();//清屏
 8000e02:	f000 fab1 	bl	8001368 <OLED_Clear>
  OLED_ColorTurn(0);
 8000e06:	2000      	movs	r0, #0
 8000e08:	f000 f96f 	bl	80010ea <OLED_ColorTurn>
  OLED_DisplayTurn(0);
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f000 f983 	bl	8001118 <OLED_DisplayTurn>
  //unsigned char i;
  HAL_UART_Receive_IT(&huart2, &buf, 1);//开启串口接收中断
 8000e12:	2201      	movs	r2, #1
 8000e14:	497c      	ldr	r1, [pc, #496]	@ (8001008 <main+0x228>)
 8000e16:	487d      	ldr	r0, [pc, #500]	@ (800100c <main+0x22c>)
 8000e18:	f002 f937 	bl	800308a <HAL_UART_Receive_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //判断判断串口是否接收完成
	  if(UART2_RX_STA & 0x8000)
 8000e1c:	4b7c      	ldr	r3, [pc, #496]	@ (8001010 <main+0x230>)
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	b21b      	sxth	r3, r3
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	da71      	bge.n	8000f0a <main+0x12a>
	  {

		  //接收完成后，对字符串进行操作
		  if (sscanf((char *)UART2_RX_Buffer, "temperature:%2d, humidity:%2d, Light intensity:%3d, smoke:%2d\r\n", &temperature, &humidity, &light_intensity, &smoke) == 4)
 8000e26:	4b7b      	ldr	r3, [pc, #492]	@ (8001014 <main+0x234>)
 8000e28:	9301      	str	r3, [sp, #4]
 8000e2a:	4b7b      	ldr	r3, [pc, #492]	@ (8001018 <main+0x238>)
 8000e2c:	9300      	str	r3, [sp, #0]
 8000e2e:	4b7b      	ldr	r3, [pc, #492]	@ (800101c <main+0x23c>)
 8000e30:	4a7b      	ldr	r2, [pc, #492]	@ (8001020 <main+0x240>)
 8000e32:	497c      	ldr	r1, [pc, #496]	@ (8001024 <main+0x244>)
 8000e34:	487c      	ldr	r0, [pc, #496]	@ (8001028 <main+0x248>)
 8000e36:	f003 fe8b 	bl	8004b50 <siscanf>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b04      	cmp	r3, #4
 8000e3e:	d157      	bne.n	8000ef0 <main+0x110>
		  {
			  sprintf(data, "temperature:%d°C, humidity:%d%%, Light intensity:%dLux, smoke:%dppm\r\n",temperature, humidity, light_intensity, smoke);
 8000e40:	4b77      	ldr	r3, [pc, #476]	@ (8001020 <main+0x240>)
 8000e42:	6819      	ldr	r1, [r3, #0]
 8000e44:	4b75      	ldr	r3, [pc, #468]	@ (800101c <main+0x23c>)
 8000e46:	681c      	ldr	r4, [r3, #0]
 8000e48:	4b73      	ldr	r3, [pc, #460]	@ (8001018 <main+0x238>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a71      	ldr	r2, [pc, #452]	@ (8001014 <main+0x234>)
 8000e4e:	6812      	ldr	r2, [r2, #0]
 8000e50:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8000e54:	9201      	str	r2, [sp, #4]
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	4623      	mov	r3, r4
 8000e5a:	460a      	mov	r2, r1
 8000e5c:	4973      	ldr	r1, [pc, #460]	@ (800102c <main+0x24c>)
 8000e5e:	f003 fe57 	bl	8004b10 <siprintf>
			  printf(data);
 8000e62:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e66:	4618      	mov	r0, r3
 8000e68:	f003 fde2 	bl	8004a30 <iprintf>

			  //将Json数据发给esp32并上传到阿里云
			  sprintf(JsonData, "{\"temperature\":%d, \"humidity\":%d, \"LightLux\":%d, \"smoke\":%d}",temperature, humidity, light_intensity, smoke);
 8000e6c:	4b6c      	ldr	r3, [pc, #432]	@ (8001020 <main+0x240>)
 8000e6e:	6819      	ldr	r1, [r3, #0]
 8000e70:	4b6a      	ldr	r3, [pc, #424]	@ (800101c <main+0x23c>)
 8000e72:	681c      	ldr	r4, [r3, #0]
 8000e74:	4b68      	ldr	r3, [pc, #416]	@ (8001018 <main+0x238>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a66      	ldr	r2, [pc, #408]	@ (8001014 <main+0x234>)
 8000e7a:	6812      	ldr	r2, [r2, #0]
 8000e7c:	4638      	mov	r0, r7
 8000e7e:	9201      	str	r2, [sp, #4]
 8000e80:	9300      	str	r3, [sp, #0]
 8000e82:	4623      	mov	r3, r4
 8000e84:	460a      	mov	r2, r1
 8000e86:	496a      	ldr	r1, [pc, #424]	@ (8001030 <main+0x250>)
 8000e88:	f003 fe42 	bl	8004b10 <siprintf>
			  HAL_UART_Transmit(&huart3, (uint8_t *)&JsonData, strlen(JsonData), 100);
 8000e8c:	463b      	mov	r3, r7
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f7ff f9ca 	bl	8000228 <strlen>
 8000e94:	4603      	mov	r3, r0
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	4639      	mov	r1, r7
 8000e9a:	2364      	movs	r3, #100	@ 0x64
 8000e9c:	4865      	ldr	r0, [pc, #404]	@ (8001034 <main+0x254>)
 8000e9e:	f002 f871 	bl	8002f84 <HAL_UART_Transmit>

			  //超过阈值报警，温度>=30, 湿度>=80, 烟雾>=30
			  if(temperature >= 30)
 8000ea2:	4b5f      	ldr	r3, [pc, #380]	@ (8001020 <main+0x240>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	2b1d      	cmp	r3, #29
 8000ea8:	dd06      	ble.n	8000eb8 <main+0xd8>
			  {
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);
 8000eaa:	2201      	movs	r2, #1
 8000eac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eb0:	4861      	ldr	r0, [pc, #388]	@ (8001038 <main+0x258>)
 8000eb2:	f001 fbef 	bl	8002694 <HAL_GPIO_WritePin>
 8000eb6:	e01b      	b.n	8000ef0 <main+0x110>
			  }

			  else if(humidity >= 80)
 8000eb8:	4b58      	ldr	r3, [pc, #352]	@ (800101c <main+0x23c>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2b4f      	cmp	r3, #79	@ 0x4f
 8000ebe:	dd06      	ble.n	8000ece <main+0xee>
			  {
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ec6:	485c      	ldr	r0, [pc, #368]	@ (8001038 <main+0x258>)
 8000ec8:	f001 fbe4 	bl	8002694 <HAL_GPIO_WritePin>
 8000ecc:	e010      	b.n	8000ef0 <main+0x110>
			  }

			  else if(smoke >= 80)
 8000ece:	4b51      	ldr	r3, [pc, #324]	@ (8001014 <main+0x234>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2b4f      	cmp	r3, #79	@ 0x4f
 8000ed4:	dd06      	ble.n	8000ee4 <main+0x104>
			  {
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000edc:	4856      	ldr	r0, [pc, #344]	@ (8001038 <main+0x258>)
 8000ede:	f001 fbd9 	bl	8002694 <HAL_GPIO_WritePin>
 8000ee2:	e005      	b.n	8000ef0 <main+0x110>
			  }

			  else
				  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eea:	4853      	ldr	r0, [pc, #332]	@ (8001038 <main+0x258>)
 8000eec:	f001 fbd2 	bl	8002694 <HAL_GPIO_WritePin>
		  }

		  // 将收到的数据发送到串口
		  //HAL_UART_Transmit(&huart1, UART2_RX_Buffer, UART2_RX_STA & 0x3fff, 0xffff);
		  // 等待发送完成
		  while(huart2.gState != HAL_UART_STATE_READY);
 8000ef0:	bf00      	nop
 8000ef2:	4b46      	ldr	r3, [pc, #280]	@ (800100c <main+0x22c>)
 8000ef4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2b20      	cmp	r3, #32
 8000efc:	d1f9      	bne.n	8000ef2 <main+0x112>
		  printf("\r\n");
 8000efe:	484f      	ldr	r0, [pc, #316]	@ (800103c <main+0x25c>)
 8000f00:	f003 fdfe 	bl	8004b00 <puts>
		  // 重新开始下一次接收
		  UART2_RX_STA = 0;
 8000f04:	4b42      	ldr	r3, [pc, #264]	@ (8001010 <main+0x230>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	801a      	strh	r2, [r3, #0]
	  }

	  //屏幕显示数据
	  //温度
	  OLED_ShowString(0, 0, (uint8_t *)&"Temp :", 16, 1);
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	9300      	str	r3, [sp, #0]
 8000f0e:	2310      	movs	r3, #16
 8000f10:	4a4b      	ldr	r2, [pc, #300]	@ (8001040 <main+0x260>)
 8000f12:	2100      	movs	r1, #0
 8000f14:	2000      	movs	r0, #0
 8000f16:	f000 fb71 	bl	80015fc <OLED_ShowString>
	  OLED_ShowNum(64, 0, temperature, 2, 16, 1);
 8000f1a:	4b41      	ldr	r3, [pc, #260]	@ (8001020 <main+0x240>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	461a      	mov	r2, r3
 8000f20:	2301      	movs	r3, #1
 8000f22:	9301      	str	r3, [sp, #4]
 8000f24:	2310      	movs	r3, #16
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2302      	movs	r3, #2
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	2040      	movs	r0, #64	@ 0x40
 8000f2e:	f000 fbb3 	bl	8001698 <OLED_ShowNum>
	  OLED_ShowChar(80, 0, (uint8_t)'^', 16, 1);
 8000f32:	2301      	movs	r3, #1
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	2310      	movs	r3, #16
 8000f38:	225e      	movs	r2, #94	@ 0x5e
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	2050      	movs	r0, #80	@ 0x50
 8000f3e:	f000 fa9f 	bl	8001480 <OLED_ShowChar>
	  OLED_ShowChar(88, 0, (uint8_t)'C', 16, 1);
 8000f42:	2301      	movs	r3, #1
 8000f44:	9300      	str	r3, [sp, #0]
 8000f46:	2310      	movs	r3, #16
 8000f48:	2243      	movs	r2, #67	@ 0x43
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2058      	movs	r0, #88	@ 0x58
 8000f4e:	f000 fa97 	bl	8001480 <OLED_ShowChar>

	  //湿度
	  OLED_ShowString(0, 16, (uint8_t *)&"Hum :", 16, 1);
 8000f52:	2301      	movs	r3, #1
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	2310      	movs	r3, #16
 8000f58:	4a3a      	ldr	r2, [pc, #232]	@ (8001044 <main+0x264>)
 8000f5a:	2110      	movs	r1, #16
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f000 fb4d 	bl	80015fc <OLED_ShowString>
	  OLED_ShowNum(64, 16, humidity, 2, 16, 1);
 8000f62:	4b2e      	ldr	r3, [pc, #184]	@ (800101c <main+0x23c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	2301      	movs	r3, #1
 8000f6a:	9301      	str	r3, [sp, #4]
 8000f6c:	2310      	movs	r3, #16
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2302      	movs	r3, #2
 8000f72:	2110      	movs	r1, #16
 8000f74:	2040      	movs	r0, #64	@ 0x40
 8000f76:	f000 fb8f 	bl	8001698 <OLED_ShowNum>
	  OLED_ShowChar(80, 16, (uint8_t)'%', 16, 1);
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2310      	movs	r3, #16
 8000f80:	2225      	movs	r2, #37	@ 0x25
 8000f82:	2110      	movs	r1, #16
 8000f84:	2050      	movs	r0, #80	@ 0x50
 8000f86:	f000 fa7b 	bl	8001480 <OLED_ShowChar>

	  //光照强度
	  OLED_ShowString(0, 32, (uint8_t *)&"Light :", 16, 1);
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	2310      	movs	r3, #16
 8000f90:	4a2d      	ldr	r2, [pc, #180]	@ (8001048 <main+0x268>)
 8000f92:	2120      	movs	r1, #32
 8000f94:	2000      	movs	r0, #0
 8000f96:	f000 fb31 	bl	80015fc <OLED_ShowString>
	  OLED_ShowNum(64, 32, light_intensity, 3, 16, 1);
 8000f9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001018 <main+0x238>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	9301      	str	r3, [sp, #4]
 8000fa4:	2310      	movs	r3, #16
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	2303      	movs	r3, #3
 8000faa:	2120      	movs	r1, #32
 8000fac:	2040      	movs	r0, #64	@ 0x40
 8000fae:	f000 fb73 	bl	8001698 <OLED_ShowNum>
	  OLED_ShowString(88, 32, (uint8_t *)&"Lux", 16, 1);
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	2310      	movs	r3, #16
 8000fb8:	4a24      	ldr	r2, [pc, #144]	@ (800104c <main+0x26c>)
 8000fba:	2120      	movs	r1, #32
 8000fbc:	2058      	movs	r0, #88	@ 0x58
 8000fbe:	f000 fb1d 	bl	80015fc <OLED_ShowString>

	  //烟雾浓度
	  OLED_ShowString(0, 48, (uint8_t *)&"Smoke :", 16, 1);
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2310      	movs	r3, #16
 8000fc8:	4a21      	ldr	r2, [pc, #132]	@ (8001050 <main+0x270>)
 8000fca:	2130      	movs	r1, #48	@ 0x30
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f000 fb15 	bl	80015fc <OLED_ShowString>
	  OLED_ShowNum(64, 48, smoke, 2, 16, 1);
 8000fd2:	4b10      	ldr	r3, [pc, #64]	@ (8001014 <main+0x234>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	2301      	movs	r3, #1
 8000fda:	9301      	str	r3, [sp, #4]
 8000fdc:	2310      	movs	r3, #16
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	2130      	movs	r1, #48	@ 0x30
 8000fe4:	2040      	movs	r0, #64	@ 0x40
 8000fe6:	f000 fb57 	bl	8001698 <OLED_ShowNum>
	  OLED_ShowChar(80, 48, (uint8_t)'%', 16, 1);
 8000fea:	2301      	movs	r3, #1
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2310      	movs	r3, #16
 8000ff0:	2225      	movs	r2, #37	@ 0x25
 8000ff2:	2130      	movs	r1, #48	@ 0x30
 8000ff4:	2050      	movs	r0, #80	@ 0x50
 8000ff6:	f000 fa43 	bl	8001480 <OLED_ShowChar>

	  OLED_Refresh();
 8000ffa:	f000 f96f 	bl	80012dc <OLED_Refresh>
	  HAL_Delay(100);
 8000ffe:	2064      	movs	r0, #100	@ 0x64
 8001000:	f000 ff40 	bl	8001e84 <HAL_Delay>
	  if(UART2_RX_STA & 0x8000)
 8001004:	e70a      	b.n	8000e1c <main+0x3c>
 8001006:	bf00      	nop
 8001008:	20000200 	.word	0x20000200
 800100c:	2000079c 	.word	0x2000079c
 8001010:	200002cc 	.word	0x200002cc
 8001014:	200001fc 	.word	0x200001fc
 8001018:	200001f8 	.word	0x200001f8
 800101c:	200001f4 	.word	0x200001f4
 8001020:	200001f0 	.word	0x200001f0
 8001024:	08008bd0 	.word	0x08008bd0
 8001028:	20000204 	.word	0x20000204
 800102c:	08008c10 	.word	0x08008c10
 8001030:	08008c58 	.word	0x08008c58
 8001034:	200007e4 	.word	0x200007e4
 8001038:	40010c00 	.word	0x40010c00
 800103c:	08008c98 	.word	0x08008c98
 8001040:	08008c9c 	.word	0x08008c9c
 8001044:	08008ca4 	.word	0x08008ca4
 8001048:	08008cac 	.word	0x08008cac
 800104c:	08008cb4 	.word	0x08008cb4
 8001050:	08008cb8 	.word	0x08008cb8

08001054 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b090      	sub	sp, #64	@ 0x40
 8001058:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800105a:	f107 0318 	add.w	r3, r7, #24
 800105e:	2228      	movs	r2, #40	@ 0x28
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f003 fe78 	bl	8004d58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
 8001074:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001076:	2301      	movs	r3, #1
 8001078:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800107a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800107e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001084:	2301      	movs	r3, #1
 8001086:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001088:	2302      	movs	r3, #2
 800108a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800108c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001090:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001092:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001096:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001098:	f107 0318 	add.w	r3, r7, #24
 800109c:	4618      	mov	r0, r3
 800109e:	f001 fb11 	bl	80026c4 <HAL_RCC_OscConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0x58>
  {
    Error_Handler();
 80010a8:	f000 f819 	bl	80010de <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ac:	230f      	movs	r3, #15
 80010ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b0:	2302      	movs	r3, #2
 80010b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010c2:	1d3b      	adds	r3, r7, #4
 80010c4:	2102      	movs	r1, #2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f001 fd7e 	bl	8002bc8 <HAL_RCC_ClockConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80010d2:	f000 f804 	bl	80010de <Error_Handler>
  }
}
 80010d6:	bf00      	nop
 80010d8:	3740      	adds	r7, #64	@ 0x40
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010de:	b480      	push	{r7}
 80010e0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010e2:	b672      	cpsid	i
}
 80010e4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010e6:	bf00      	nop
 80010e8:	e7fd      	b.n	80010e6 <Error_Handler+0x8>

080010ea <OLED_ColorTurn>:

uint8_t OLED_GRAM[144][8];

//反显函数
void OLED_ColorTurn(uint8_t i)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	4603      	mov	r3, r0
 80010f2:	71fb      	strb	r3, [r7, #7]
	if(i==0)
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d103      	bne.n	8001102 <OLED_ColorTurn+0x18>
		{
			OLED_WR_Byte(0xA6,OLED_CMD);//正常显示
 80010fa:	2100      	movs	r1, #0
 80010fc:	20a6      	movs	r0, #166	@ 0xa6
 80010fe:	f000 f8c5 	bl	800128c <OLED_WR_Byte>
		}
	if(i==1)
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d103      	bne.n	8001110 <OLED_ColorTurn+0x26>
		{
			OLED_WR_Byte(0xA7,OLED_CMD);//反色显示
 8001108:	2100      	movs	r1, #0
 800110a:	20a7      	movs	r0, #167	@ 0xa7
 800110c:	f000 f8be 	bl	800128c <OLED_WR_Byte>
		}
}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <OLED_DisplayTurn>:

//屏幕旋转180度
void OLED_DisplayTurn(uint8_t i)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
	if(i==0)
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d107      	bne.n	8001138 <OLED_DisplayTurn+0x20>
		{
			OLED_WR_Byte(0xC8,OLED_CMD);//正常显示
 8001128:	2100      	movs	r1, #0
 800112a:	20c8      	movs	r0, #200	@ 0xc8
 800112c:	f000 f8ae 	bl	800128c <OLED_WR_Byte>
			OLED_WR_Byte(0xA1,OLED_CMD);
 8001130:	2100      	movs	r1, #0
 8001132:	20a1      	movs	r0, #161	@ 0xa1
 8001134:	f000 f8aa 	bl	800128c <OLED_WR_Byte>
		}
	if(i==1)
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	2b01      	cmp	r3, #1
 800113c:	d107      	bne.n	800114e <OLED_DisplayTurn+0x36>
		{
			OLED_WR_Byte(0xC0,OLED_CMD);//反转显示
 800113e:	2100      	movs	r1, #0
 8001140:	20c0      	movs	r0, #192	@ 0xc0
 8001142:	f000 f8a3 	bl	800128c <OLED_WR_Byte>
			OLED_WR_Byte(0xA0,OLED_CMD);
 8001146:	2100      	movs	r1, #0
 8001148:	20a0      	movs	r0, #160	@ 0xa0
 800114a:	f000 f89f 	bl	800128c <OLED_WR_Byte>
		}
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <IIC_delay>:

//延时
void IIC_delay(void)
{
 8001156:	b480      	push	{r7}
 8001158:	b083      	sub	sp, #12
 800115a:	af00      	add	r7, sp, #0
	uint8_t t=3;
 800115c:	2303      	movs	r3, #3
 800115e:	71fb      	strb	r3, [r7, #7]
	while(t--);
 8001160:	bf00      	nop
 8001162:	79fb      	ldrb	r3, [r7, #7]
 8001164:	1e5a      	subs	r2, r3, #1
 8001166:	71fa      	strb	r2, [r7, #7]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d1fa      	bne.n	8001162 <IIC_delay+0xc>
}
 800116c:	bf00      	nop
 800116e:	bf00      	nop
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr

08001178 <I2C_Start>:

//起始信号
void I2C_Start(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	OLED_SDA_Set();
 800117c:	2201      	movs	r2, #1
 800117e:	2180      	movs	r1, #128	@ 0x80
 8001180:	480c      	ldr	r0, [pc, #48]	@ (80011b4 <I2C_Start+0x3c>)
 8001182:	f001 fa87 	bl	8002694 <HAL_GPIO_WritePin>
	OLED_SCL_Set();
 8001186:	2201      	movs	r2, #1
 8001188:	2140      	movs	r1, #64	@ 0x40
 800118a:	480a      	ldr	r0, [pc, #40]	@ (80011b4 <I2C_Start+0x3c>)
 800118c:	f001 fa82 	bl	8002694 <HAL_GPIO_WritePin>
	IIC_delay();
 8001190:	f7ff ffe1 	bl	8001156 <IIC_delay>
	OLED_SDA_Clr();
 8001194:	2200      	movs	r2, #0
 8001196:	2180      	movs	r1, #128	@ 0x80
 8001198:	4806      	ldr	r0, [pc, #24]	@ (80011b4 <I2C_Start+0x3c>)
 800119a:	f001 fa7b 	bl	8002694 <HAL_GPIO_WritePin>
	IIC_delay();
 800119e:	f7ff ffda 	bl	8001156 <IIC_delay>
	OLED_SCL_Clr();
 80011a2:	2200      	movs	r2, #0
 80011a4:	2140      	movs	r1, #64	@ 0x40
 80011a6:	4803      	ldr	r0, [pc, #12]	@ (80011b4 <I2C_Start+0x3c>)
 80011a8:	f001 fa74 	bl	8002694 <HAL_GPIO_WritePin>
	IIC_delay();
 80011ac:	f7ff ffd3 	bl	8001156 <IIC_delay>
}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	40010c00 	.word	0x40010c00

080011b8 <I2C_Stop>:

//结束信号
void I2C_Stop(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
	OLED_SDA_Clr();
 80011bc:	2200      	movs	r2, #0
 80011be:	2180      	movs	r1, #128	@ 0x80
 80011c0:	4808      	ldr	r0, [pc, #32]	@ (80011e4 <I2C_Stop+0x2c>)
 80011c2:	f001 fa67 	bl	8002694 <HAL_GPIO_WritePin>
	OLED_SCL_Set();
 80011c6:	2201      	movs	r2, #1
 80011c8:	2140      	movs	r1, #64	@ 0x40
 80011ca:	4806      	ldr	r0, [pc, #24]	@ (80011e4 <I2C_Stop+0x2c>)
 80011cc:	f001 fa62 	bl	8002694 <HAL_GPIO_WritePin>
	IIC_delay();
 80011d0:	f7ff ffc1 	bl	8001156 <IIC_delay>
	OLED_SDA_Set();
 80011d4:	2201      	movs	r2, #1
 80011d6:	2180      	movs	r1, #128	@ 0x80
 80011d8:	4802      	ldr	r0, [pc, #8]	@ (80011e4 <I2C_Stop+0x2c>)
 80011da:	f001 fa5b 	bl	8002694 <HAL_GPIO_WritePin>
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40010c00 	.word	0x40010c00

080011e8 <I2C_WaitAck>:

//等待信号响应
void I2C_WaitAck(void) //测数据信号的电平
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	OLED_SDA_Set();
 80011ec:	2201      	movs	r2, #1
 80011ee:	2180      	movs	r1, #128	@ 0x80
 80011f0:	480a      	ldr	r0, [pc, #40]	@ (800121c <I2C_WaitAck+0x34>)
 80011f2:	f001 fa4f 	bl	8002694 <HAL_GPIO_WritePin>
	IIC_delay();
 80011f6:	f7ff ffae 	bl	8001156 <IIC_delay>
	OLED_SCL_Set();
 80011fa:	2201      	movs	r2, #1
 80011fc:	2140      	movs	r1, #64	@ 0x40
 80011fe:	4807      	ldr	r0, [pc, #28]	@ (800121c <I2C_WaitAck+0x34>)
 8001200:	f001 fa48 	bl	8002694 <HAL_GPIO_WritePin>
	IIC_delay();
 8001204:	f7ff ffa7 	bl	8001156 <IIC_delay>
	OLED_SCL_Clr();
 8001208:	2200      	movs	r2, #0
 800120a:	2140      	movs	r1, #64	@ 0x40
 800120c:	4803      	ldr	r0, [pc, #12]	@ (800121c <I2C_WaitAck+0x34>)
 800120e:	f001 fa41 	bl	8002694 <HAL_GPIO_WritePin>
	IIC_delay();
 8001212:	f7ff ffa0 	bl	8001156 <IIC_delay>
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40010c00 	.word	0x40010c00

08001220 <Send_Byte>:

//写入一个字节
void Send_Byte(uint8_t dat)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i=0;i<8;i++)
 800122a:	2300      	movs	r3, #0
 800122c:	73fb      	strb	r3, [r7, #15]
 800122e:	e022      	b.n	8001276 <Send_Byte+0x56>
	{
		if(dat&0x80)//将dat的8位从最高位依次写入
 8001230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001234:	2b00      	cmp	r3, #0
 8001236:	da05      	bge.n	8001244 <Send_Byte+0x24>
		{
			OLED_SDA_Set();
 8001238:	2201      	movs	r2, #1
 800123a:	2180      	movs	r1, #128	@ 0x80
 800123c:	4812      	ldr	r0, [pc, #72]	@ (8001288 <Send_Byte+0x68>)
 800123e:	f001 fa29 	bl	8002694 <HAL_GPIO_WritePin>
 8001242:	e004      	b.n	800124e <Send_Byte+0x2e>
    }
		else
		{
			OLED_SDA_Clr();
 8001244:	2200      	movs	r2, #0
 8001246:	2180      	movs	r1, #128	@ 0x80
 8001248:	480f      	ldr	r0, [pc, #60]	@ (8001288 <Send_Byte+0x68>)
 800124a:	f001 fa23 	bl	8002694 <HAL_GPIO_WritePin>
    }
		IIC_delay();
 800124e:	f7ff ff82 	bl	8001156 <IIC_delay>
		OLED_SCL_Set();
 8001252:	2201      	movs	r2, #1
 8001254:	2140      	movs	r1, #64	@ 0x40
 8001256:	480c      	ldr	r0, [pc, #48]	@ (8001288 <Send_Byte+0x68>)
 8001258:	f001 fa1c 	bl	8002694 <HAL_GPIO_WritePin>
		IIC_delay();
 800125c:	f7ff ff7b 	bl	8001156 <IIC_delay>
		OLED_SCL_Clr();//将时钟信号设置为低电平
 8001260:	2200      	movs	r2, #0
 8001262:	2140      	movs	r1, #64	@ 0x40
 8001264:	4808      	ldr	r0, [pc, #32]	@ (8001288 <Send_Byte+0x68>)
 8001266:	f001 fa15 	bl	8002694 <HAL_GPIO_WritePin>
		dat<<=1;
 800126a:	79fb      	ldrb	r3, [r7, #7]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	3301      	adds	r3, #1
 8001274:	73fb      	strb	r3, [r7, #15]
 8001276:	7bfb      	ldrb	r3, [r7, #15]
 8001278:	2b07      	cmp	r3, #7
 800127a:	d9d9      	bls.n	8001230 <Send_Byte+0x10>
  }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40010c00 	.word	0x40010c00

0800128c <OLED_WR_Byte>:

//发送一个字节
//mode:数据/命令标志 0,表示命令;1,表示数据;
void OLED_WR_Byte(uint8_t dat,uint8_t mode)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	460a      	mov	r2, r1
 8001296:	71fb      	strb	r3, [r7, #7]
 8001298:	4613      	mov	r3, r2
 800129a:	71bb      	strb	r3, [r7, #6]
	I2C_Start();
 800129c:	f7ff ff6c 	bl	8001178 <I2C_Start>
	Send_Byte(0x78);
 80012a0:	2078      	movs	r0, #120	@ 0x78
 80012a2:	f7ff ffbd 	bl	8001220 <Send_Byte>
	I2C_WaitAck();
 80012a6:	f7ff ff9f 	bl	80011e8 <I2C_WaitAck>
	if(mode){Send_Byte(0x40);}
 80012aa:	79bb      	ldrb	r3, [r7, #6]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d003      	beq.n	80012b8 <OLED_WR_Byte+0x2c>
 80012b0:	2040      	movs	r0, #64	@ 0x40
 80012b2:	f7ff ffb5 	bl	8001220 <Send_Byte>
 80012b6:	e002      	b.n	80012be <OLED_WR_Byte+0x32>
  else{Send_Byte(0x00);}
 80012b8:	2000      	movs	r0, #0
 80012ba:	f7ff ffb1 	bl	8001220 <Send_Byte>
	I2C_WaitAck();
 80012be:	f7ff ff93 	bl	80011e8 <I2C_WaitAck>
	Send_Byte(dat);
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff ffab 	bl	8001220 <Send_Byte>
	I2C_WaitAck();
 80012ca:	f7ff ff8d 	bl	80011e8 <I2C_WaitAck>
	I2C_Stop();
 80012ce:	f7ff ff73 	bl	80011b8 <I2C_Stop>
}
 80012d2:	bf00      	nop
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <OLED_Refresh>:
	OLED_WR_Byte(0xAE,OLED_CMD);//关闭屏幕
}

//更新显存到OLED
void OLED_Refresh(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 80012e2:	2300      	movs	r3, #0
 80012e4:	71fb      	strb	r3, [r7, #7]
 80012e6:	e035      	b.n	8001354 <OLED_Refresh+0x78>
	{
		OLED_WR_Byte(0xb0+i,OLED_CMD); //设置行起始地址
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	3b50      	subs	r3, #80	@ 0x50
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2100      	movs	r1, #0
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ffcb 	bl	800128c <OLED_WR_Byte>
		OLED_WR_Byte(0x00,OLED_CMD);   //设置低列起始地址
 80012f6:	2100      	movs	r1, #0
 80012f8:	2000      	movs	r0, #0
 80012fa:	f7ff ffc7 	bl	800128c <OLED_WR_Byte>
		OLED_WR_Byte(0x10,OLED_CMD);   //设置高列起始地址
 80012fe:	2100      	movs	r1, #0
 8001300:	2010      	movs	r0, #16
 8001302:	f7ff ffc3 	bl	800128c <OLED_WR_Byte>
		I2C_Start();
 8001306:	f7ff ff37 	bl	8001178 <I2C_Start>
		Send_Byte(0x78);
 800130a:	2078      	movs	r0, #120	@ 0x78
 800130c:	f7ff ff88 	bl	8001220 <Send_Byte>
		I2C_WaitAck();
 8001310:	f7ff ff6a 	bl	80011e8 <I2C_WaitAck>
		Send_Byte(0x40);
 8001314:	2040      	movs	r0, #64	@ 0x40
 8001316:	f7ff ff83 	bl	8001220 <Send_Byte>
		I2C_WaitAck();
 800131a:	f7ff ff65 	bl	80011e8 <I2C_WaitAck>
		for(n=0;n<128;n++)
 800131e:	2300      	movs	r3, #0
 8001320:	71bb      	strb	r3, [r7, #6]
 8001322:	e00e      	b.n	8001342 <OLED_Refresh+0x66>
		{
			Send_Byte(OLED_GRAM[n][i]);
 8001324:	79ba      	ldrb	r2, [r7, #6]
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	490e      	ldr	r1, [pc, #56]	@ (8001364 <OLED_Refresh+0x88>)
 800132a:	00d2      	lsls	r2, r2, #3
 800132c:	440a      	add	r2, r1
 800132e:	4413      	add	r3, r2
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff ff74 	bl	8001220 <Send_Byte>
			I2C_WaitAck();
 8001338:	f7ff ff56 	bl	80011e8 <I2C_WaitAck>
		for(n=0;n<128;n++)
 800133c:	79bb      	ldrb	r3, [r7, #6]
 800133e:	3301      	adds	r3, #1
 8001340:	71bb      	strb	r3, [r7, #6]
 8001342:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001346:	2b00      	cmp	r3, #0
 8001348:	daec      	bge.n	8001324 <OLED_Refresh+0x48>
		}
		I2C_Stop();
 800134a:	f7ff ff35 	bl	80011b8 <I2C_Stop>
	for(i=0;i<8;i++)
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	3301      	adds	r3, #1
 8001352:	71fb      	strb	r3, [r7, #7]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	2b07      	cmp	r3, #7
 8001358:	d9c6      	bls.n	80012e8 <OLED_Refresh+0xc>
  }
}
 800135a:	bf00      	nop
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	200002d0 	.word	0x200002d0

08001368 <OLED_Clear>:
//清屏函数
void OLED_Clear(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 800136e:	2300      	movs	r3, #0
 8001370:	71fb      	strb	r3, [r7, #7]
 8001372:	e014      	b.n	800139e <OLED_Clear+0x36>
	{
	   for(n=0;n<128;n++)
 8001374:	2300      	movs	r3, #0
 8001376:	71bb      	strb	r3, [r7, #6]
 8001378:	e00a      	b.n	8001390 <OLED_Clear+0x28>
			{
			 OLED_GRAM[n][i]=0;//清除所有数据
 800137a:	79ba      	ldrb	r2, [r7, #6]
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	490c      	ldr	r1, [pc, #48]	@ (80013b0 <OLED_Clear+0x48>)
 8001380:	00d2      	lsls	r2, r2, #3
 8001382:	440a      	add	r2, r1
 8001384:	4413      	add	r3, r2
 8001386:	2200      	movs	r2, #0
 8001388:	701a      	strb	r2, [r3, #0]
	   for(n=0;n<128;n++)
 800138a:	79bb      	ldrb	r3, [r7, #6]
 800138c:	3301      	adds	r3, #1
 800138e:	71bb      	strb	r3, [r7, #6]
 8001390:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001394:	2b00      	cmp	r3, #0
 8001396:	daf0      	bge.n	800137a <OLED_Clear+0x12>
	for(i=0;i<8;i++)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	3301      	adds	r3, #1
 800139c:	71fb      	strb	r3, [r7, #7]
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2b07      	cmp	r3, #7
 80013a2:	d9e7      	bls.n	8001374 <OLED_Clear+0xc>
			}
  }
	OLED_Refresh();//更新显示
 80013a4:	f7ff ff9a 	bl	80012dc <OLED_Refresh>
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	200002d0 	.word	0x200002d0

080013b4 <OLED_DrawPoint>:
//画点
//x:0~127
//y:0~63
//t:1 填充 0,清空
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	71fb      	strb	r3, [r7, #7]
 80013be:	460b      	mov	r3, r1
 80013c0:	71bb      	strb	r3, [r7, #6]
 80013c2:	4613      	mov	r3, r2
 80013c4:	717b      	strb	r3, [r7, #5]
	uint8_t i,m,n;
	i=y/8;
 80013c6:	79bb      	ldrb	r3, [r7, #6]
 80013c8:	08db      	lsrs	r3, r3, #3
 80013ca:	73fb      	strb	r3, [r7, #15]
	m=y%8;
 80013cc:	79bb      	ldrb	r3, [r7, #6]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	73bb      	strb	r3, [r7, #14]
	n=1<<m;
 80013d4:	7bbb      	ldrb	r3, [r7, #14]
 80013d6:	2201      	movs	r2, #1
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	737b      	strb	r3, [r7, #13]
	if(t){OLED_GRAM[x][i]|=n;}
 80013de:	797b      	ldrb	r3, [r7, #5]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d012      	beq.n	800140a <OLED_DrawPoint+0x56>
 80013e4:	79fa      	ldrb	r2, [r7, #7]
 80013e6:	7bfb      	ldrb	r3, [r7, #15]
 80013e8:	4924      	ldr	r1, [pc, #144]	@ (800147c <OLED_DrawPoint+0xc8>)
 80013ea:	00d2      	lsls	r2, r2, #3
 80013ec:	440a      	add	r2, r1
 80013ee:	4413      	add	r3, r2
 80013f0:	7818      	ldrb	r0, [r3, #0]
 80013f2:	79fa      	ldrb	r2, [r7, #7]
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
 80013f6:	7b79      	ldrb	r1, [r7, #13]
 80013f8:	4301      	orrs	r1, r0
 80013fa:	b2c8      	uxtb	r0, r1
 80013fc:	491f      	ldr	r1, [pc, #124]	@ (800147c <OLED_DrawPoint+0xc8>)
 80013fe:	00d2      	lsls	r2, r2, #3
 8001400:	440a      	add	r2, r1
 8001402:	4413      	add	r3, r2
 8001404:	4602      	mov	r2, r0
 8001406:	701a      	strb	r2, [r3, #0]
	{
		OLED_GRAM[x][i]=~OLED_GRAM[x][i];
		OLED_GRAM[x][i]|=n;
		OLED_GRAM[x][i]=~OLED_GRAM[x][i];
	}
}
 8001408:	e033      	b.n	8001472 <OLED_DrawPoint+0xbe>
		OLED_GRAM[x][i]=~OLED_GRAM[x][i];
 800140a:	79fa      	ldrb	r2, [r7, #7]
 800140c:	7bfb      	ldrb	r3, [r7, #15]
 800140e:	491b      	ldr	r1, [pc, #108]	@ (800147c <OLED_DrawPoint+0xc8>)
 8001410:	00d2      	lsls	r2, r2, #3
 8001412:	440a      	add	r2, r1
 8001414:	4413      	add	r3, r2
 8001416:	7819      	ldrb	r1, [r3, #0]
 8001418:	79fa      	ldrb	r2, [r7, #7]
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	43c9      	mvns	r1, r1
 800141e:	b2c8      	uxtb	r0, r1
 8001420:	4916      	ldr	r1, [pc, #88]	@ (800147c <OLED_DrawPoint+0xc8>)
 8001422:	00d2      	lsls	r2, r2, #3
 8001424:	440a      	add	r2, r1
 8001426:	4413      	add	r3, r2
 8001428:	4602      	mov	r2, r0
 800142a:	701a      	strb	r2, [r3, #0]
		OLED_GRAM[x][i]|=n;
 800142c:	79fa      	ldrb	r2, [r7, #7]
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	4912      	ldr	r1, [pc, #72]	@ (800147c <OLED_DrawPoint+0xc8>)
 8001432:	00d2      	lsls	r2, r2, #3
 8001434:	440a      	add	r2, r1
 8001436:	4413      	add	r3, r2
 8001438:	7818      	ldrb	r0, [r3, #0]
 800143a:	79fa      	ldrb	r2, [r7, #7]
 800143c:	7bfb      	ldrb	r3, [r7, #15]
 800143e:	7b79      	ldrb	r1, [r7, #13]
 8001440:	4301      	orrs	r1, r0
 8001442:	b2c8      	uxtb	r0, r1
 8001444:	490d      	ldr	r1, [pc, #52]	@ (800147c <OLED_DrawPoint+0xc8>)
 8001446:	00d2      	lsls	r2, r2, #3
 8001448:	440a      	add	r2, r1
 800144a:	4413      	add	r3, r2
 800144c:	4602      	mov	r2, r0
 800144e:	701a      	strb	r2, [r3, #0]
		OLED_GRAM[x][i]=~OLED_GRAM[x][i];
 8001450:	79fa      	ldrb	r2, [r7, #7]
 8001452:	7bfb      	ldrb	r3, [r7, #15]
 8001454:	4909      	ldr	r1, [pc, #36]	@ (800147c <OLED_DrawPoint+0xc8>)
 8001456:	00d2      	lsls	r2, r2, #3
 8001458:	440a      	add	r2, r1
 800145a:	4413      	add	r3, r2
 800145c:	7819      	ldrb	r1, [r3, #0]
 800145e:	79fa      	ldrb	r2, [r7, #7]
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	43c9      	mvns	r1, r1
 8001464:	b2c8      	uxtb	r0, r1
 8001466:	4905      	ldr	r1, [pc, #20]	@ (800147c <OLED_DrawPoint+0xc8>)
 8001468:	00d2      	lsls	r2, r2, #3
 800146a:	440a      	add	r2, r1
 800146c:	4413      	add	r3, r2
 800146e:	4602      	mov	r2, r0
 8001470:	701a      	strb	r2, [r3, #0]
}
 8001472:	bf00      	nop
 8001474:	3714      	adds	r7, #20
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr
 800147c:	200002d0 	.word	0x200002d0

08001480 <OLED_ShowChar>:
//x:0~127
//y:0~63
//size1:选择字体 6x8/6x12/8x16/12x24
//mode:0,反色显示;1,正常显示
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size1,uint8_t mode)
{
 8001480:	b590      	push	{r4, r7, lr}
 8001482:	b085      	sub	sp, #20
 8001484:	af00      	add	r7, sp, #0
 8001486:	4604      	mov	r4, r0
 8001488:	4608      	mov	r0, r1
 800148a:	4611      	mov	r1, r2
 800148c:	461a      	mov	r2, r3
 800148e:	4623      	mov	r3, r4
 8001490:	71fb      	strb	r3, [r7, #7]
 8001492:	4603      	mov	r3, r0
 8001494:	71bb      	strb	r3, [r7, #6]
 8001496:	460b      	mov	r3, r1
 8001498:	717b      	strb	r3, [r7, #5]
 800149a:	4613      	mov	r3, r2
 800149c:	713b      	strb	r3, [r7, #4]
	uint8_t i,m,temp,size2,chr1;
	uint8_t x0=x,y0=y;
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	72bb      	strb	r3, [r7, #10]
 80014a2:	79bb      	ldrb	r3, [r7, #6]
 80014a4:	72fb      	strb	r3, [r7, #11]
	if(size1==8)size2=6;
 80014a6:	793b      	ldrb	r3, [r7, #4]
 80014a8:	2b08      	cmp	r3, #8
 80014aa:	d102      	bne.n	80014b2 <OLED_ShowChar+0x32>
 80014ac:	2306      	movs	r3, #6
 80014ae:	733b      	strb	r3, [r7, #12]
 80014b0:	e014      	b.n	80014dc <OLED_ShowChar+0x5c>
	else size2=(size1/8+((size1%8)?1:0))*(size1/2);  //得到字体一个字符对应点阵集所占的字节数
 80014b2:	793b      	ldrb	r3, [r7, #4]
 80014b4:	08db      	lsrs	r3, r3, #3
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	461a      	mov	r2, r3
 80014ba:	793b      	ldrb	r3, [r7, #4]
 80014bc:	f003 0307 	and.w	r3, r3, #7
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	bf14      	ite	ne
 80014c6:	2301      	movne	r3, #1
 80014c8:	2300      	moveq	r3, #0
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	4413      	add	r3, r2
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	793a      	ldrb	r2, [r7, #4]
 80014d2:	0852      	lsrs	r2, r2, #1
 80014d4:	b2d2      	uxtb	r2, r2
 80014d6:	fb02 f303 	mul.w	r3, r2, r3
 80014da:	733b      	strb	r3, [r7, #12]
	chr1=chr-' ';  //计算偏移后的值
 80014dc:	797b      	ldrb	r3, [r7, #5]
 80014de:	3b20      	subs	r3, #32
 80014e0:	727b      	strb	r3, [r7, #9]
	for(i=0;i<size2;i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	73fb      	strb	r3, [r7, #15]
 80014e6:	e078      	b.n	80015da <OLED_ShowChar+0x15a>
	{
		if(size1==8)
 80014e8:	793b      	ldrb	r3, [r7, #4]
 80014ea:	2b08      	cmp	r3, #8
 80014ec:	d10b      	bne.n	8001506 <OLED_ShowChar+0x86>
			  {temp=asc2_0806[chr1][i];} //调用0806字体
 80014ee:	7a7a      	ldrb	r2, [r7, #9]
 80014f0:	7bf9      	ldrb	r1, [r7, #15]
 80014f2:	483e      	ldr	r0, [pc, #248]	@ (80015ec <OLED_ShowChar+0x16c>)
 80014f4:	4613      	mov	r3, r2
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	4413      	add	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	4403      	add	r3, r0
 80014fe:	440b      	add	r3, r1
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	737b      	strb	r3, [r7, #13]
 8001504:	e028      	b.n	8001558 <OLED_ShowChar+0xd8>
		else if(size1==12)
 8001506:	793b      	ldrb	r3, [r7, #4]
 8001508:	2b0c      	cmp	r3, #12
 800150a:	d10b      	bne.n	8001524 <OLED_ShowChar+0xa4>
        {temp=asc2_1206[chr1][i];} //调用1206字体
 800150c:	7a7a      	ldrb	r2, [r7, #9]
 800150e:	7bf9      	ldrb	r1, [r7, #15]
 8001510:	4837      	ldr	r0, [pc, #220]	@ (80015f0 <OLED_ShowChar+0x170>)
 8001512:	4613      	mov	r3, r2
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	4413      	add	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4403      	add	r3, r0
 800151c:	440b      	add	r3, r1
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	737b      	strb	r3, [r7, #13]
 8001522:	e019      	b.n	8001558 <OLED_ShowChar+0xd8>
		else if(size1==16)
 8001524:	793b      	ldrb	r3, [r7, #4]
 8001526:	2b10      	cmp	r3, #16
 8001528:	d108      	bne.n	800153c <OLED_ShowChar+0xbc>
        {temp=asc2_1608[chr1][i];} //调用1608字体
 800152a:	7a7a      	ldrb	r2, [r7, #9]
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	4931      	ldr	r1, [pc, #196]	@ (80015f4 <OLED_ShowChar+0x174>)
 8001530:	0112      	lsls	r2, r2, #4
 8001532:	440a      	add	r2, r1
 8001534:	4413      	add	r3, r2
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	737b      	strb	r3, [r7, #13]
 800153a:	e00d      	b.n	8001558 <OLED_ShowChar+0xd8>
		else if(size1==24)
 800153c:	793b      	ldrb	r3, [r7, #4]
 800153e:	2b18      	cmp	r3, #24
 8001540:	d150      	bne.n	80015e4 <OLED_ShowChar+0x164>
        {temp=asc2_2412[chr1][i];} //调用2412字体
 8001542:	7a7a      	ldrb	r2, [r7, #9]
 8001544:	7bf9      	ldrb	r1, [r7, #15]
 8001546:	482c      	ldr	r0, [pc, #176]	@ (80015f8 <OLED_ShowChar+0x178>)
 8001548:	4613      	mov	r3, r2
 800154a:	00db      	lsls	r3, r3, #3
 800154c:	4413      	add	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4403      	add	r3, r0
 8001552:	440b      	add	r3, r1
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	737b      	strb	r3, [r7, #13]
		else return;
		for(m=0;m<8;m++)
 8001558:	2300      	movs	r3, #0
 800155a:	73bb      	strb	r3, [r7, #14]
 800155c:	e022      	b.n	80015a4 <OLED_ShowChar+0x124>
		{
			if(temp&0x01)OLED_DrawPoint(x,y,mode);
 800155e:	7b7b      	ldrb	r3, [r7, #13]
 8001560:	f003 0301 	and.w	r3, r3, #1
 8001564:	2b00      	cmp	r3, #0
 8001566:	d007      	beq.n	8001578 <OLED_ShowChar+0xf8>
 8001568:	f897 2020 	ldrb.w	r2, [r7, #32]
 800156c:	79b9      	ldrb	r1, [r7, #6]
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ff1f 	bl	80013b4 <OLED_DrawPoint>
 8001576:	e00c      	b.n	8001592 <OLED_ShowChar+0x112>
			else OLED_DrawPoint(x,y,!mode);
 8001578:	f897 3020 	ldrb.w	r3, [r7, #32]
 800157c:	2b00      	cmp	r3, #0
 800157e:	bf0c      	ite	eq
 8001580:	2301      	moveq	r3, #1
 8001582:	2300      	movne	r3, #0
 8001584:	b2db      	uxtb	r3, r3
 8001586:	461a      	mov	r2, r3
 8001588:	79b9      	ldrb	r1, [r7, #6]
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff ff11 	bl	80013b4 <OLED_DrawPoint>
			temp>>=1;
 8001592:	7b7b      	ldrb	r3, [r7, #13]
 8001594:	085b      	lsrs	r3, r3, #1
 8001596:	737b      	strb	r3, [r7, #13]
			y++;
 8001598:	79bb      	ldrb	r3, [r7, #6]
 800159a:	3301      	adds	r3, #1
 800159c:	71bb      	strb	r3, [r7, #6]
		for(m=0;m<8;m++)
 800159e:	7bbb      	ldrb	r3, [r7, #14]
 80015a0:	3301      	adds	r3, #1
 80015a2:	73bb      	strb	r3, [r7, #14]
 80015a4:	7bbb      	ldrb	r3, [r7, #14]
 80015a6:	2b07      	cmp	r3, #7
 80015a8:	d9d9      	bls.n	800155e <OLED_ShowChar+0xde>
		}
		x++;
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	3301      	adds	r3, #1
 80015ae:	71fb      	strb	r3, [r7, #7]
		if((size1!=8)&&((x-x0)==size1/2))
 80015b0:	793b      	ldrb	r3, [r7, #4]
 80015b2:	2b08      	cmp	r3, #8
 80015b4:	d00c      	beq.n	80015d0 <OLED_ShowChar+0x150>
 80015b6:	79fa      	ldrb	r2, [r7, #7]
 80015b8:	7abb      	ldrb	r3, [r7, #10]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	793a      	ldrb	r2, [r7, #4]
 80015be:	0852      	lsrs	r2, r2, #1
 80015c0:	b2d2      	uxtb	r2, r2
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d104      	bne.n	80015d0 <OLED_ShowChar+0x150>
		{x=x0;y0=y0+8;}
 80015c6:	7abb      	ldrb	r3, [r7, #10]
 80015c8:	71fb      	strb	r3, [r7, #7]
 80015ca:	7afb      	ldrb	r3, [r7, #11]
 80015cc:	3308      	adds	r3, #8
 80015ce:	72fb      	strb	r3, [r7, #11]
		y=y0;
 80015d0:	7afb      	ldrb	r3, [r7, #11]
 80015d2:	71bb      	strb	r3, [r7, #6]
	for(i=0;i<size2;i++)
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
 80015d6:	3301      	adds	r3, #1
 80015d8:	73fb      	strb	r3, [r7, #15]
 80015da:	7bfa      	ldrb	r2, [r7, #15]
 80015dc:	7b3b      	ldrb	r3, [r7, #12]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d382      	bcc.n	80014e8 <OLED_ShowChar+0x68>
 80015e2:	e000      	b.n	80015e6 <OLED_ShowChar+0x166>
		else return;
 80015e4:	bf00      	nop
  }
}
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd90      	pop	{r4, r7, pc}
 80015ec:	08008ccc 	.word	0x08008ccc
 80015f0:	08008ef4 	.word	0x08008ef4
 80015f4:	08009368 	.word	0x08009368
 80015f8:	08009958 	.word	0x08009958

080015fc <OLED_ShowString>:
//x,y:起点坐标
//size1:字体大小
//*chr:字符串起始地址
//mode:0,反色显示;1,正常显示
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr,uint8_t size1,uint8_t mode)
{
 80015fc:	b590      	push	{r4, r7, lr}
 80015fe:	b085      	sub	sp, #20
 8001600:	af02      	add	r7, sp, #8
 8001602:	603a      	str	r2, [r7, #0]
 8001604:	461a      	mov	r2, r3
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
 800160a:	460b      	mov	r3, r1
 800160c:	71bb      	strb	r3, [r7, #6]
 800160e:	4613      	mov	r3, r2
 8001610:	717b      	strb	r3, [r7, #5]
	while((*chr>=' ')&&(*chr<='~'))//判断是不是非法字符!
 8001612:	e019      	b.n	8001648 <OLED_ShowString+0x4c>
	{
		OLED_ShowChar(x,y,*chr,size1,mode);
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	781a      	ldrb	r2, [r3, #0]
 8001618:	797c      	ldrb	r4, [r7, #5]
 800161a:	79b9      	ldrb	r1, [r7, #6]
 800161c:	79f8      	ldrb	r0, [r7, #7]
 800161e:	7e3b      	ldrb	r3, [r7, #24]
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	4623      	mov	r3, r4
 8001624:	f7ff ff2c 	bl	8001480 <OLED_ShowChar>
		if(size1==8)x+=6;
 8001628:	797b      	ldrb	r3, [r7, #5]
 800162a:	2b08      	cmp	r3, #8
 800162c:	d103      	bne.n	8001636 <OLED_ShowString+0x3a>
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	3306      	adds	r3, #6
 8001632:	71fb      	strb	r3, [r7, #7]
 8001634:	e005      	b.n	8001642 <OLED_ShowString+0x46>
		else x+=size1/2;
 8001636:	797b      	ldrb	r3, [r7, #5]
 8001638:	085b      	lsrs	r3, r3, #1
 800163a:	b2da      	uxtb	r2, r3
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	4413      	add	r3, r2
 8001640:	71fb      	strb	r3, [r7, #7]
		chr++;
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	3301      	adds	r3, #1
 8001646:	603b      	str	r3, [r7, #0]
	while((*chr>=' ')&&(*chr<='~'))//判断是不是非法字符!
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b1f      	cmp	r3, #31
 800164e:	d903      	bls.n	8001658 <OLED_ShowString+0x5c>
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b7e      	cmp	r3, #126	@ 0x7e
 8001656:	d9dd      	bls.n	8001614 <OLED_ShowString+0x18>
  }
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	bd90      	pop	{r4, r7, pc}

08001660 <OLED_Pow>:

//m^n
uint32_t OLED_Pow(uint8_t m,uint8_t n)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	460a      	mov	r2, r1
 800166a:	71fb      	strb	r3, [r7, #7]
 800166c:	4613      	mov	r3, r2
 800166e:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001670:	2301      	movs	r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
	while(n--)
 8001674:	e004      	b.n	8001680 <OLED_Pow+0x20>
	{
	  result*=m;
 8001676:	79fa      	ldrb	r2, [r7, #7]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	fb02 f303 	mul.w	r3, r2, r3
 800167e:	60fb      	str	r3, [r7, #12]
	while(n--)
 8001680:	79bb      	ldrb	r3, [r7, #6]
 8001682:	1e5a      	subs	r2, r3, #1
 8001684:	71ba      	strb	r2, [r7, #6]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d1f5      	bne.n	8001676 <OLED_Pow+0x16>
	}
	return result;
 800168a:	68fb      	ldr	r3, [r7, #12]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	bc80      	pop	{r7}
 8001694:	4770      	bx	lr
	...

08001698 <OLED_ShowNum>:
//num :要显示的数字
//len :数字的位数
//size:字体大小
//mode:0,反色显示;1,正常显示
void OLED_ShowNum(uint8_t x,uint8_t y,uint32_t num,uint8_t len,uint8_t size1,uint8_t mode)
{
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b087      	sub	sp, #28
 800169c:	af02      	add	r7, sp, #8
 800169e:	603a      	str	r2, [r7, #0]
 80016a0:	461a      	mov	r2, r3
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
 80016a6:	460b      	mov	r3, r1
 80016a8:	71bb      	strb	r3, [r7, #6]
 80016aa:	4613      	mov	r3, r2
 80016ac:	717b      	strb	r3, [r7, #5]
	uint8_t t,temp,m=0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	73bb      	strb	r3, [r7, #14]
	if(size1==8)m=2;
 80016b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016b6:	2b08      	cmp	r3, #8
 80016b8:	d101      	bne.n	80016be <OLED_ShowNum+0x26>
 80016ba:	2302      	movs	r3, #2
 80016bc:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<len;t++)
 80016be:	2300      	movs	r3, #0
 80016c0:	73fb      	strb	r3, [r7, #15]
 80016c2:	e051      	b.n	8001768 <OLED_ShowNum+0xd0>
	{
		temp=(num/OLED_Pow(10,len-t-1))%10;
 80016c4:	797a      	ldrb	r2, [r7, #5]
 80016c6:	7bfb      	ldrb	r3, [r7, #15]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	3b01      	subs	r3, #1
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	4619      	mov	r1, r3
 80016d2:	200a      	movs	r0, #10
 80016d4:	f7ff ffc4 	bl	8001660 <OLED_Pow>
 80016d8:	4602      	mov	r2, r0
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80016e0:	4b26      	ldr	r3, [pc, #152]	@ (800177c <OLED_ShowNum+0xe4>)
 80016e2:	fba3 2301 	umull	r2, r3, r3, r1
 80016e6:	08da      	lsrs	r2, r3, #3
 80016e8:	4613      	mov	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	4413      	add	r3, r2
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	1aca      	subs	r2, r1, r3
 80016f2:	4613      	mov	r3, r2
 80016f4:	737b      	strb	r3, [r7, #13]
			if(temp==0)
 80016f6:	7b7b      	ldrb	r3, [r7, #13]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d118      	bne.n	800172e <OLED_ShowNum+0x96>
			{
				OLED_ShowChar(x+(size1/2+m)*t,y,'0',size1,mode);
 80016fc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001700:	085b      	lsrs	r3, r3, #1
 8001702:	b2da      	uxtb	r2, r3
 8001704:	7bbb      	ldrb	r3, [r7, #14]
 8001706:	4413      	add	r3, r2
 8001708:	b2db      	uxtb	r3, r3
 800170a:	7bfa      	ldrb	r2, [r7, #15]
 800170c:	fb02 f303 	mul.w	r3, r2, r3
 8001710:	b2da      	uxtb	r2, r3
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	4413      	add	r3, r2
 8001716:	b2d8      	uxtb	r0, r3
 8001718:	f897 2020 	ldrb.w	r2, [r7, #32]
 800171c:	79b9      	ldrb	r1, [r7, #6]
 800171e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	4613      	mov	r3, r2
 8001726:	2230      	movs	r2, #48	@ 0x30
 8001728:	f7ff feaa 	bl	8001480 <OLED_ShowChar>
 800172c:	e019      	b.n	8001762 <OLED_ShowNum+0xca>
      }
			else
			{
			  OLED_ShowChar(x+(size1/2+m)*t,y,temp+'0',size1,mode);
 800172e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001732:	085b      	lsrs	r3, r3, #1
 8001734:	b2da      	uxtb	r2, r3
 8001736:	7bbb      	ldrb	r3, [r7, #14]
 8001738:	4413      	add	r3, r2
 800173a:	b2db      	uxtb	r3, r3
 800173c:	7bfa      	ldrb	r2, [r7, #15]
 800173e:	fb02 f303 	mul.w	r3, r2, r3
 8001742:	b2da      	uxtb	r2, r3
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	4413      	add	r3, r2
 8001748:	b2d8      	uxtb	r0, r3
 800174a:	7b7b      	ldrb	r3, [r7, #13]
 800174c:	3330      	adds	r3, #48	@ 0x30
 800174e:	b2da      	uxtb	r2, r3
 8001750:	f897 4020 	ldrb.w	r4, [r7, #32]
 8001754:	79b9      	ldrb	r1, [r7, #6]
 8001756:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	4623      	mov	r3, r4
 800175e:	f7ff fe8f 	bl	8001480 <OLED_ShowChar>
	for(t=0;t<len;t++)
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	3301      	adds	r3, #1
 8001766:	73fb      	strb	r3, [r7, #15]
 8001768:	7bfa      	ldrb	r2, [r7, #15]
 800176a:	797b      	ldrb	r3, [r7, #5]
 800176c:	429a      	cmp	r2, r3
 800176e:	d3a9      	bcc.n	80016c4 <OLED_ShowNum+0x2c>
			}
  }
}
 8001770:	bf00      	nop
 8001772:	bf00      	nop
 8001774:	3714      	adds	r7, #20
 8001776:	46bd      	mov	sp, r7
 8001778:	bd90      	pop	{r4, r7, pc}
 800177a:	bf00      	nop
 800177c:	cccccccd 	.word	0xcccccccd

08001780 <OLED_Init>:
     }
	 }
}
//OLED的初始化
void OLED_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0

//
//	OLED_RES_Clr();
	HAL_Delay(200);
 8001784:	20c8      	movs	r0, #200	@ 0xc8
 8001786:	f000 fb7d 	bl	8001e84 <HAL_Delay>
//	OLED_RES_Set();

	OLED_WR_Byte(0xAE,OLED_CMD);//--turn off oled panel
 800178a:	2100      	movs	r1, #0
 800178c:	20ae      	movs	r0, #174	@ 0xae
 800178e:	f7ff fd7d 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//---set low column address
 8001792:	2100      	movs	r1, #0
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff fd79 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x10,OLED_CMD);//---set high column address
 800179a:	2100      	movs	r1, #0
 800179c:	2010      	movs	r0, #16
 800179e:	f7ff fd75 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 80017a2:	2100      	movs	r1, #0
 80017a4:	2040      	movs	r0, #64	@ 0x40
 80017a6:	f7ff fd71 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x81,OLED_CMD);//--set contrast control register
 80017aa:	2100      	movs	r1, #0
 80017ac:	2081      	movs	r0, #129	@ 0x81
 80017ae:	f7ff fd6d 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xCF,OLED_CMD);// Set SEG Output Current Brightness
 80017b2:	2100      	movs	r1, #0
 80017b4:	20cf      	movs	r0, #207	@ 0xcf
 80017b6:	f7ff fd69 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD);//--Set SEG/Column Mapping     0xa0左右反置 0xa1正常
 80017ba:	2100      	movs	r1, #0
 80017bc:	20a1      	movs	r0, #161	@ 0xa1
 80017be:	f7ff fd65 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xC8,OLED_CMD);//Set COM/Row Scan Direction   0xc0上下反置 0xc8正常
 80017c2:	2100      	movs	r1, #0
 80017c4:	20c8      	movs	r0, #200	@ 0xc8
 80017c6:	f7ff fd61 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);//--set normal display
 80017ca:	2100      	movs	r1, #0
 80017cc:	20a6      	movs	r0, #166	@ 0xa6
 80017ce:	f7ff fd5d 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD);//--set multiplex ratio(1 to 64)
 80017d2:	2100      	movs	r1, #0
 80017d4:	20a8      	movs	r0, #168	@ 0xa8
 80017d6:	f7ff fd59 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x3f,OLED_CMD);//--1/64 duty
 80017da:	2100      	movs	r1, #0
 80017dc:	203f      	movs	r0, #63	@ 0x3f
 80017de:	f7ff fd55 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);//-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 80017e2:	2100      	movs	r1, #0
 80017e4:	20d3      	movs	r0, #211	@ 0xd3
 80017e6:	f7ff fd51 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//-not offset
 80017ea:	2100      	movs	r1, #0
 80017ec:	2000      	movs	r0, #0
 80017ee:	f7ff fd4d 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xd5,OLED_CMD);//--set display clock divide ratio/oscillator frequency
 80017f2:	2100      	movs	r1, #0
 80017f4:	20d5      	movs	r0, #213	@ 0xd5
 80017f6:	f7ff fd49 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x80,OLED_CMD);//--set divide ratio, Set Clock as 100 Frames/Sec
 80017fa:	2100      	movs	r1, #0
 80017fc:	2080      	movs	r0, #128	@ 0x80
 80017fe:	f7ff fd45 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD);//--set pre-charge period
 8001802:	2100      	movs	r1, #0
 8001804:	20d9      	movs	r0, #217	@ 0xd9
 8001806:	f7ff fd41 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xF1,OLED_CMD);//Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 800180a:	2100      	movs	r1, #0
 800180c:	20f1      	movs	r0, #241	@ 0xf1
 800180e:	f7ff fd3d 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD);//--set com pins hardware configuration
 8001812:	2100      	movs	r1, #0
 8001814:	20da      	movs	r0, #218	@ 0xda
 8001816:	f7ff fd39 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD);
 800181a:	2100      	movs	r1, #0
 800181c:	2012      	movs	r0, #18
 800181e:	f7ff fd35 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD);//--set vcomh
 8001822:	2100      	movs	r1, #0
 8001824:	20db      	movs	r0, #219	@ 0xdb
 8001826:	f7ff fd31 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);//Set VCOM Deselect Level
 800182a:	2100      	movs	r1, #0
 800182c:	2030      	movs	r0, #48	@ 0x30
 800182e:	f7ff fd2d 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD);//-Set Page Addressing Mode (0x00/0x01/0x02)
 8001832:	2100      	movs	r1, #0
 8001834:	2020      	movs	r0, #32
 8001836:	f7ff fd29 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);//
 800183a:	2100      	movs	r1, #0
 800183c:	2002      	movs	r0, #2
 800183e:	f7ff fd25 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x8D,OLED_CMD);//--set Charge Pump enable/disable
 8001842:	2100      	movs	r1, #0
 8001844:	208d      	movs	r0, #141	@ 0x8d
 8001846:	f7ff fd21 	bl	800128c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);//--set(0x10) disable
 800184a:	2100      	movs	r1, #0
 800184c:	2014      	movs	r0, #20
 800184e:	f7ff fd1d 	bl	800128c <OLED_WR_Byte>
	OLED_Clear();
 8001852:	f7ff fd89 	bl	8001368 <OLED_Clear>
	OLED_WR_Byte(0xAF,OLED_CMD);
 8001856:	2100      	movs	r1, #0
 8001858:	20af      	movs	r0, #175	@ 0xaf
 800185a:	f7ff fd17 	bl	800128c <OLED_WR_Byte>
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800186a:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <HAL_MspInit+0x5c>)
 800186c:	699b      	ldr	r3, [r3, #24]
 800186e:	4a14      	ldr	r2, [pc, #80]	@ (80018c0 <HAL_MspInit+0x5c>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	6193      	str	r3, [r2, #24]
 8001876:	4b12      	ldr	r3, [pc, #72]	@ (80018c0 <HAL_MspInit+0x5c>)
 8001878:	699b      	ldr	r3, [r3, #24]
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001882:	4b0f      	ldr	r3, [pc, #60]	@ (80018c0 <HAL_MspInit+0x5c>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	4a0e      	ldr	r2, [pc, #56]	@ (80018c0 <HAL_MspInit+0x5c>)
 8001888:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800188c:	61d3      	str	r3, [r2, #28]
 800188e:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <HAL_MspInit+0x5c>)
 8001890:	69db      	ldr	r3, [r3, #28]
 8001892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800189a:	4b0a      	ldr	r3, [pc, #40]	@ (80018c4 <HAL_MspInit+0x60>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	4a04      	ldr	r2, [pc, #16]	@ (80018c4 <HAL_MspInit+0x60>)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b6:	bf00      	nop
 80018b8:	3714      	adds	r7, #20
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	40021000 	.word	0x40021000
 80018c4:	40010000 	.word	0x40010000

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018cc:	bf00      	nop
 80018ce:	e7fd      	b.n	80018cc <NMI_Handler+0x4>

080018d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <HardFault_Handler+0x4>

080018d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <MemManage_Handler+0x4>

080018e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <BusFault_Handler+0x4>

080018e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <UsageFault_Handler+0x4>

080018f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr

080018fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr

08001908 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001918:	f000 fa98 	bl	8001e4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}

08001920 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001924:	4802      	ldr	r0, [pc, #8]	@ (8001930 <USART2_IRQHandler+0x10>)
 8001926:	f001 fbd5 	bl	80030d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	2000079c 	.word	0x2000079c

08001934 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  return 1;
 8001938:	2301      	movs	r3, #1
}
 800193a:	4618      	mov	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr

08001942 <_kill>:

int _kill(int pid, int sig)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	b082      	sub	sp, #8
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
 800194a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800194c:	f003 fa56 	bl	8004dfc <__errno>
 8001950:	4603      	mov	r3, r0
 8001952:	2216      	movs	r2, #22
 8001954:	601a      	str	r2, [r3, #0]
  return -1;
 8001956:	f04f 33ff 	mov.w	r3, #4294967295
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <_exit>:

void _exit (int status)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800196a:	f04f 31ff 	mov.w	r1, #4294967295
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff ffe7 	bl	8001942 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <_exit+0x12>

08001978 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	e00a      	b.n	80019a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800198a:	f3af 8000 	nop.w
 800198e:	4601      	mov	r1, r0
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	1c5a      	adds	r2, r3, #1
 8001994:	60ba      	str	r2, [r7, #8]
 8001996:	b2ca      	uxtb	r2, r1
 8001998:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	3301      	adds	r3, #1
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	697a      	ldr	r2, [r7, #20]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	dbf0      	blt.n	800198a <_read+0x12>
  }

  return len;
 80019a8:	687b      	ldr	r3, [r7, #4]
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3718      	adds	r7, #24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b086      	sub	sp, #24
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	60f8      	str	r0, [r7, #12]
 80019ba:	60b9      	str	r1, [r7, #8]
 80019bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019be:	2300      	movs	r3, #0
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	e009      	b.n	80019d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	1c5a      	adds	r2, r3, #1
 80019c8:	60ba      	str	r2, [r7, #8]
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f000 f879 	bl	8001ac4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	3301      	adds	r3, #1
 80019d6:	617b      	str	r3, [r7, #20]
 80019d8:	697a      	ldr	r2, [r7, #20]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	429a      	cmp	r2, r3
 80019de:	dbf1      	blt.n	80019c4 <_write+0x12>
  }
  return len;
 80019e0:	687b      	ldr	r3, [r7, #4]
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <_close>:

int _close(int file)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bc80      	pop	{r7}
 80019fe:	4770      	bx	lr

08001a00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a10:	605a      	str	r2, [r3, #4]
  return 0;
 8001a12:	2300      	movs	r3, #0
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr

08001a1e <_isatty>:

int _isatty(int file)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b083      	sub	sp, #12
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a26:	2301      	movs	r3, #1
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr

08001a32 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b085      	sub	sp, #20
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	60f8      	str	r0, [r7, #12]
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a3e:	2300      	movs	r3, #0
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3714      	adds	r7, #20
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr
	...

08001a4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a54:	4a14      	ldr	r2, [pc, #80]	@ (8001aa8 <_sbrk+0x5c>)
 8001a56:	4b15      	ldr	r3, [pc, #84]	@ (8001aac <_sbrk+0x60>)
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a60:	4b13      	ldr	r3, [pc, #76]	@ (8001ab0 <_sbrk+0x64>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d102      	bne.n	8001a6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a68:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <_sbrk+0x64>)
 8001a6a:	4a12      	ldr	r2, [pc, #72]	@ (8001ab4 <_sbrk+0x68>)
 8001a6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a6e:	4b10      	ldr	r3, [pc, #64]	@ (8001ab0 <_sbrk+0x64>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d207      	bcs.n	8001a8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a7c:	f003 f9be 	bl	8004dfc <__errno>
 8001a80:	4603      	mov	r3, r0
 8001a82:	220c      	movs	r2, #12
 8001a84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a86:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8a:	e009      	b.n	8001aa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a8c:	4b08      	ldr	r3, [pc, #32]	@ (8001ab0 <_sbrk+0x64>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a92:	4b07      	ldr	r3, [pc, #28]	@ (8001ab0 <_sbrk+0x64>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	4a05      	ldr	r2, [pc, #20]	@ (8001ab0 <_sbrk+0x64>)
 8001a9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3718      	adds	r7, #24
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20010000 	.word	0x20010000
 8001aac:	00000400 	.word	0x00000400
 8001ab0:	20000750 	.word	0x20000750
 8001ab4:	20000980 	.word	0x20000980

08001ab8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr

08001ac4 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1,(uint8_t *)&ch,1,0xFFFF);//诲瑰,涓插1
 8001acc:	1d39      	adds	r1, r7, #4
 8001ace:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	4803      	ldr	r0, [pc, #12]	@ (8001ae4 <__io_putchar+0x20>)
 8001ad6:	f001 fa55 	bl	8002f84 <HAL_UART_Transmit>
  return ch;
 8001ada:	687b      	ldr	r3, [r7, #4]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000754 	.word	0x20000754

08001ae8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aec:	4b11      	ldr	r3, [pc, #68]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001aee:	4a12      	ldr	r2, [pc, #72]	@ (8001b38 <MX_USART1_UART_Init+0x50>)
 8001af0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001af2:	4b10      	ldr	r3, [pc, #64]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001af4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001af8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001afa:	4b0e      	ldr	r3, [pc, #56]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b00:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b06:	4b0b      	ldr	r3, [pc, #44]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b0c:	4b09      	ldr	r3, [pc, #36]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b0e:	220c      	movs	r2, #12
 8001b10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b12:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b18:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b1e:	4805      	ldr	r0, [pc, #20]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b20:	f001 f9e0 	bl	8002ee4 <HAL_UART_Init>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b2a:	f7ff fad8 	bl	80010de <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000754 	.word	0x20000754
 8001b38:	40013800 	.word	0x40013800

08001b3c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b40:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b42:	4a12      	ldr	r2, [pc, #72]	@ (8001b8c <MX_USART2_UART_Init+0x50>)
 8001b44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b46:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b60:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b62:	220c      	movs	r2, #12
 8001b64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b66:	4b08      	ldr	r3, [pc, #32]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b72:	4805      	ldr	r0, [pc, #20]	@ (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b74:	f001 f9b6 	bl	8002ee4 <HAL_UART_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b7e:	f7ff faae 	bl	80010de <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	2000079c 	.word	0x2000079c
 8001b8c:	40004400 	.word	0x40004400

08001b90 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b94:	4b11      	ldr	r3, [pc, #68]	@ (8001bdc <MX_USART3_UART_Init+0x4c>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	@ (8001be0 <MX_USART3_UART_Init+0x50>)
 8001b98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b9a:	4b10      	ldr	r3, [pc, #64]	@ (8001bdc <MX_USART3_UART_Init+0x4c>)
 8001b9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ba0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bdc <MX_USART3_UART_Init+0x4c>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bdc <MX_USART3_UART_Init+0x4c>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001bae:	4b0b      	ldr	r3, [pc, #44]	@ (8001bdc <MX_USART3_UART_Init+0x4c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001bb4:	4b09      	ldr	r3, [pc, #36]	@ (8001bdc <MX_USART3_UART_Init+0x4c>)
 8001bb6:	220c      	movs	r2, #12
 8001bb8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bba:	4b08      	ldr	r3, [pc, #32]	@ (8001bdc <MX_USART3_UART_Init+0x4c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	@ (8001bdc <MX_USART3_UART_Init+0x4c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bc6:	4805      	ldr	r0, [pc, #20]	@ (8001bdc <MX_USART3_UART_Init+0x4c>)
 8001bc8:	f001 f98c 	bl	8002ee4 <HAL_UART_Init>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001bd2:	f7ff fa84 	bl	80010de <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	200007e4 	.word	0x200007e4
 8001be0:	40004800 	.word	0x40004800

08001be4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08c      	sub	sp, #48	@ 0x30
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	f107 0320 	add.w	r3, r7, #32
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a57      	ldr	r2, [pc, #348]	@ (8001d5c <HAL_UART_MspInit+0x178>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d132      	bne.n	8001c6a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c04:	4b56      	ldr	r3, [pc, #344]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c06:	699b      	ldr	r3, [r3, #24]
 8001c08:	4a55      	ldr	r2, [pc, #340]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c0e:	6193      	str	r3, [r2, #24]
 8001c10:	4b53      	ldr	r3, [pc, #332]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c18:	61fb      	str	r3, [r7, #28]
 8001c1a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1c:	4b50      	ldr	r3, [pc, #320]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	4a4f      	ldr	r2, [pc, #316]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c22:	f043 0304 	orr.w	r3, r3, #4
 8001c26:	6193      	str	r3, [r2, #24]
 8001c28:	4b4d      	ldr	r3, [pc, #308]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	61bb      	str	r3, [r7, #24]
 8001c32:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c42:	f107 0320 	add.w	r3, r7, #32
 8001c46:	4619      	mov	r1, r3
 8001c48:	4846      	ldr	r0, [pc, #280]	@ (8001d64 <HAL_UART_MspInit+0x180>)
 8001c4a:	f000 fb8f 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c54:	2300      	movs	r3, #0
 8001c56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5c:	f107 0320 	add.w	r3, r7, #32
 8001c60:	4619      	mov	r1, r3
 8001c62:	4840      	ldr	r0, [pc, #256]	@ (8001d64 <HAL_UART_MspInit+0x180>)
 8001c64:	f000 fb82 	bl	800236c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001c68:	e074      	b.n	8001d54 <HAL_UART_MspInit+0x170>
  else if(uartHandle->Instance==USART2)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a3e      	ldr	r2, [pc, #248]	@ (8001d68 <HAL_UART_MspInit+0x184>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d138      	bne.n	8001ce6 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c74:	4b3a      	ldr	r3, [pc, #232]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c76:	69db      	ldr	r3, [r3, #28]
 8001c78:	4a39      	ldr	r2, [pc, #228]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c7e:	61d3      	str	r3, [r2, #28]
 8001c80:	4b37      	ldr	r3, [pc, #220]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c82:	69db      	ldr	r3, [r3, #28]
 8001c84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8c:	4b34      	ldr	r3, [pc, #208]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c8e:	699b      	ldr	r3, [r3, #24]
 8001c90:	4a33      	ldr	r2, [pc, #204]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c92:	f043 0304 	orr.w	r3, r3, #4
 8001c96:	6193      	str	r3, [r2, #24]
 8001c98:	4b31      	ldr	r3, [pc, #196]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	613b      	str	r3, [r7, #16]
 8001ca2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ca4:	2304      	movs	r3, #4
 8001ca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cac:	2303      	movs	r3, #3
 8001cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb0:	f107 0320 	add.w	r3, r7, #32
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	482b      	ldr	r0, [pc, #172]	@ (8001d64 <HAL_UART_MspInit+0x180>)
 8001cb8:	f000 fb58 	bl	800236c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001cbc:	2308      	movs	r3, #8
 8001cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc8:	f107 0320 	add.w	r3, r7, #32
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4825      	ldr	r0, [pc, #148]	@ (8001d64 <HAL_UART_MspInit+0x180>)
 8001cd0:	f000 fb4c 	bl	800236c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	2026      	movs	r0, #38	@ 0x26
 8001cda:	f000 f9ce 	bl	800207a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001cde:	2026      	movs	r0, #38	@ 0x26
 8001ce0:	f000 f9e7 	bl	80020b2 <HAL_NVIC_EnableIRQ>
}
 8001ce4:	e036      	b.n	8001d54 <HAL_UART_MspInit+0x170>
  else if(uartHandle->Instance==USART3)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a20      	ldr	r2, [pc, #128]	@ (8001d6c <HAL_UART_MspInit+0x188>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d131      	bne.n	8001d54 <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001cf2:	69db      	ldr	r3, [r3, #28]
 8001cf4:	4a1a      	ldr	r2, [pc, #104]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001cf6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cfa:	61d3      	str	r3, [r2, #28]
 8001cfc:	4b18      	ldr	r3, [pc, #96]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001cfe:	69db      	ldr	r3, [r3, #28]
 8001d00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d08:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	4a14      	ldr	r2, [pc, #80]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001d0e:	f043 0308 	orr.w	r3, r3, #8
 8001d12:	6193      	str	r3, [r2, #24]
 8001d14:	4b12      	ldr	r3, [pc, #72]	@ (8001d60 <HAL_UART_MspInit+0x17c>)
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	f003 0308 	and.w	r3, r3, #8
 8001d1c:	60bb      	str	r3, [r7, #8]
 8001d1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d26:	2302      	movs	r3, #2
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2e:	f107 0320 	add.w	r3, r7, #32
 8001d32:	4619      	mov	r1, r3
 8001d34:	480e      	ldr	r0, [pc, #56]	@ (8001d70 <HAL_UART_MspInit+0x18c>)
 8001d36:	f000 fb19 	bl	800236c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001d3a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d40:	2300      	movs	r3, #0
 8001d42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 0320 	add.w	r3, r7, #32
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4808      	ldr	r0, [pc, #32]	@ (8001d70 <HAL_UART_MspInit+0x18c>)
 8001d50:	f000 fb0c 	bl	800236c <HAL_GPIO_Init>
}
 8001d54:	bf00      	nop
 8001d56:	3730      	adds	r7, #48	@ 0x30
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40013800 	.word	0x40013800
 8001d60:	40021000 	.word	0x40021000
 8001d64:	40010800 	.word	0x40010800
 8001d68:	40004400 	.word	0x40004400
 8001d6c:	40004800 	.word	0x40004800
 8001d70:	40010c00 	.word	0x40010c00

08001d74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d74:	f7ff fea0 	bl	8001ab8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d78:	480b      	ldr	r0, [pc, #44]	@ (8001da8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001d7a:	490c      	ldr	r1, [pc, #48]	@ (8001dac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001d7c:	4a0c      	ldr	r2, [pc, #48]	@ (8001db0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001d7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d80:	e002      	b.n	8001d88 <LoopCopyDataInit>

08001d82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d86:	3304      	adds	r3, #4

08001d88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d8c:	d3f9      	bcc.n	8001d82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d8e:	4a09      	ldr	r2, [pc, #36]	@ (8001db4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d90:	4c09      	ldr	r4, [pc, #36]	@ (8001db8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d94:	e001      	b.n	8001d9a <LoopFillZerobss>

08001d96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d98:	3204      	adds	r2, #4

08001d9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d9c:	d3fb      	bcc.n	8001d96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d9e:	f003 f833 	bl	8004e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001da2:	f7ff f81d 	bl	8000de0 <main>
  bx lr
 8001da6:	4770      	bx	lr
  ldr r0, =_sdata
 8001da8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dac:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001db0:	0800ab34 	.word	0x0800ab34
  ldr r2, =_sbss
 8001db4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001db8:	2000097c 	.word	0x2000097c

08001dbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001dbc:	e7fe      	b.n	8001dbc <ADC1_2_IRQHandler>
	...

08001dc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dc4:	4b08      	ldr	r3, [pc, #32]	@ (8001de8 <HAL_Init+0x28>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a07      	ldr	r2, [pc, #28]	@ (8001de8 <HAL_Init+0x28>)
 8001dca:	f043 0310 	orr.w	r3, r3, #16
 8001dce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dd0:	2003      	movs	r0, #3
 8001dd2:	f000 f947 	bl	8002064 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dd6:	200f      	movs	r0, #15
 8001dd8:	f000 f808 	bl	8001dec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ddc:	f7ff fd42 	bl	8001864 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40022000 	.word	0x40022000

08001dec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df4:	4b12      	ldr	r3, [pc, #72]	@ (8001e40 <HAL_InitTick+0x54>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4b12      	ldr	r3, [pc, #72]	@ (8001e44 <HAL_InitTick+0x58>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 f95f 	bl	80020ce <HAL_SYSTICK_Config>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e00e      	b.n	8001e38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b0f      	cmp	r3, #15
 8001e1e:	d80a      	bhi.n	8001e36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e20:	2200      	movs	r2, #0
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	f04f 30ff 	mov.w	r0, #4294967295
 8001e28:	f000 f927 	bl	800207a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e2c:	4a06      	ldr	r2, [pc, #24]	@ (8001e48 <HAL_InitTick+0x5c>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
 8001e34:	e000      	b.n	8001e38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3708      	adds	r7, #8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20000000 	.word	0x20000000
 8001e44:	20000008 	.word	0x20000008
 8001e48:	20000004 	.word	0x20000004

08001e4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e50:	4b05      	ldr	r3, [pc, #20]	@ (8001e68 <HAL_IncTick+0x1c>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	461a      	mov	r2, r3
 8001e56:	4b05      	ldr	r3, [pc, #20]	@ (8001e6c <HAL_IncTick+0x20>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	4a03      	ldr	r2, [pc, #12]	@ (8001e6c <HAL_IncTick+0x20>)
 8001e5e:	6013      	str	r3, [r2, #0]
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr
 8001e68:	20000008 	.word	0x20000008
 8001e6c:	2000082c 	.word	0x2000082c

08001e70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  return uwTick;
 8001e74:	4b02      	ldr	r3, [pc, #8]	@ (8001e80 <HAL_GetTick+0x10>)
 8001e76:	681b      	ldr	r3, [r3, #0]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr
 8001e80:	2000082c 	.word	0x2000082c

08001e84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e8c:	f7ff fff0 	bl	8001e70 <HAL_GetTick>
 8001e90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e9c:	d005      	beq.n	8001eaa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <HAL_Delay+0x44>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eaa:	bf00      	nop
 8001eac:	f7ff ffe0 	bl	8001e70 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d8f7      	bhi.n	8001eac <HAL_Delay+0x28>
  {
  }
}
 8001ebc:	bf00      	nop
 8001ebe:	bf00      	nop
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20000008 	.word	0x20000008

08001ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f003 0307 	and.w	r3, r3, #7
 8001eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001edc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f10 <__NVIC_SetPriorityGrouping+0x44>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ee2:	68ba      	ldr	r2, [r7, #8]
 8001ee4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ee8:	4013      	ands	r3, r2
 8001eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ef4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ef8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001efe:	4a04      	ldr	r2, [pc, #16]	@ (8001f10 <__NVIC_SetPriorityGrouping+0x44>)
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	60d3      	str	r3, [r2, #12]
}
 8001f04:	bf00      	nop
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	e000ed00 	.word	0xe000ed00

08001f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f18:	4b04      	ldr	r3, [pc, #16]	@ (8001f2c <__NVIC_GetPriorityGrouping+0x18>)
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	0a1b      	lsrs	r3, r3, #8
 8001f1e:	f003 0307 	and.w	r3, r3, #7
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	e000ed00 	.word	0xe000ed00

08001f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	db0b      	blt.n	8001f5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	f003 021f 	and.w	r2, r3, #31
 8001f48:	4906      	ldr	r1, [pc, #24]	@ (8001f64 <__NVIC_EnableIRQ+0x34>)
 8001f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4e:	095b      	lsrs	r3, r3, #5
 8001f50:	2001      	movs	r0, #1
 8001f52:	fa00 f202 	lsl.w	r2, r0, r2
 8001f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f5a:	bf00      	nop
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bc80      	pop	{r7}
 8001f62:	4770      	bx	lr
 8001f64:	e000e100 	.word	0xe000e100

08001f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	6039      	str	r1, [r7, #0]
 8001f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	db0a      	blt.n	8001f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	490c      	ldr	r1, [pc, #48]	@ (8001fb4 <__NVIC_SetPriority+0x4c>)
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	0112      	lsls	r2, r2, #4
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f90:	e00a      	b.n	8001fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	4908      	ldr	r1, [pc, #32]	@ (8001fb8 <__NVIC_SetPriority+0x50>)
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	3b04      	subs	r3, #4
 8001fa0:	0112      	lsls	r2, r2, #4
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	761a      	strb	r2, [r3, #24]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000e100 	.word	0xe000e100
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b089      	sub	sp, #36	@ 0x24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 0307 	and.w	r3, r3, #7
 8001fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f1c3 0307 	rsb	r3, r3, #7
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	bf28      	it	cs
 8001fda:	2304      	movcs	r3, #4
 8001fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	2b06      	cmp	r3, #6
 8001fe4:	d902      	bls.n	8001fec <NVIC_EncodePriority+0x30>
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3b03      	subs	r3, #3
 8001fea:	e000      	b.n	8001fee <NVIC_EncodePriority+0x32>
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43da      	mvns	r2, r3
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	401a      	ands	r2, r3
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002004:	f04f 31ff 	mov.w	r1, #4294967295
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	fa01 f303 	lsl.w	r3, r1, r3
 800200e:	43d9      	mvns	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002014:	4313      	orrs	r3, r2
         );
}
 8002016:	4618      	mov	r0, r3
 8002018:	3724      	adds	r7, #36	@ 0x24
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr

08002020 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3b01      	subs	r3, #1
 800202c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002030:	d301      	bcc.n	8002036 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002032:	2301      	movs	r3, #1
 8002034:	e00f      	b.n	8002056 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002036:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <SysTick_Config+0x40>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3b01      	subs	r3, #1
 800203c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800203e:	210f      	movs	r1, #15
 8002040:	f04f 30ff 	mov.w	r0, #4294967295
 8002044:	f7ff ff90 	bl	8001f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002048:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <SysTick_Config+0x40>)
 800204a:	2200      	movs	r2, #0
 800204c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800204e:	4b04      	ldr	r3, [pc, #16]	@ (8002060 <SysTick_Config+0x40>)
 8002050:	2207      	movs	r2, #7
 8002052:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	e000e010 	.word	0xe000e010

08002064 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f7ff ff2d 	bl	8001ecc <__NVIC_SetPriorityGrouping>
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800207a:	b580      	push	{r7, lr}
 800207c:	b086      	sub	sp, #24
 800207e:	af00      	add	r7, sp, #0
 8002080:	4603      	mov	r3, r0
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	607a      	str	r2, [r7, #4]
 8002086:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002088:	2300      	movs	r3, #0
 800208a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800208c:	f7ff ff42 	bl	8001f14 <__NVIC_GetPriorityGrouping>
 8002090:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	68b9      	ldr	r1, [r7, #8]
 8002096:	6978      	ldr	r0, [r7, #20]
 8002098:	f7ff ff90 	bl	8001fbc <NVIC_EncodePriority>
 800209c:	4602      	mov	r2, r0
 800209e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020a2:	4611      	mov	r1, r2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff ff5f 	bl	8001f68 <__NVIC_SetPriority>
}
 80020aa:	bf00      	nop
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	4603      	mov	r3, r0
 80020ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff35 	bl	8001f30 <__NVIC_EnableIRQ>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b082      	sub	sp, #8
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f7ff ffa2 	bl	8002020 <SysTick_Config>
 80020dc:	4603      	mov	r3, r0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020e6:	b480      	push	{r7}
 80020e8:	b085      	sub	sp, #20
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020ee:	2300      	movs	r3, #0
 80020f0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d008      	beq.n	8002110 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2204      	movs	r2, #4
 8002102:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e020      	b.n	8002152 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f022 020e 	bic.w	r2, r2, #14
 800211e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f022 0201 	bic.w	r2, r2, #1
 800212e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002138:	2101      	movs	r1, #1
 800213a:	fa01 f202 	lsl.w	r2, r1, r2
 800213e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002150:	7bfb      	ldrb	r3, [r7, #15]
}
 8002152:	4618      	mov	r0, r3
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr

0800215c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002164:	2300      	movs	r3, #0
 8002166:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d005      	beq.n	8002180 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2204      	movs	r2, #4
 8002178:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	73fb      	strb	r3, [r7, #15]
 800217e:	e0d6      	b.n	800232e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f022 020e 	bic.w	r2, r2, #14
 800218e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f022 0201 	bic.w	r2, r2, #1
 800219e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	461a      	mov	r2, r3
 80021a6:	4b64      	ldr	r3, [pc, #400]	@ (8002338 <HAL_DMA_Abort_IT+0x1dc>)
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d958      	bls.n	800225e <HAL_DMA_Abort_IT+0x102>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a62      	ldr	r2, [pc, #392]	@ (800233c <HAL_DMA_Abort_IT+0x1e0>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d04f      	beq.n	8002256 <HAL_DMA_Abort_IT+0xfa>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a61      	ldr	r2, [pc, #388]	@ (8002340 <HAL_DMA_Abort_IT+0x1e4>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d048      	beq.n	8002252 <HAL_DMA_Abort_IT+0xf6>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a5f      	ldr	r2, [pc, #380]	@ (8002344 <HAL_DMA_Abort_IT+0x1e8>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d040      	beq.n	800224c <HAL_DMA_Abort_IT+0xf0>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a5e      	ldr	r2, [pc, #376]	@ (8002348 <HAL_DMA_Abort_IT+0x1ec>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d038      	beq.n	8002246 <HAL_DMA_Abort_IT+0xea>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a5c      	ldr	r2, [pc, #368]	@ (800234c <HAL_DMA_Abort_IT+0x1f0>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d030      	beq.n	8002240 <HAL_DMA_Abort_IT+0xe4>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a5b      	ldr	r2, [pc, #364]	@ (8002350 <HAL_DMA_Abort_IT+0x1f4>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d028      	beq.n	800223a <HAL_DMA_Abort_IT+0xde>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a52      	ldr	r2, [pc, #328]	@ (8002338 <HAL_DMA_Abort_IT+0x1dc>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d020      	beq.n	8002234 <HAL_DMA_Abort_IT+0xd8>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a57      	ldr	r2, [pc, #348]	@ (8002354 <HAL_DMA_Abort_IT+0x1f8>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d019      	beq.n	8002230 <HAL_DMA_Abort_IT+0xd4>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a55      	ldr	r2, [pc, #340]	@ (8002358 <HAL_DMA_Abort_IT+0x1fc>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d012      	beq.n	800222c <HAL_DMA_Abort_IT+0xd0>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a54      	ldr	r2, [pc, #336]	@ (800235c <HAL_DMA_Abort_IT+0x200>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d00a      	beq.n	8002226 <HAL_DMA_Abort_IT+0xca>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a52      	ldr	r2, [pc, #328]	@ (8002360 <HAL_DMA_Abort_IT+0x204>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d102      	bne.n	8002220 <HAL_DMA_Abort_IT+0xc4>
 800221a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800221e:	e01b      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 8002220:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002224:	e018      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 8002226:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800222a:	e015      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 800222c:	2310      	movs	r3, #16
 800222e:	e013      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 8002230:	2301      	movs	r3, #1
 8002232:	e011      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 8002234:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002238:	e00e      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 800223a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800223e:	e00b      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 8002240:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002244:	e008      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 8002246:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800224a:	e005      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 800224c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002250:	e002      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 8002252:	2310      	movs	r3, #16
 8002254:	e000      	b.n	8002258 <HAL_DMA_Abort_IT+0xfc>
 8002256:	2301      	movs	r3, #1
 8002258:	4a42      	ldr	r2, [pc, #264]	@ (8002364 <HAL_DMA_Abort_IT+0x208>)
 800225a:	6053      	str	r3, [r2, #4]
 800225c:	e057      	b.n	800230e <HAL_DMA_Abort_IT+0x1b2>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a36      	ldr	r2, [pc, #216]	@ (800233c <HAL_DMA_Abort_IT+0x1e0>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d04f      	beq.n	8002308 <HAL_DMA_Abort_IT+0x1ac>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a34      	ldr	r2, [pc, #208]	@ (8002340 <HAL_DMA_Abort_IT+0x1e4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d048      	beq.n	8002304 <HAL_DMA_Abort_IT+0x1a8>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a33      	ldr	r2, [pc, #204]	@ (8002344 <HAL_DMA_Abort_IT+0x1e8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d040      	beq.n	80022fe <HAL_DMA_Abort_IT+0x1a2>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a31      	ldr	r2, [pc, #196]	@ (8002348 <HAL_DMA_Abort_IT+0x1ec>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d038      	beq.n	80022f8 <HAL_DMA_Abort_IT+0x19c>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a30      	ldr	r2, [pc, #192]	@ (800234c <HAL_DMA_Abort_IT+0x1f0>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d030      	beq.n	80022f2 <HAL_DMA_Abort_IT+0x196>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a2e      	ldr	r2, [pc, #184]	@ (8002350 <HAL_DMA_Abort_IT+0x1f4>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d028      	beq.n	80022ec <HAL_DMA_Abort_IT+0x190>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a26      	ldr	r2, [pc, #152]	@ (8002338 <HAL_DMA_Abort_IT+0x1dc>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d020      	beq.n	80022e6 <HAL_DMA_Abort_IT+0x18a>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002354 <HAL_DMA_Abort_IT+0x1f8>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d019      	beq.n	80022e2 <HAL_DMA_Abort_IT+0x186>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a29      	ldr	r2, [pc, #164]	@ (8002358 <HAL_DMA_Abort_IT+0x1fc>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d012      	beq.n	80022de <HAL_DMA_Abort_IT+0x182>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a27      	ldr	r2, [pc, #156]	@ (800235c <HAL_DMA_Abort_IT+0x200>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d00a      	beq.n	80022d8 <HAL_DMA_Abort_IT+0x17c>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a26      	ldr	r2, [pc, #152]	@ (8002360 <HAL_DMA_Abort_IT+0x204>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d102      	bne.n	80022d2 <HAL_DMA_Abort_IT+0x176>
 80022cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022d0:	e01b      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 80022d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022d6:	e018      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 80022d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022dc:	e015      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 80022de:	2310      	movs	r3, #16
 80022e0:	e013      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e011      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 80022e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022ea:	e00e      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 80022ec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80022f0:	e00b      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 80022f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022f6:	e008      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 80022f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022fc:	e005      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 80022fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002302:	e002      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 8002304:	2310      	movs	r3, #16
 8002306:	e000      	b.n	800230a <HAL_DMA_Abort_IT+0x1ae>
 8002308:	2301      	movs	r3, #1
 800230a:	4a17      	ldr	r2, [pc, #92]	@ (8002368 <HAL_DMA_Abort_IT+0x20c>)
 800230c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002322:	2b00      	cmp	r3, #0
 8002324:	d003      	beq.n	800232e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	4798      	blx	r3
    } 
  }
  return status;
 800232e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002330:	4618      	mov	r0, r3
 8002332:	3710      	adds	r7, #16
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40020080 	.word	0x40020080
 800233c:	40020008 	.word	0x40020008
 8002340:	4002001c 	.word	0x4002001c
 8002344:	40020030 	.word	0x40020030
 8002348:	40020044 	.word	0x40020044
 800234c:	40020058 	.word	0x40020058
 8002350:	4002006c 	.word	0x4002006c
 8002354:	40020408 	.word	0x40020408
 8002358:	4002041c 	.word	0x4002041c
 800235c:	40020430 	.word	0x40020430
 8002360:	40020444 	.word	0x40020444
 8002364:	40020400 	.word	0x40020400
 8002368:	40020000 	.word	0x40020000

0800236c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800236c:	b480      	push	{r7}
 800236e:	b08b      	sub	sp, #44	@ 0x2c
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002376:	2300      	movs	r3, #0
 8002378:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800237a:	2300      	movs	r3, #0
 800237c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800237e:	e179      	b.n	8002674 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002380:	2201      	movs	r2, #1
 8002382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	69fa      	ldr	r2, [r7, #28]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	429a      	cmp	r2, r3
 800239a:	f040 8168 	bne.w	800266e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	4a96      	ldr	r2, [pc, #600]	@ (80025fc <HAL_GPIO_Init+0x290>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d05e      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023a8:	4a94      	ldr	r2, [pc, #592]	@ (80025fc <HAL_GPIO_Init+0x290>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d875      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023ae:	4a94      	ldr	r2, [pc, #592]	@ (8002600 <HAL_GPIO_Init+0x294>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d058      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023b4:	4a92      	ldr	r2, [pc, #584]	@ (8002600 <HAL_GPIO_Init+0x294>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d86f      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023ba:	4a92      	ldr	r2, [pc, #584]	@ (8002604 <HAL_GPIO_Init+0x298>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d052      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023c0:	4a90      	ldr	r2, [pc, #576]	@ (8002604 <HAL_GPIO_Init+0x298>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d869      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023c6:	4a90      	ldr	r2, [pc, #576]	@ (8002608 <HAL_GPIO_Init+0x29c>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d04c      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023cc:	4a8e      	ldr	r2, [pc, #568]	@ (8002608 <HAL_GPIO_Init+0x29c>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d863      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023d2:	4a8e      	ldr	r2, [pc, #568]	@ (800260c <HAL_GPIO_Init+0x2a0>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d046      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023d8:	4a8c      	ldr	r2, [pc, #560]	@ (800260c <HAL_GPIO_Init+0x2a0>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d85d      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023de:	2b12      	cmp	r3, #18
 80023e0:	d82a      	bhi.n	8002438 <HAL_GPIO_Init+0xcc>
 80023e2:	2b12      	cmp	r3, #18
 80023e4:	d859      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023e6:	a201      	add	r2, pc, #4	@ (adr r2, 80023ec <HAL_GPIO_Init+0x80>)
 80023e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ec:	08002467 	.word	0x08002467
 80023f0:	08002441 	.word	0x08002441
 80023f4:	08002453 	.word	0x08002453
 80023f8:	08002495 	.word	0x08002495
 80023fc:	0800249b 	.word	0x0800249b
 8002400:	0800249b 	.word	0x0800249b
 8002404:	0800249b 	.word	0x0800249b
 8002408:	0800249b 	.word	0x0800249b
 800240c:	0800249b 	.word	0x0800249b
 8002410:	0800249b 	.word	0x0800249b
 8002414:	0800249b 	.word	0x0800249b
 8002418:	0800249b 	.word	0x0800249b
 800241c:	0800249b 	.word	0x0800249b
 8002420:	0800249b 	.word	0x0800249b
 8002424:	0800249b 	.word	0x0800249b
 8002428:	0800249b 	.word	0x0800249b
 800242c:	0800249b 	.word	0x0800249b
 8002430:	08002449 	.word	0x08002449
 8002434:	0800245d 	.word	0x0800245d
 8002438:	4a75      	ldr	r2, [pc, #468]	@ (8002610 <HAL_GPIO_Init+0x2a4>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d013      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800243e:	e02c      	b.n	800249a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	623b      	str	r3, [r7, #32]
          break;
 8002446:	e029      	b.n	800249c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	3304      	adds	r3, #4
 800244e:	623b      	str	r3, [r7, #32]
          break;
 8002450:	e024      	b.n	800249c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	3308      	adds	r3, #8
 8002458:	623b      	str	r3, [r7, #32]
          break;
 800245a:	e01f      	b.n	800249c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	330c      	adds	r3, #12
 8002462:	623b      	str	r3, [r7, #32]
          break;
 8002464:	e01a      	b.n	800249c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d102      	bne.n	8002474 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800246e:	2304      	movs	r3, #4
 8002470:	623b      	str	r3, [r7, #32]
          break;
 8002472:	e013      	b.n	800249c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d105      	bne.n	8002488 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800247c:	2308      	movs	r3, #8
 800247e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69fa      	ldr	r2, [r7, #28]
 8002484:	611a      	str	r2, [r3, #16]
          break;
 8002486:	e009      	b.n	800249c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002488:	2308      	movs	r3, #8
 800248a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	69fa      	ldr	r2, [r7, #28]
 8002490:	615a      	str	r2, [r3, #20]
          break;
 8002492:	e003      	b.n	800249c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002494:	2300      	movs	r3, #0
 8002496:	623b      	str	r3, [r7, #32]
          break;
 8002498:	e000      	b.n	800249c <HAL_GPIO_Init+0x130>
          break;
 800249a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	2bff      	cmp	r3, #255	@ 0xff
 80024a0:	d801      	bhi.n	80024a6 <HAL_GPIO_Init+0x13a>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	e001      	b.n	80024aa <HAL_GPIO_Init+0x13e>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3304      	adds	r3, #4
 80024aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	2bff      	cmp	r3, #255	@ 0xff
 80024b0:	d802      	bhi.n	80024b8 <HAL_GPIO_Init+0x14c>
 80024b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	e002      	b.n	80024be <HAL_GPIO_Init+0x152>
 80024b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ba:	3b08      	subs	r3, #8
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	210f      	movs	r1, #15
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	fa01 f303 	lsl.w	r3, r1, r3
 80024cc:	43db      	mvns	r3, r3
 80024ce:	401a      	ands	r2, r3
 80024d0:	6a39      	ldr	r1, [r7, #32]
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	fa01 f303 	lsl.w	r3, r1, r3
 80024d8:	431a      	orrs	r2, r3
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f000 80c1 	beq.w	800266e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80024ec:	4b49      	ldr	r3, [pc, #292]	@ (8002614 <HAL_GPIO_Init+0x2a8>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	4a48      	ldr	r2, [pc, #288]	@ (8002614 <HAL_GPIO_Init+0x2a8>)
 80024f2:	f043 0301 	orr.w	r3, r3, #1
 80024f6:	6193      	str	r3, [r2, #24]
 80024f8:	4b46      	ldr	r3, [pc, #280]	@ (8002614 <HAL_GPIO_Init+0x2a8>)
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	60bb      	str	r3, [r7, #8]
 8002502:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002504:	4a44      	ldr	r2, [pc, #272]	@ (8002618 <HAL_GPIO_Init+0x2ac>)
 8002506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002508:	089b      	lsrs	r3, r3, #2
 800250a:	3302      	adds	r3, #2
 800250c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002510:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002514:	f003 0303 	and.w	r3, r3, #3
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	220f      	movs	r2, #15
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	4013      	ands	r3, r2
 8002526:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a3c      	ldr	r2, [pc, #240]	@ (800261c <HAL_GPIO_Init+0x2b0>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d01f      	beq.n	8002570 <HAL_GPIO_Init+0x204>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a3b      	ldr	r2, [pc, #236]	@ (8002620 <HAL_GPIO_Init+0x2b4>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d019      	beq.n	800256c <HAL_GPIO_Init+0x200>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a3a      	ldr	r2, [pc, #232]	@ (8002624 <HAL_GPIO_Init+0x2b8>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d013      	beq.n	8002568 <HAL_GPIO_Init+0x1fc>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a39      	ldr	r2, [pc, #228]	@ (8002628 <HAL_GPIO_Init+0x2bc>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d00d      	beq.n	8002564 <HAL_GPIO_Init+0x1f8>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4a38      	ldr	r2, [pc, #224]	@ (800262c <HAL_GPIO_Init+0x2c0>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d007      	beq.n	8002560 <HAL_GPIO_Init+0x1f4>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a37      	ldr	r2, [pc, #220]	@ (8002630 <HAL_GPIO_Init+0x2c4>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d101      	bne.n	800255c <HAL_GPIO_Init+0x1f0>
 8002558:	2305      	movs	r3, #5
 800255a:	e00a      	b.n	8002572 <HAL_GPIO_Init+0x206>
 800255c:	2306      	movs	r3, #6
 800255e:	e008      	b.n	8002572 <HAL_GPIO_Init+0x206>
 8002560:	2304      	movs	r3, #4
 8002562:	e006      	b.n	8002572 <HAL_GPIO_Init+0x206>
 8002564:	2303      	movs	r3, #3
 8002566:	e004      	b.n	8002572 <HAL_GPIO_Init+0x206>
 8002568:	2302      	movs	r3, #2
 800256a:	e002      	b.n	8002572 <HAL_GPIO_Init+0x206>
 800256c:	2301      	movs	r3, #1
 800256e:	e000      	b.n	8002572 <HAL_GPIO_Init+0x206>
 8002570:	2300      	movs	r3, #0
 8002572:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002574:	f002 0203 	and.w	r2, r2, #3
 8002578:	0092      	lsls	r2, r2, #2
 800257a:	4093      	lsls	r3, r2
 800257c:	68fa      	ldr	r2, [r7, #12]
 800257e:	4313      	orrs	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002582:	4925      	ldr	r1, [pc, #148]	@ (8002618 <HAL_GPIO_Init+0x2ac>)
 8002584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002586:	089b      	lsrs	r3, r3, #2
 8002588:	3302      	adds	r3, #2
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d006      	beq.n	80025aa <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800259c:	4b25      	ldr	r3, [pc, #148]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 800259e:	689a      	ldr	r2, [r3, #8]
 80025a0:	4924      	ldr	r1, [pc, #144]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	608b      	str	r3, [r1, #8]
 80025a8:	e006      	b.n	80025b8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80025aa:	4b22      	ldr	r3, [pc, #136]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	43db      	mvns	r3, r3
 80025b2:	4920      	ldr	r1, [pc, #128]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d006      	beq.n	80025d2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80025c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 80025c6:	68da      	ldr	r2, [r3, #12]
 80025c8:	491a      	ldr	r1, [pc, #104]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	60cb      	str	r3, [r1, #12]
 80025d0:	e006      	b.n	80025e0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025d2:	4b18      	ldr	r3, [pc, #96]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 80025d4:	68da      	ldr	r2, [r3, #12]
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	43db      	mvns	r3, r3
 80025da:	4916      	ldr	r1, [pc, #88]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 80025dc:	4013      	ands	r3, r2
 80025de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d025      	beq.n	8002638 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025ec:	4b11      	ldr	r3, [pc, #68]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	4910      	ldr	r1, [pc, #64]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	604b      	str	r3, [r1, #4]
 80025f8:	e025      	b.n	8002646 <HAL_GPIO_Init+0x2da>
 80025fa:	bf00      	nop
 80025fc:	10320000 	.word	0x10320000
 8002600:	10310000 	.word	0x10310000
 8002604:	10220000 	.word	0x10220000
 8002608:	10210000 	.word	0x10210000
 800260c:	10120000 	.word	0x10120000
 8002610:	10110000 	.word	0x10110000
 8002614:	40021000 	.word	0x40021000
 8002618:	40010000 	.word	0x40010000
 800261c:	40010800 	.word	0x40010800
 8002620:	40010c00 	.word	0x40010c00
 8002624:	40011000 	.word	0x40011000
 8002628:	40011400 	.word	0x40011400
 800262c:	40011800 	.word	0x40011800
 8002630:	40011c00 	.word	0x40011c00
 8002634:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002638:	4b15      	ldr	r3, [pc, #84]	@ (8002690 <HAL_GPIO_Init+0x324>)
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	43db      	mvns	r3, r3
 8002640:	4913      	ldr	r1, [pc, #76]	@ (8002690 <HAL_GPIO_Init+0x324>)
 8002642:	4013      	ands	r3, r2
 8002644:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d006      	beq.n	8002660 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002652:	4b0f      	ldr	r3, [pc, #60]	@ (8002690 <HAL_GPIO_Init+0x324>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	490e      	ldr	r1, [pc, #56]	@ (8002690 <HAL_GPIO_Init+0x324>)
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	4313      	orrs	r3, r2
 800265c:	600b      	str	r3, [r1, #0]
 800265e:	e006      	b.n	800266e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002660:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <HAL_GPIO_Init+0x324>)
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	43db      	mvns	r3, r3
 8002668:	4909      	ldr	r1, [pc, #36]	@ (8002690 <HAL_GPIO_Init+0x324>)
 800266a:	4013      	ands	r3, r2
 800266c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800266e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002670:	3301      	adds	r3, #1
 8002672:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267a:	fa22 f303 	lsr.w	r3, r2, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	f47f ae7e 	bne.w	8002380 <HAL_GPIO_Init+0x14>
  }
}
 8002684:	bf00      	nop
 8002686:	bf00      	nop
 8002688:	372c      	adds	r7, #44	@ 0x2c
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	40010400 	.word	0x40010400

08002694 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	460b      	mov	r3, r1
 800269e:	807b      	strh	r3, [r7, #2]
 80026a0:	4613      	mov	r3, r2
 80026a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026a4:	787b      	ldrb	r3, [r7, #1]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d003      	beq.n	80026b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026aa:	887a      	ldrh	r2, [r7, #2]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80026b0:	e003      	b.n	80026ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026b2:	887b      	ldrh	r3, [r7, #2]
 80026b4:	041a      	lsls	r2, r3, #16
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	611a      	str	r2, [r3, #16]
}
 80026ba:	bf00      	nop
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr

080026c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e272      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f000 8087 	beq.w	80027f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026e4:	4b92      	ldr	r3, [pc, #584]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 030c 	and.w	r3, r3, #12
 80026ec:	2b04      	cmp	r3, #4
 80026ee:	d00c      	beq.n	800270a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026f0:	4b8f      	ldr	r3, [pc, #572]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 030c 	and.w	r3, r3, #12
 80026f8:	2b08      	cmp	r3, #8
 80026fa:	d112      	bne.n	8002722 <HAL_RCC_OscConfig+0x5e>
 80026fc:	4b8c      	ldr	r3, [pc, #560]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002708:	d10b      	bne.n	8002722 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800270a:	4b89      	ldr	r3, [pc, #548]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d06c      	beq.n	80027f0 <HAL_RCC_OscConfig+0x12c>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d168      	bne.n	80027f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e24c      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800272a:	d106      	bne.n	800273a <HAL_RCC_OscConfig+0x76>
 800272c:	4b80      	ldr	r3, [pc, #512]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a7f      	ldr	r2, [pc, #508]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002732:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002736:	6013      	str	r3, [r2, #0]
 8002738:	e02e      	b.n	8002798 <HAL_RCC_OscConfig+0xd4>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d10c      	bne.n	800275c <HAL_RCC_OscConfig+0x98>
 8002742:	4b7b      	ldr	r3, [pc, #492]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a7a      	ldr	r2, [pc, #488]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002748:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	4b78      	ldr	r3, [pc, #480]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a77      	ldr	r2, [pc, #476]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002754:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	e01d      	b.n	8002798 <HAL_RCC_OscConfig+0xd4>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002764:	d10c      	bne.n	8002780 <HAL_RCC_OscConfig+0xbc>
 8002766:	4b72      	ldr	r3, [pc, #456]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a71      	ldr	r2, [pc, #452]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 800276c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002770:	6013      	str	r3, [r2, #0]
 8002772:	4b6f      	ldr	r3, [pc, #444]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a6e      	ldr	r2, [pc, #440]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	e00b      	b.n	8002798 <HAL_RCC_OscConfig+0xd4>
 8002780:	4b6b      	ldr	r3, [pc, #428]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a6a      	ldr	r2, [pc, #424]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800278a:	6013      	str	r3, [r2, #0]
 800278c:	4b68      	ldr	r3, [pc, #416]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a67      	ldr	r2, [pc, #412]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002796:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d013      	beq.n	80027c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a0:	f7ff fb66 	bl	8001e70 <HAL_GetTick>
 80027a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027a6:	e008      	b.n	80027ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a8:	f7ff fb62 	bl	8001e70 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b64      	cmp	r3, #100	@ 0x64
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e200      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d0f0      	beq.n	80027a8 <HAL_RCC_OscConfig+0xe4>
 80027c6:	e014      	b.n	80027f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c8:	f7ff fb52 	bl	8001e70 <HAL_GetTick>
 80027cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027d0:	f7ff fb4e 	bl	8001e70 <HAL_GetTick>
 80027d4:	4602      	mov	r2, r0
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b64      	cmp	r3, #100	@ 0x64
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e1ec      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027e2:	4b53      	ldr	r3, [pc, #332]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f0      	bne.n	80027d0 <HAL_RCC_OscConfig+0x10c>
 80027ee:	e000      	b.n	80027f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d063      	beq.n	80028c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027fe:	4b4c      	ldr	r3, [pc, #304]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 030c 	and.w	r3, r3, #12
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00b      	beq.n	8002822 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800280a:	4b49      	ldr	r3, [pc, #292]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f003 030c 	and.w	r3, r3, #12
 8002812:	2b08      	cmp	r3, #8
 8002814:	d11c      	bne.n	8002850 <HAL_RCC_OscConfig+0x18c>
 8002816:	4b46      	ldr	r3, [pc, #280]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d116      	bne.n	8002850 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002822:	4b43      	ldr	r3, [pc, #268]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d005      	beq.n	800283a <HAL_RCC_OscConfig+0x176>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d001      	beq.n	800283a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e1c0      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283a:	4b3d      	ldr	r3, [pc, #244]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	00db      	lsls	r3, r3, #3
 8002848:	4939      	ldr	r1, [pc, #228]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 800284a:	4313      	orrs	r3, r2
 800284c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800284e:	e03a      	b.n	80028c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	691b      	ldr	r3, [r3, #16]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d020      	beq.n	800289a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002858:	4b36      	ldr	r3, [pc, #216]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800285a:	2201      	movs	r2, #1
 800285c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800285e:	f7ff fb07 	bl	8001e70 <HAL_GetTick>
 8002862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002864:	e008      	b.n	8002878 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002866:	f7ff fb03 	bl	8001e70 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	2b02      	cmp	r3, #2
 8002872:	d901      	bls.n	8002878 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e1a1      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002878:	4b2d      	ldr	r3, [pc, #180]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0f0      	beq.n	8002866 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002884:	4b2a      	ldr	r3, [pc, #168]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	695b      	ldr	r3, [r3, #20]
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	4927      	ldr	r1, [pc, #156]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 8002894:	4313      	orrs	r3, r2
 8002896:	600b      	str	r3, [r1, #0]
 8002898:	e015      	b.n	80028c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800289a:	4b26      	ldr	r3, [pc, #152]	@ (8002934 <HAL_RCC_OscConfig+0x270>)
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a0:	f7ff fae6 	bl	8001e70 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028a8:	f7ff fae2 	bl	8001e70 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e180      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f0      	bne.n	80028a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 0308 	and.w	r3, r3, #8
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d03a      	beq.n	8002948 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d019      	beq.n	800290e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028da:	4b17      	ldr	r3, [pc, #92]	@ (8002938 <HAL_RCC_OscConfig+0x274>)
 80028dc:	2201      	movs	r2, #1
 80028de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e0:	f7ff fac6 	bl	8001e70 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028e8:	f7ff fac2 	bl	8001e70 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e160      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002930 <HAL_RCC_OscConfig+0x26c>)
 80028fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0f0      	beq.n	80028e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002906:	2001      	movs	r0, #1
 8002908:	f000 face 	bl	8002ea8 <RCC_Delay>
 800290c:	e01c      	b.n	8002948 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800290e:	4b0a      	ldr	r3, [pc, #40]	@ (8002938 <HAL_RCC_OscConfig+0x274>)
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002914:	f7ff faac 	bl	8001e70 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800291a:	e00f      	b.n	800293c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800291c:	f7ff faa8 	bl	8001e70 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d908      	bls.n	800293c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e146      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
 800292e:	bf00      	nop
 8002930:	40021000 	.word	0x40021000
 8002934:	42420000 	.word	0x42420000
 8002938:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800293c:	4b92      	ldr	r3, [pc, #584]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 800293e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1e9      	bne.n	800291c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0304 	and.w	r3, r3, #4
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 80a6 	beq.w	8002aa2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002956:	2300      	movs	r3, #0
 8002958:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800295a:	4b8b      	ldr	r3, [pc, #556]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 800295c:	69db      	ldr	r3, [r3, #28]
 800295e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d10d      	bne.n	8002982 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002966:	4b88      	ldr	r3, [pc, #544]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002968:	69db      	ldr	r3, [r3, #28]
 800296a:	4a87      	ldr	r2, [pc, #540]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 800296c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002970:	61d3      	str	r3, [r2, #28]
 8002972:	4b85      	ldr	r3, [pc, #532]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800297a:	60bb      	str	r3, [r7, #8]
 800297c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800297e:	2301      	movs	r3, #1
 8002980:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002982:	4b82      	ldr	r3, [pc, #520]	@ (8002b8c <HAL_RCC_OscConfig+0x4c8>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800298a:	2b00      	cmp	r3, #0
 800298c:	d118      	bne.n	80029c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800298e:	4b7f      	ldr	r3, [pc, #508]	@ (8002b8c <HAL_RCC_OscConfig+0x4c8>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a7e      	ldr	r2, [pc, #504]	@ (8002b8c <HAL_RCC_OscConfig+0x4c8>)
 8002994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800299a:	f7ff fa69 	bl	8001e70 <HAL_GetTick>
 800299e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a0:	e008      	b.n	80029b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a2:	f7ff fa65 	bl	8001e70 <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	2b64      	cmp	r3, #100	@ 0x64
 80029ae:	d901      	bls.n	80029b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e103      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029b4:	4b75      	ldr	r3, [pc, #468]	@ (8002b8c <HAL_RCC_OscConfig+0x4c8>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d0f0      	beq.n	80029a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d106      	bne.n	80029d6 <HAL_RCC_OscConfig+0x312>
 80029c8:	4b6f      	ldr	r3, [pc, #444]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	4a6e      	ldr	r2, [pc, #440]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 80029ce:	f043 0301 	orr.w	r3, r3, #1
 80029d2:	6213      	str	r3, [r2, #32]
 80029d4:	e02d      	b.n	8002a32 <HAL_RCC_OscConfig+0x36e>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10c      	bne.n	80029f8 <HAL_RCC_OscConfig+0x334>
 80029de:	4b6a      	ldr	r3, [pc, #424]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 80029e0:	6a1b      	ldr	r3, [r3, #32]
 80029e2:	4a69      	ldr	r2, [pc, #420]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 80029e4:	f023 0301 	bic.w	r3, r3, #1
 80029e8:	6213      	str	r3, [r2, #32]
 80029ea:	4b67      	ldr	r3, [pc, #412]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	4a66      	ldr	r2, [pc, #408]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 80029f0:	f023 0304 	bic.w	r3, r3, #4
 80029f4:	6213      	str	r3, [r2, #32]
 80029f6:	e01c      	b.n	8002a32 <HAL_RCC_OscConfig+0x36e>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	2b05      	cmp	r3, #5
 80029fe:	d10c      	bne.n	8002a1a <HAL_RCC_OscConfig+0x356>
 8002a00:	4b61      	ldr	r3, [pc, #388]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	4a60      	ldr	r2, [pc, #384]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a06:	f043 0304 	orr.w	r3, r3, #4
 8002a0a:	6213      	str	r3, [r2, #32]
 8002a0c:	4b5e      	ldr	r3, [pc, #376]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	4a5d      	ldr	r2, [pc, #372]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a12:	f043 0301 	orr.w	r3, r3, #1
 8002a16:	6213      	str	r3, [r2, #32]
 8002a18:	e00b      	b.n	8002a32 <HAL_RCC_OscConfig+0x36e>
 8002a1a:	4b5b      	ldr	r3, [pc, #364]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	4a5a      	ldr	r2, [pc, #360]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a20:	f023 0301 	bic.w	r3, r3, #1
 8002a24:	6213      	str	r3, [r2, #32]
 8002a26:	4b58      	ldr	r3, [pc, #352]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	4a57      	ldr	r2, [pc, #348]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a2c:	f023 0304 	bic.w	r3, r3, #4
 8002a30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d015      	beq.n	8002a66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a3a:	f7ff fa19 	bl	8001e70 <HAL_GetTick>
 8002a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a40:	e00a      	b.n	8002a58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a42:	f7ff fa15 	bl	8001e70 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e0b1      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a58:	4b4b      	ldr	r3, [pc, #300]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d0ee      	beq.n	8002a42 <HAL_RCC_OscConfig+0x37e>
 8002a64:	e014      	b.n	8002a90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a66:	f7ff fa03 	bl	8001e70 <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a6c:	e00a      	b.n	8002a84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6e:	f7ff f9ff 	bl	8001e70 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e09b      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a84:	4b40      	ldr	r3, [pc, #256]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1ee      	bne.n	8002a6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a90:	7dfb      	ldrb	r3, [r7, #23]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d105      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a96:	4b3c      	ldr	r3, [pc, #240]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	4a3b      	ldr	r2, [pc, #236]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002aa0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f000 8087 	beq.w	8002bba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aac:	4b36      	ldr	r3, [pc, #216]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f003 030c 	and.w	r3, r3, #12
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d061      	beq.n	8002b7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	69db      	ldr	r3, [r3, #28]
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d146      	bne.n	8002b4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ac0:	4b33      	ldr	r3, [pc, #204]	@ (8002b90 <HAL_RCC_OscConfig+0x4cc>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac6:	f7ff f9d3 	bl	8001e70 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ace:	f7ff f9cf 	bl	8001e70 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e06d      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ae0:	4b29      	ldr	r3, [pc, #164]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1f0      	bne.n	8002ace <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002af4:	d108      	bne.n	8002b08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002af6:	4b24      	ldr	r3, [pc, #144]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	4921      	ldr	r1, [pc, #132]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b08:	4b1f      	ldr	r3, [pc, #124]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a19      	ldr	r1, [r3, #32]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	491b      	ldr	r1, [pc, #108]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b20:	4b1b      	ldr	r3, [pc, #108]	@ (8002b90 <HAL_RCC_OscConfig+0x4cc>)
 8002b22:	2201      	movs	r2, #1
 8002b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b26:	f7ff f9a3 	bl	8001e70 <HAL_GetTick>
 8002b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b2e:	f7ff f99f 	bl	8001e70 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e03d      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b40:	4b11      	ldr	r3, [pc, #68]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0f0      	beq.n	8002b2e <HAL_RCC_OscConfig+0x46a>
 8002b4c:	e035      	b.n	8002bba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b4e:	4b10      	ldr	r3, [pc, #64]	@ (8002b90 <HAL_RCC_OscConfig+0x4cc>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b54:	f7ff f98c 	bl	8001e70 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b5c:	f7ff f988 	bl	8001e70 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e026      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b6e:	4b06      	ldr	r3, [pc, #24]	@ (8002b88 <HAL_RCC_OscConfig+0x4c4>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f0      	bne.n	8002b5c <HAL_RCC_OscConfig+0x498>
 8002b7a:	e01e      	b.n	8002bba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d107      	bne.n	8002b94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e019      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	40007000 	.word	0x40007000
 8002b90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b94:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc4 <HAL_RCC_OscConfig+0x500>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d106      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d001      	beq.n	8002bba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e000      	b.n	8002bbc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3718      	adds	r7, #24
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40021000 	.word	0x40021000

08002bc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e0d0      	b.n	8002d7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bdc:	4b6a      	ldr	r3, [pc, #424]	@ (8002d88 <HAL_RCC_ClockConfig+0x1c0>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d910      	bls.n	8002c0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bea:	4b67      	ldr	r3, [pc, #412]	@ (8002d88 <HAL_RCC_ClockConfig+0x1c0>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f023 0207 	bic.w	r2, r3, #7
 8002bf2:	4965      	ldr	r1, [pc, #404]	@ (8002d88 <HAL_RCC_ClockConfig+0x1c0>)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	4b63      	ldr	r3, [pc, #396]	@ (8002d88 <HAL_RCC_ClockConfig+0x1c0>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d001      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e0b8      	b.n	8002d7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d020      	beq.n	8002c5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d005      	beq.n	8002c30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c24:	4b59      	ldr	r3, [pc, #356]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	4a58      	ldr	r2, [pc, #352]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002c2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0308 	and.w	r3, r3, #8
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d005      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c3c:	4b53      	ldr	r3, [pc, #332]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	4a52      	ldr	r2, [pc, #328]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c42:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002c46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c48:	4b50      	ldr	r3, [pc, #320]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	494d      	ldr	r1, [pc, #308]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d040      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d107      	bne.n	8002c7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c6e:	4b47      	ldr	r3, [pc, #284]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d115      	bne.n	8002ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e07f      	b.n	8002d7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d107      	bne.n	8002c96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c86:	4b41      	ldr	r3, [pc, #260]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d109      	bne.n	8002ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e073      	b.n	8002d7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c96:	4b3d      	ldr	r3, [pc, #244]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e06b      	b.n	8002d7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ca6:	4b39      	ldr	r3, [pc, #228]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f023 0203 	bic.w	r2, r3, #3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	4936      	ldr	r1, [pc, #216]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cb8:	f7ff f8da 	bl	8001e70 <HAL_GetTick>
 8002cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cbe:	e00a      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc0:	f7ff f8d6 	bl	8001e70 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e053      	b.n	8002d7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd6:	4b2d      	ldr	r3, [pc, #180]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f003 020c 	and.w	r2, r3, #12
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d1eb      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ce8:	4b27      	ldr	r3, [pc, #156]	@ (8002d88 <HAL_RCC_ClockConfig+0x1c0>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0307 	and.w	r3, r3, #7
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d210      	bcs.n	8002d18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cf6:	4b24      	ldr	r3, [pc, #144]	@ (8002d88 <HAL_RCC_ClockConfig+0x1c0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f023 0207 	bic.w	r2, r3, #7
 8002cfe:	4922      	ldr	r1, [pc, #136]	@ (8002d88 <HAL_RCC_ClockConfig+0x1c0>)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d06:	4b20      	ldr	r3, [pc, #128]	@ (8002d88 <HAL_RCC_ClockConfig+0x1c0>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d001      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e032      	b.n	8002d7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d008      	beq.n	8002d36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d24:	4b19      	ldr	r3, [pc, #100]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	4916      	ldr	r1, [pc, #88]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0308 	and.w	r3, r3, #8
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d009      	beq.n	8002d56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d42:	4b12      	ldr	r3, [pc, #72]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	490e      	ldr	r1, [pc, #56]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d56:	f000 f821 	bl	8002d9c <HAL_RCC_GetSysClockFreq>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d8c <HAL_RCC_ClockConfig+0x1c4>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	091b      	lsrs	r3, r3, #4
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	490a      	ldr	r1, [pc, #40]	@ (8002d90 <HAL_RCC_ClockConfig+0x1c8>)
 8002d68:	5ccb      	ldrb	r3, [r1, r3]
 8002d6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d6e:	4a09      	ldr	r2, [pc, #36]	@ (8002d94 <HAL_RCC_ClockConfig+0x1cc>)
 8002d70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d72:	4b09      	ldr	r3, [pc, #36]	@ (8002d98 <HAL_RCC_ClockConfig+0x1d0>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff f838 	bl	8001dec <HAL_InitTick>

  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40022000 	.word	0x40022000
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	0800a6b4 	.word	0x0800a6b4
 8002d94:	20000000 	.word	0x20000000
 8002d98:	20000004 	.word	0x20000004

08002d9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	60fb      	str	r3, [r7, #12]
 8002da6:	2300      	movs	r3, #0
 8002da8:	60bb      	str	r3, [r7, #8]
 8002daa:	2300      	movs	r3, #0
 8002dac:	617b      	str	r3, [r7, #20]
 8002dae:	2300      	movs	r3, #0
 8002db0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002db2:	2300      	movs	r3, #0
 8002db4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002db6:	4b1e      	ldr	r3, [pc, #120]	@ (8002e30 <HAL_RCC_GetSysClockFreq+0x94>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f003 030c 	and.w	r3, r3, #12
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	d002      	beq.n	8002dcc <HAL_RCC_GetSysClockFreq+0x30>
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d003      	beq.n	8002dd2 <HAL_RCC_GetSysClockFreq+0x36>
 8002dca:	e027      	b.n	8002e1c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002dcc:	4b19      	ldr	r3, [pc, #100]	@ (8002e34 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dce:	613b      	str	r3, [r7, #16]
      break;
 8002dd0:	e027      	b.n	8002e22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	0c9b      	lsrs	r3, r3, #18
 8002dd6:	f003 030f 	and.w	r3, r3, #15
 8002dda:	4a17      	ldr	r2, [pc, #92]	@ (8002e38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ddc:	5cd3      	ldrb	r3, [r2, r3]
 8002dde:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d010      	beq.n	8002e0c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002dea:	4b11      	ldr	r3, [pc, #68]	@ (8002e30 <HAL_RCC_GetSysClockFreq+0x94>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	0c5b      	lsrs	r3, r3, #17
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	4a11      	ldr	r2, [pc, #68]	@ (8002e3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002df6:	5cd3      	ldrb	r3, [r2, r3]
 8002df8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002e34 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dfe:	fb03 f202 	mul.w	r2, r3, r2
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e08:	617b      	str	r3, [r7, #20]
 8002e0a:	e004      	b.n	8002e16 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a0c      	ldr	r2, [pc, #48]	@ (8002e40 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e10:	fb02 f303 	mul.w	r3, r2, r3
 8002e14:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	613b      	str	r3, [r7, #16]
      break;
 8002e1a:	e002      	b.n	8002e22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e1c:	4b05      	ldr	r3, [pc, #20]	@ (8002e34 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e1e:	613b      	str	r3, [r7, #16]
      break;
 8002e20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e22:	693b      	ldr	r3, [r7, #16]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	371c      	adds	r7, #28
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bc80      	pop	{r7}
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	40021000 	.word	0x40021000
 8002e34:	007a1200 	.word	0x007a1200
 8002e38:	0800a6cc 	.word	0x0800a6cc
 8002e3c:	0800a6dc 	.word	0x0800a6dc
 8002e40:	003d0900 	.word	0x003d0900

08002e44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e48:	4b02      	ldr	r3, [pc, #8]	@ (8002e54 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	20000000 	.word	0x20000000

08002e58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e5c:	f7ff fff2 	bl	8002e44 <HAL_RCC_GetHCLKFreq>
 8002e60:	4602      	mov	r2, r0
 8002e62:	4b05      	ldr	r3, [pc, #20]	@ (8002e78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	0a1b      	lsrs	r3, r3, #8
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	4903      	ldr	r1, [pc, #12]	@ (8002e7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e6e:	5ccb      	ldrb	r3, [r1, r3]
 8002e70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	0800a6c4 	.word	0x0800a6c4

08002e80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e84:	f7ff ffde 	bl	8002e44 <HAL_RCC_GetHCLKFreq>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	4b05      	ldr	r3, [pc, #20]	@ (8002ea0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	0adb      	lsrs	r3, r3, #11
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	4903      	ldr	r1, [pc, #12]	@ (8002ea4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e96:	5ccb      	ldrb	r3, [r1, r3]
 8002e98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	0800a6c4 	.word	0x0800a6c4

08002ea8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8002edc <RCC_Delay+0x34>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ee0 <RCC_Delay+0x38>)
 8002eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eba:	0a5b      	lsrs	r3, r3, #9
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	fb02 f303 	mul.w	r3, r2, r3
 8002ec2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ec4:	bf00      	nop
  }
  while (Delay --);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	1e5a      	subs	r2, r3, #1
 8002eca:	60fa      	str	r2, [r7, #12]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1f9      	bne.n	8002ec4 <RCC_Delay+0x1c>
}
 8002ed0:	bf00      	nop
 8002ed2:	bf00      	nop
 8002ed4:	3714      	adds	r7, #20
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bc80      	pop	{r7}
 8002eda:	4770      	bx	lr
 8002edc:	20000000 	.word	0x20000000
 8002ee0:	10624dd3 	.word	0x10624dd3

08002ee4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e042      	b.n	8002f7c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d106      	bne.n	8002f10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7fe fe6a 	bl	8001be4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2224      	movs	r2, #36	@ 0x24
 8002f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68da      	ldr	r2, [r3, #12]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 fdc5 	bl	8003ab8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	691a      	ldr	r2, [r3, #16]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	695a      	ldr	r2, [r3, #20]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2220      	movs	r2, #32
 8002f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2220      	movs	r2, #32
 8002f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f7a:	2300      	movs	r3, #0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b08a      	sub	sp, #40	@ 0x28
 8002f88:	af02      	add	r7, sp, #8
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	603b      	str	r3, [r7, #0]
 8002f90:	4613      	mov	r3, r2
 8002f92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	2b20      	cmp	r3, #32
 8002fa2:	d16d      	bne.n	8003080 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d002      	beq.n	8002fb0 <HAL_UART_Transmit+0x2c>
 8002faa:	88fb      	ldrh	r3, [r7, #6]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d101      	bne.n	8002fb4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e066      	b.n	8003082 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2221      	movs	r2, #33	@ 0x21
 8002fbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fc2:	f7fe ff55 	bl	8001e70 <HAL_GetTick>
 8002fc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	88fa      	ldrh	r2, [r7, #6]
 8002fcc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	88fa      	ldrh	r2, [r7, #6]
 8002fd2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fdc:	d108      	bne.n	8002ff0 <HAL_UART_Transmit+0x6c>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d104      	bne.n	8002ff0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	61bb      	str	r3, [r7, #24]
 8002fee:	e003      	b.n	8002ff8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ff8:	e02a      	b.n	8003050 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	2200      	movs	r2, #0
 8003002:	2180      	movs	r1, #128	@ 0x80
 8003004:	68f8      	ldr	r0, [r7, #12]
 8003006:	f000 fb14 	bl	8003632 <UART_WaitOnFlagUntilTimeout>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e036      	b.n	8003082 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d10b      	bne.n	8003032 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	881b      	ldrh	r3, [r3, #0]
 800301e:	461a      	mov	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003028:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	3302      	adds	r3, #2
 800302e:	61bb      	str	r3, [r7, #24]
 8003030:	e007      	b.n	8003042 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	781a      	ldrb	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	3301      	adds	r3, #1
 8003040:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003046:	b29b      	uxth	r3, r3
 8003048:	3b01      	subs	r3, #1
 800304a:	b29a      	uxth	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003054:	b29b      	uxth	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1cf      	bne.n	8002ffa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	2200      	movs	r2, #0
 8003062:	2140      	movs	r1, #64	@ 0x40
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f000 fae4 	bl	8003632 <UART_WaitOnFlagUntilTimeout>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e006      	b.n	8003082 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2220      	movs	r2, #32
 8003078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800307c:	2300      	movs	r3, #0
 800307e:	e000      	b.n	8003082 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003080:	2302      	movs	r3, #2
  }
}
 8003082:	4618      	mov	r0, r3
 8003084:	3720      	adds	r7, #32
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b084      	sub	sp, #16
 800308e:	af00      	add	r7, sp, #0
 8003090:	60f8      	str	r0, [r7, #12]
 8003092:	60b9      	str	r1, [r7, #8]
 8003094:	4613      	mov	r3, r2
 8003096:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	2b20      	cmp	r3, #32
 80030a2:	d112      	bne.n	80030ca <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d002      	beq.n	80030b0 <HAL_UART_Receive_IT+0x26>
 80030aa:	88fb      	ldrh	r3, [r7, #6]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e00b      	b.n	80030cc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	461a      	mov	r2, r3
 80030be:	68b9      	ldr	r1, [r7, #8]
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f000 fb24 	bl	800370e <UART_Start_Receive_IT>
 80030c6:	4603      	mov	r3, r0
 80030c8:	e000      	b.n	80030cc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80030ca:	2302      	movs	r3, #2
  }
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b0ba      	sub	sp, #232	@ 0xe8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80030fa:	2300      	movs	r3, #0
 80030fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003100:	2300      	movs	r3, #0
 8003102:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800310a:	f003 030f 	and.w	r3, r3, #15
 800310e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10f      	bne.n	800313a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800311a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800311e:	f003 0320 	and.w	r3, r3, #32
 8003122:	2b00      	cmp	r3, #0
 8003124:	d009      	beq.n	800313a <HAL_UART_IRQHandler+0x66>
 8003126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800312a:	f003 0320 	and.w	r3, r3, #32
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 fc01 	bl	800393a <UART_Receive_IT>
      return;
 8003138:	e25b      	b.n	80035f2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800313a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800313e:	2b00      	cmp	r3, #0
 8003140:	f000 80de 	beq.w	8003300 <HAL_UART_IRQHandler+0x22c>
 8003144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b00      	cmp	r3, #0
 800314e:	d106      	bne.n	800315e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003154:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 80d1 	beq.w	8003300 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800315e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00b      	beq.n	8003182 <HAL_UART_IRQHandler+0xae>
 800316a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800316e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003172:	2b00      	cmp	r3, #0
 8003174:	d005      	beq.n	8003182 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800317a:	f043 0201 	orr.w	r2, r3, #1
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00b      	beq.n	80031a6 <HAL_UART_IRQHandler+0xd2>
 800318e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d005      	beq.n	80031a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319e:	f043 0202 	orr.w	r2, r3, #2
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00b      	beq.n	80031ca <HAL_UART_IRQHandler+0xf6>
 80031b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d005      	beq.n	80031ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031c2:	f043 0204 	orr.w	r2, r3, #4
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80031ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031ce:	f003 0308 	and.w	r3, r3, #8
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d011      	beq.n	80031fa <HAL_UART_IRQHandler+0x126>
 80031d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031da:	f003 0320 	and.w	r3, r3, #32
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d105      	bne.n	80031ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80031e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d005      	beq.n	80031fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f2:	f043 0208 	orr.w	r2, r3, #8
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f000 81f2 	beq.w	80035e8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b00      	cmp	r3, #0
 800320e:	d008      	beq.n	8003222 <HAL_UART_IRQHandler+0x14e>
 8003210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003214:	f003 0320 	and.w	r3, r3, #32
 8003218:	2b00      	cmp	r3, #0
 800321a:	d002      	beq.n	8003222 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800321c:	6878      	ldr	r0, [r7, #4]
 800321e:	f000 fb8c 	bl	800393a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	695b      	ldr	r3, [r3, #20]
 8003228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800322c:	2b00      	cmp	r3, #0
 800322e:	bf14      	ite	ne
 8003230:	2301      	movne	r3, #1
 8003232:	2300      	moveq	r3, #0
 8003234:	b2db      	uxtb	r3, r3
 8003236:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800323e:	f003 0308 	and.w	r3, r3, #8
 8003242:	2b00      	cmp	r3, #0
 8003244:	d103      	bne.n	800324e <HAL_UART_IRQHandler+0x17a>
 8003246:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800324a:	2b00      	cmp	r3, #0
 800324c:	d04f      	beq.n	80032ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 fa96 	bl	8003780 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800325e:	2b00      	cmp	r3, #0
 8003260:	d041      	beq.n	80032e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	3314      	adds	r3, #20
 8003268:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800326c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003270:	e853 3f00 	ldrex	r3, [r3]
 8003274:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003278:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800327c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003280:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	3314      	adds	r3, #20
 800328a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800328e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003292:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003296:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800329a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800329e:	e841 2300 	strex	r3, r2, [r1]
 80032a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80032a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1d9      	bne.n	8003262 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d013      	beq.n	80032de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ba:	4a7e      	ldr	r2, [pc, #504]	@ (80034b4 <HAL_UART_IRQHandler+0x3e0>)
 80032bc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7fe ff4a 	bl	800215c <HAL_DMA_Abort_IT>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d016      	beq.n	80032fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032d8:	4610      	mov	r0, r2
 80032da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032dc:	e00e      	b.n	80032fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f993 	bl	800360a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e4:	e00a      	b.n	80032fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f000 f98f 	bl	800360a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032ec:	e006      	b.n	80032fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f000 f98b 	bl	800360a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80032fa:	e175      	b.n	80035e8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032fc:	bf00      	nop
    return;
 80032fe:	e173      	b.n	80035e8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003304:	2b01      	cmp	r3, #1
 8003306:	f040 814f 	bne.w	80035a8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800330a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800330e:	f003 0310 	and.w	r3, r3, #16
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 8148 	beq.w	80035a8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800331c:	f003 0310 	and.w	r3, r3, #16
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 8141 	beq.w	80035a8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003326:	2300      	movs	r3, #0
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	60bb      	str	r3, [r7, #8]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	60bb      	str	r3, [r7, #8]
 800333a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003346:	2b00      	cmp	r3, #0
 8003348:	f000 80b6 	beq.w	80034b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003358:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 8145 	beq.w	80035ec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003366:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800336a:	429a      	cmp	r2, r3
 800336c:	f080 813e 	bcs.w	80035ec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003376:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	2b20      	cmp	r3, #32
 8003380:	f000 8088 	beq.w	8003494 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	330c      	adds	r3, #12
 800338a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003392:	e853 3f00 	ldrex	r3, [r3]
 8003396:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800339a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800339e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	330c      	adds	r3, #12
 80033ac:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80033b0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80033b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80033bc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80033c0:	e841 2300 	strex	r3, r2, [r1]
 80033c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80033c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1d9      	bne.n	8003384 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	3314      	adds	r3, #20
 80033d6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033da:	e853 3f00 	ldrex	r3, [r3]
 80033de:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80033e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033e2:	f023 0301 	bic.w	r3, r3, #1
 80033e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	3314      	adds	r3, #20
 80033f0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033f4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80033f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033fa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80033fc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003400:	e841 2300 	strex	r3, r2, [r1]
 8003404:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003406:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003408:	2b00      	cmp	r3, #0
 800340a:	d1e1      	bne.n	80033d0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	3314      	adds	r3, #20
 8003412:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003414:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003416:	e853 3f00 	ldrex	r3, [r3]
 800341a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800341c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800341e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003422:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	3314      	adds	r3, #20
 800342c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003430:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003432:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003434:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003436:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003438:	e841 2300 	strex	r3, r2, [r1]
 800343c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800343e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003440:	2b00      	cmp	r3, #0
 8003442:	d1e3      	bne.n	800340c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2220      	movs	r2, #32
 8003448:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	330c      	adds	r3, #12
 8003458:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800345a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800345c:	e853 3f00 	ldrex	r3, [r3]
 8003460:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003462:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003464:	f023 0310 	bic.w	r3, r3, #16
 8003468:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	330c      	adds	r3, #12
 8003472:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003476:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003478:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800347a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800347c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800347e:	e841 2300 	strex	r3, r2, [r1]
 8003482:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003484:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1e3      	bne.n	8003452 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800348e:	4618      	mov	r0, r3
 8003490:	f7fe fe29 	bl	80020e6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2202      	movs	r2, #2
 8003498:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	4619      	mov	r1, r3
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f8b6 	bl	800361c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80034b0:	e09c      	b.n	80035ec <HAL_UART_IRQHandler+0x518>
 80034b2:	bf00      	nop
 80034b4:	08003845 	.word	0x08003845
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f000 808e 	beq.w	80035f0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80034d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f000 8089 	beq.w	80035f0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	330c      	adds	r3, #12
 80034e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034e8:	e853 3f00 	ldrex	r3, [r3]
 80034ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80034ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80034f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	330c      	adds	r3, #12
 80034fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003502:	647a      	str	r2, [r7, #68]	@ 0x44
 8003504:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003506:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003508:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800350a:	e841 2300 	strex	r3, r2, [r1]
 800350e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1e3      	bne.n	80034de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	3314      	adds	r3, #20
 800351c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800351e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003520:	e853 3f00 	ldrex	r3, [r3]
 8003524:	623b      	str	r3, [r7, #32]
   return(result);
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	f023 0301 	bic.w	r3, r3, #1
 800352c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	3314      	adds	r3, #20
 8003536:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800353a:	633a      	str	r2, [r7, #48]	@ 0x30
 800353c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800353e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003540:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003542:	e841 2300 	strex	r3, r2, [r1]
 8003546:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1e3      	bne.n	8003516 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2220      	movs	r2, #32
 8003552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	330c      	adds	r3, #12
 8003562:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	e853 3f00 	ldrex	r3, [r3]
 800356a:	60fb      	str	r3, [r7, #12]
   return(result);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f023 0310 	bic.w	r3, r3, #16
 8003572:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	330c      	adds	r3, #12
 800357c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003580:	61fa      	str	r2, [r7, #28]
 8003582:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003584:	69b9      	ldr	r1, [r7, #24]
 8003586:	69fa      	ldr	r2, [r7, #28]
 8003588:	e841 2300 	strex	r3, r2, [r1]
 800358c:	617b      	str	r3, [r7, #20]
   return(result);
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1e3      	bne.n	800355c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2202      	movs	r2, #2
 8003598:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800359a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800359e:	4619      	mov	r1, r3
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 f83b 	bl	800361c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80035a6:	e023      	b.n	80035f0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d009      	beq.n	80035c8 <HAL_UART_IRQHandler+0x4f4>
 80035b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 f953 	bl	800386c <UART_Transmit_IT>
    return;
 80035c6:	e014      	b.n	80035f2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00e      	beq.n	80035f2 <HAL_UART_IRQHandler+0x51e>
 80035d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d008      	beq.n	80035f2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 f992 	bl	800390a <UART_EndTransmit_IT>
    return;
 80035e6:	e004      	b.n	80035f2 <HAL_UART_IRQHandler+0x51e>
    return;
 80035e8:	bf00      	nop
 80035ea:	e002      	b.n	80035f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80035ec:	bf00      	nop
 80035ee:	e000      	b.n	80035f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80035f0:	bf00      	nop
  }
}
 80035f2:	37e8      	adds	r7, #232	@ 0xe8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	bc80      	pop	{r7}
 8003608:	4770      	bx	lr

0800360a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800360a:	b480      	push	{r7}
 800360c:	b083      	sub	sp, #12
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	bc80      	pop	{r7}
 800361a:	4770      	bx	lr

0800361c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	460b      	mov	r3, r1
 8003626:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr

08003632 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b090      	sub	sp, #64	@ 0x40
 8003636:	af00      	add	r7, sp, #0
 8003638:	60f8      	str	r0, [r7, #12]
 800363a:	60b9      	str	r1, [r7, #8]
 800363c:	603b      	str	r3, [r7, #0]
 800363e:	4613      	mov	r3, r2
 8003640:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003642:	e050      	b.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003644:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800364a:	d04c      	beq.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800364c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800364e:	2b00      	cmp	r3, #0
 8003650:	d007      	beq.n	8003662 <UART_WaitOnFlagUntilTimeout+0x30>
 8003652:	f7fe fc0d 	bl	8001e70 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800365e:	429a      	cmp	r2, r3
 8003660:	d241      	bcs.n	80036e6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	330c      	adds	r3, #12
 8003668:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800366a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800366c:	e853 3f00 	ldrex	r3, [r3]
 8003670:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003678:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	330c      	adds	r3, #12
 8003680:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003682:	637a      	str	r2, [r7, #52]	@ 0x34
 8003684:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003686:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003688:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800368a:	e841 2300 	strex	r3, r2, [r1]
 800368e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1e5      	bne.n	8003662 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	3314      	adds	r3, #20
 800369c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	e853 3f00 	ldrex	r3, [r3]
 80036a4:	613b      	str	r3, [r7, #16]
   return(result);
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	f023 0301 	bic.w	r3, r3, #1
 80036ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	3314      	adds	r3, #20
 80036b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80036b6:	623a      	str	r2, [r7, #32]
 80036b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ba:	69f9      	ldr	r1, [r7, #28]
 80036bc:	6a3a      	ldr	r2, [r7, #32]
 80036be:	e841 2300 	strex	r3, r2, [r1]
 80036c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1e5      	bne.n	8003696 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2220      	movs	r2, #32
 80036ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2220      	movs	r2, #32
 80036d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e00f      	b.n	8003706 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	4013      	ands	r3, r2
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	bf0c      	ite	eq
 80036f6:	2301      	moveq	r3, #1
 80036f8:	2300      	movne	r3, #0
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	461a      	mov	r2, r3
 80036fe:	79fb      	ldrb	r3, [r7, #7]
 8003700:	429a      	cmp	r2, r3
 8003702:	d09f      	beq.n	8003644 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3740      	adds	r7, #64	@ 0x40
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800370e:	b480      	push	{r7}
 8003710:	b085      	sub	sp, #20
 8003712:	af00      	add	r7, sp, #0
 8003714:	60f8      	str	r0, [r7, #12]
 8003716:	60b9      	str	r1, [r7, #8]
 8003718:	4613      	mov	r3, r2
 800371a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	88fa      	ldrh	r2, [r7, #6]
 8003726:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	88fa      	ldrh	r2, [r7, #6]
 800372c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2222      	movs	r2, #34	@ 0x22
 8003738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d007      	beq.n	8003754 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68da      	ldr	r2, [r3, #12]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003752:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695a      	ldr	r2, [r3, #20]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f042 0201 	orr.w	r2, r2, #1
 8003762:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68da      	ldr	r2, [r3, #12]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f042 0220 	orr.w	r2, r2, #32
 8003772:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3714      	adds	r7, #20
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr

08003780 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003780:	b480      	push	{r7}
 8003782:	b095      	sub	sp, #84	@ 0x54
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	330c      	adds	r3, #12
 800378e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003792:	e853 3f00 	ldrex	r3, [r3]
 8003796:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800379e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	330c      	adds	r3, #12
 80037a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80037aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80037ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037b0:	e841 2300 	strex	r3, r2, [r1]
 80037b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80037b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1e5      	bne.n	8003788 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	3314      	adds	r3, #20
 80037c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c4:	6a3b      	ldr	r3, [r7, #32]
 80037c6:	e853 3f00 	ldrex	r3, [r3]
 80037ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f023 0301 	bic.w	r3, r3, #1
 80037d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	3314      	adds	r3, #20
 80037da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037e4:	e841 2300 	strex	r3, r2, [r1]
 80037e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1e5      	bne.n	80037bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d119      	bne.n	800382c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	330c      	adds	r3, #12
 80037fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	e853 3f00 	ldrex	r3, [r3]
 8003806:	60bb      	str	r3, [r7, #8]
   return(result);
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	f023 0310 	bic.w	r3, r3, #16
 800380e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	330c      	adds	r3, #12
 8003816:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003818:	61ba      	str	r2, [r7, #24]
 800381a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381c:	6979      	ldr	r1, [r7, #20]
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	e841 2300 	strex	r3, r2, [r1]
 8003824:	613b      	str	r3, [r7, #16]
   return(result);
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1e5      	bne.n	80037f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2220      	movs	r2, #32
 8003830:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800383a:	bf00      	nop
 800383c:	3754      	adds	r7, #84	@ 0x54
 800383e:	46bd      	mov	sp, r7
 8003840:	bc80      	pop	{r7}
 8003842:	4770      	bx	lr

08003844 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f7ff fed3 	bl	800360a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003864:	bf00      	nop
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800387a:	b2db      	uxtb	r3, r3
 800387c:	2b21      	cmp	r3, #33	@ 0x21
 800387e:	d13e      	bne.n	80038fe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003888:	d114      	bne.n	80038b4 <UART_Transmit_IT+0x48>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d110      	bne.n	80038b4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a1b      	ldr	r3, [r3, #32]
 8003896:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	881b      	ldrh	r3, [r3, #0]
 800389c:	461a      	mov	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038a6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	1c9a      	adds	r2, r3, #2
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	621a      	str	r2, [r3, #32]
 80038b2:	e008      	b.n	80038c6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	1c59      	adds	r1, r3, #1
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	6211      	str	r1, [r2, #32]
 80038be:	781a      	ldrb	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	4619      	mov	r1, r3
 80038d4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10f      	bne.n	80038fa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68da      	ldr	r2, [r3, #12]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038e8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68da      	ldr	r2, [r3, #12]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038f8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038fa:	2300      	movs	r3, #0
 80038fc:	e000      	b.n	8003900 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038fe:	2302      	movs	r3, #2
  }
}
 8003900:	4618      	mov	r0, r3
 8003902:	3714      	adds	r7, #20
 8003904:	46bd      	mov	sp, r7
 8003906:	bc80      	pop	{r7}
 8003908:	4770      	bx	lr

0800390a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b082      	sub	sp, #8
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68da      	ldr	r2, [r3, #12]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003920:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2220      	movs	r2, #32
 8003926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f7ff fe64 	bl	80035f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800393a:	b580      	push	{r7, lr}
 800393c:	b08c      	sub	sp, #48	@ 0x30
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b22      	cmp	r3, #34	@ 0x22
 800394c:	f040 80ae 	bne.w	8003aac <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003958:	d117      	bne.n	800398a <UART_Receive_IT+0x50>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d113      	bne.n	800398a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003962:	2300      	movs	r3, #0
 8003964:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800396a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	b29b      	uxth	r3, r3
 8003974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003978:	b29a      	uxth	r2, r3
 800397a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800397c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003982:	1c9a      	adds	r2, r3, #2
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	629a      	str	r2, [r3, #40]	@ 0x28
 8003988:	e026      	b.n	80039d8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800398e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003990:	2300      	movs	r3, #0
 8003992:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800399c:	d007      	beq.n	80039ae <UART_Receive_IT+0x74>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10a      	bne.n	80039bc <UART_Receive_IT+0x82>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d106      	bne.n	80039bc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	b2da      	uxtb	r2, r3
 80039b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b8:	701a      	strb	r2, [r3, #0]
 80039ba:	e008      	b.n	80039ce <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039c8:	b2da      	uxtb	r2, r3
 80039ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039cc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d2:	1c5a      	adds	r2, r3, #1
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039dc:	b29b      	uxth	r3, r3
 80039de:	3b01      	subs	r3, #1
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	4619      	mov	r1, r3
 80039e6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d15d      	bne.n	8003aa8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68da      	ldr	r2, [r3, #12]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 0220 	bic.w	r2, r2, #32
 80039fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	68da      	ldr	r2, [r3, #12]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695a      	ldr	r2, [r3, #20]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 0201 	bic.w	r2, r2, #1
 8003a1a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d135      	bne.n	8003a9e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	330c      	adds	r3, #12
 8003a3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	e853 3f00 	ldrex	r3, [r3]
 8003a46:	613b      	str	r3, [r7, #16]
   return(result);
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	f023 0310 	bic.w	r3, r3, #16
 8003a4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	330c      	adds	r3, #12
 8003a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a58:	623a      	str	r2, [r7, #32]
 8003a5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a5c:	69f9      	ldr	r1, [r7, #28]
 8003a5e:	6a3a      	ldr	r2, [r7, #32]
 8003a60:	e841 2300 	strex	r3, r2, [r1]
 8003a64:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1e5      	bne.n	8003a38 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0310 	and.w	r3, r3, #16
 8003a76:	2b10      	cmp	r3, #16
 8003a78:	d10a      	bne.n	8003a90 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	60fb      	str	r3, [r7, #12]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a94:	4619      	mov	r1, r3
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7ff fdc0 	bl	800361c <HAL_UARTEx_RxEventCallback>
 8003a9c:	e002      	b.n	8003aa4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7fd f944 	bl	8000d2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	e002      	b.n	8003aae <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	e000      	b.n	8003aae <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003aac:	2302      	movs	r3, #2
  }
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3730      	adds	r7, #48	@ 0x30
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
	...

08003ab8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b084      	sub	sp, #16
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	691b      	ldr	r3, [r3, #16]
 8003ac6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	689a      	ldr	r2, [r3, #8]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003af2:	f023 030c 	bic.w	r3, r3, #12
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	68b9      	ldr	r1, [r7, #8]
 8003afc:	430b      	orrs	r3, r1
 8003afe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	699a      	ldr	r2, [r3, #24]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a2c      	ldr	r2, [pc, #176]	@ (8003bcc <UART_SetConfig+0x114>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d103      	bne.n	8003b28 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003b20:	f7ff f9ae 	bl	8002e80 <HAL_RCC_GetPCLK2Freq>
 8003b24:	60f8      	str	r0, [r7, #12]
 8003b26:	e002      	b.n	8003b2e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003b28:	f7ff f996 	bl	8002e58 <HAL_RCC_GetPCLK1Freq>
 8003b2c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	4613      	mov	r3, r2
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	4413      	add	r3, r2
 8003b36:	009a      	lsls	r2, r3, #2
 8003b38:	441a      	add	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b44:	4a22      	ldr	r2, [pc, #136]	@ (8003bd0 <UART_SetConfig+0x118>)
 8003b46:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4a:	095b      	lsrs	r3, r3, #5
 8003b4c:	0119      	lsls	r1, r3, #4
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	4613      	mov	r3, r2
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	4413      	add	r3, r2
 8003b56:	009a      	lsls	r2, r3, #2
 8003b58:	441a      	add	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b64:	4b1a      	ldr	r3, [pc, #104]	@ (8003bd0 <UART_SetConfig+0x118>)
 8003b66:	fba3 0302 	umull	r0, r3, r3, r2
 8003b6a:	095b      	lsrs	r3, r3, #5
 8003b6c:	2064      	movs	r0, #100	@ 0x64
 8003b6e:	fb00 f303 	mul.w	r3, r0, r3
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	3332      	adds	r3, #50	@ 0x32
 8003b78:	4a15      	ldr	r2, [pc, #84]	@ (8003bd0 <UART_SetConfig+0x118>)
 8003b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7e:	095b      	lsrs	r3, r3, #5
 8003b80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b84:	4419      	add	r1, r3
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	4413      	add	r3, r2
 8003b8e:	009a      	lsls	r2, r3, #2
 8003b90:	441a      	add	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd0 <UART_SetConfig+0x118>)
 8003b9e:	fba3 0302 	umull	r0, r3, r3, r2
 8003ba2:	095b      	lsrs	r3, r3, #5
 8003ba4:	2064      	movs	r0, #100	@ 0x64
 8003ba6:	fb00 f303 	mul.w	r3, r0, r3
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	3332      	adds	r3, #50	@ 0x32
 8003bb0:	4a07      	ldr	r2, [pc, #28]	@ (8003bd0 <UART_SetConfig+0x118>)
 8003bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb6:	095b      	lsrs	r3, r3, #5
 8003bb8:	f003 020f 	and.w	r2, r3, #15
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	440a      	add	r2, r1
 8003bc2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003bc4:	bf00      	nop
 8003bc6:	3710      	adds	r7, #16
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	40013800 	.word	0x40013800
 8003bd0:	51eb851f 	.word	0x51eb851f

08003bd4 <__cvt>:
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bda:	461d      	mov	r5, r3
 8003bdc:	bfbb      	ittet	lt
 8003bde:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003be2:	461d      	movlt	r5, r3
 8003be4:	2300      	movge	r3, #0
 8003be6:	232d      	movlt	r3, #45	@ 0x2d
 8003be8:	b088      	sub	sp, #32
 8003bea:	4614      	mov	r4, r2
 8003bec:	bfb8      	it	lt
 8003bee:	4614      	movlt	r4, r2
 8003bf0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003bf2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003bf4:	7013      	strb	r3, [r2, #0]
 8003bf6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003bf8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003bfc:	f023 0820 	bic.w	r8, r3, #32
 8003c00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003c04:	d005      	beq.n	8003c12 <__cvt+0x3e>
 8003c06:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003c0a:	d100      	bne.n	8003c0e <__cvt+0x3a>
 8003c0c:	3601      	adds	r6, #1
 8003c0e:	2302      	movs	r3, #2
 8003c10:	e000      	b.n	8003c14 <__cvt+0x40>
 8003c12:	2303      	movs	r3, #3
 8003c14:	aa07      	add	r2, sp, #28
 8003c16:	9204      	str	r2, [sp, #16]
 8003c18:	aa06      	add	r2, sp, #24
 8003c1a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003c1e:	e9cd 3600 	strd	r3, r6, [sp]
 8003c22:	4622      	mov	r2, r4
 8003c24:	462b      	mov	r3, r5
 8003c26:	f001 f9b3 	bl	8004f90 <_dtoa_r>
 8003c2a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003c2e:	4607      	mov	r7, r0
 8003c30:	d119      	bne.n	8003c66 <__cvt+0x92>
 8003c32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003c34:	07db      	lsls	r3, r3, #31
 8003c36:	d50e      	bpl.n	8003c56 <__cvt+0x82>
 8003c38:	eb00 0906 	add.w	r9, r0, r6
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	2300      	movs	r3, #0
 8003c40:	4620      	mov	r0, r4
 8003c42:	4629      	mov	r1, r5
 8003c44:	f7fc ff1c 	bl	8000a80 <__aeabi_dcmpeq>
 8003c48:	b108      	cbz	r0, 8003c4e <__cvt+0x7a>
 8003c4a:	f8cd 901c 	str.w	r9, [sp, #28]
 8003c4e:	2230      	movs	r2, #48	@ 0x30
 8003c50:	9b07      	ldr	r3, [sp, #28]
 8003c52:	454b      	cmp	r3, r9
 8003c54:	d31e      	bcc.n	8003c94 <__cvt+0xc0>
 8003c56:	4638      	mov	r0, r7
 8003c58:	9b07      	ldr	r3, [sp, #28]
 8003c5a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003c5c:	1bdb      	subs	r3, r3, r7
 8003c5e:	6013      	str	r3, [r2, #0]
 8003c60:	b008      	add	sp, #32
 8003c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c66:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003c6a:	eb00 0906 	add.w	r9, r0, r6
 8003c6e:	d1e5      	bne.n	8003c3c <__cvt+0x68>
 8003c70:	7803      	ldrb	r3, [r0, #0]
 8003c72:	2b30      	cmp	r3, #48	@ 0x30
 8003c74:	d10a      	bne.n	8003c8c <__cvt+0xb8>
 8003c76:	2200      	movs	r2, #0
 8003c78:	2300      	movs	r3, #0
 8003c7a:	4620      	mov	r0, r4
 8003c7c:	4629      	mov	r1, r5
 8003c7e:	f7fc feff 	bl	8000a80 <__aeabi_dcmpeq>
 8003c82:	b918      	cbnz	r0, 8003c8c <__cvt+0xb8>
 8003c84:	f1c6 0601 	rsb	r6, r6, #1
 8003c88:	f8ca 6000 	str.w	r6, [sl]
 8003c8c:	f8da 3000 	ldr.w	r3, [sl]
 8003c90:	4499      	add	r9, r3
 8003c92:	e7d3      	b.n	8003c3c <__cvt+0x68>
 8003c94:	1c59      	adds	r1, r3, #1
 8003c96:	9107      	str	r1, [sp, #28]
 8003c98:	701a      	strb	r2, [r3, #0]
 8003c9a:	e7d9      	b.n	8003c50 <__cvt+0x7c>

08003c9c <__exponent>:
 8003c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c9e:	2900      	cmp	r1, #0
 8003ca0:	bfb6      	itet	lt
 8003ca2:	232d      	movlt	r3, #45	@ 0x2d
 8003ca4:	232b      	movge	r3, #43	@ 0x2b
 8003ca6:	4249      	neglt	r1, r1
 8003ca8:	2909      	cmp	r1, #9
 8003caa:	7002      	strb	r2, [r0, #0]
 8003cac:	7043      	strb	r3, [r0, #1]
 8003cae:	dd29      	ble.n	8003d04 <__exponent+0x68>
 8003cb0:	f10d 0307 	add.w	r3, sp, #7
 8003cb4:	461d      	mov	r5, r3
 8003cb6:	270a      	movs	r7, #10
 8003cb8:	fbb1 f6f7 	udiv	r6, r1, r7
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	fb07 1416 	mls	r4, r7, r6, r1
 8003cc2:	3430      	adds	r4, #48	@ 0x30
 8003cc4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003cc8:	460c      	mov	r4, r1
 8003cca:	2c63      	cmp	r4, #99	@ 0x63
 8003ccc:	4631      	mov	r1, r6
 8003cce:	f103 33ff 	add.w	r3, r3, #4294967295
 8003cd2:	dcf1      	bgt.n	8003cb8 <__exponent+0x1c>
 8003cd4:	3130      	adds	r1, #48	@ 0x30
 8003cd6:	1e94      	subs	r4, r2, #2
 8003cd8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003cdc:	4623      	mov	r3, r4
 8003cde:	1c41      	adds	r1, r0, #1
 8003ce0:	42ab      	cmp	r3, r5
 8003ce2:	d30a      	bcc.n	8003cfa <__exponent+0x5e>
 8003ce4:	f10d 0309 	add.w	r3, sp, #9
 8003ce8:	1a9b      	subs	r3, r3, r2
 8003cea:	42ac      	cmp	r4, r5
 8003cec:	bf88      	it	hi
 8003cee:	2300      	movhi	r3, #0
 8003cf0:	3302      	adds	r3, #2
 8003cf2:	4403      	add	r3, r0
 8003cf4:	1a18      	subs	r0, r3, r0
 8003cf6:	b003      	add	sp, #12
 8003cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cfa:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003cfe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003d02:	e7ed      	b.n	8003ce0 <__exponent+0x44>
 8003d04:	2330      	movs	r3, #48	@ 0x30
 8003d06:	3130      	adds	r1, #48	@ 0x30
 8003d08:	7083      	strb	r3, [r0, #2]
 8003d0a:	70c1      	strb	r1, [r0, #3]
 8003d0c:	1d03      	adds	r3, r0, #4
 8003d0e:	e7f1      	b.n	8003cf4 <__exponent+0x58>

08003d10 <_printf_float>:
 8003d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d14:	b091      	sub	sp, #68	@ 0x44
 8003d16:	460c      	mov	r4, r1
 8003d18:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003d1c:	4616      	mov	r6, r2
 8003d1e:	461f      	mov	r7, r3
 8003d20:	4605      	mov	r5, r0
 8003d22:	f001 f821 	bl	8004d68 <_localeconv_r>
 8003d26:	6803      	ldr	r3, [r0, #0]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	9308      	str	r3, [sp, #32]
 8003d2c:	f7fc fa7c 	bl	8000228 <strlen>
 8003d30:	2300      	movs	r3, #0
 8003d32:	930e      	str	r3, [sp, #56]	@ 0x38
 8003d34:	f8d8 3000 	ldr.w	r3, [r8]
 8003d38:	9009      	str	r0, [sp, #36]	@ 0x24
 8003d3a:	3307      	adds	r3, #7
 8003d3c:	f023 0307 	bic.w	r3, r3, #7
 8003d40:	f103 0208 	add.w	r2, r3, #8
 8003d44:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003d48:	f8d4 b000 	ldr.w	fp, [r4]
 8003d4c:	f8c8 2000 	str.w	r2, [r8]
 8003d50:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003d54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003d58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003d5a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003d66:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003d6a:	4b9c      	ldr	r3, [pc, #624]	@ (8003fdc <_printf_float+0x2cc>)
 8003d6c:	f7fc feba 	bl	8000ae4 <__aeabi_dcmpun>
 8003d70:	bb70      	cbnz	r0, 8003dd0 <_printf_float+0xc0>
 8003d72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003d76:	f04f 32ff 	mov.w	r2, #4294967295
 8003d7a:	4b98      	ldr	r3, [pc, #608]	@ (8003fdc <_printf_float+0x2cc>)
 8003d7c:	f7fc fe94 	bl	8000aa8 <__aeabi_dcmple>
 8003d80:	bb30      	cbnz	r0, 8003dd0 <_printf_float+0xc0>
 8003d82:	2200      	movs	r2, #0
 8003d84:	2300      	movs	r3, #0
 8003d86:	4640      	mov	r0, r8
 8003d88:	4649      	mov	r1, r9
 8003d8a:	f7fc fe83 	bl	8000a94 <__aeabi_dcmplt>
 8003d8e:	b110      	cbz	r0, 8003d96 <_printf_float+0x86>
 8003d90:	232d      	movs	r3, #45	@ 0x2d
 8003d92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d96:	4a92      	ldr	r2, [pc, #584]	@ (8003fe0 <_printf_float+0x2d0>)
 8003d98:	4b92      	ldr	r3, [pc, #584]	@ (8003fe4 <_printf_float+0x2d4>)
 8003d9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003d9e:	bf94      	ite	ls
 8003da0:	4690      	movls	r8, r2
 8003da2:	4698      	movhi	r8, r3
 8003da4:	2303      	movs	r3, #3
 8003da6:	f04f 0900 	mov.w	r9, #0
 8003daa:	6123      	str	r3, [r4, #16]
 8003dac:	f02b 0304 	bic.w	r3, fp, #4
 8003db0:	6023      	str	r3, [r4, #0]
 8003db2:	4633      	mov	r3, r6
 8003db4:	4621      	mov	r1, r4
 8003db6:	4628      	mov	r0, r5
 8003db8:	9700      	str	r7, [sp, #0]
 8003dba:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003dbc:	f000 f9d4 	bl	8004168 <_printf_common>
 8003dc0:	3001      	adds	r0, #1
 8003dc2:	f040 8090 	bne.w	8003ee6 <_printf_float+0x1d6>
 8003dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dca:	b011      	add	sp, #68	@ 0x44
 8003dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dd0:	4642      	mov	r2, r8
 8003dd2:	464b      	mov	r3, r9
 8003dd4:	4640      	mov	r0, r8
 8003dd6:	4649      	mov	r1, r9
 8003dd8:	f7fc fe84 	bl	8000ae4 <__aeabi_dcmpun>
 8003ddc:	b148      	cbz	r0, 8003df2 <_printf_float+0xe2>
 8003dde:	464b      	mov	r3, r9
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	bfb8      	it	lt
 8003de4:	232d      	movlt	r3, #45	@ 0x2d
 8003de6:	4a80      	ldr	r2, [pc, #512]	@ (8003fe8 <_printf_float+0x2d8>)
 8003de8:	bfb8      	it	lt
 8003dea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003dee:	4b7f      	ldr	r3, [pc, #508]	@ (8003fec <_printf_float+0x2dc>)
 8003df0:	e7d3      	b.n	8003d9a <_printf_float+0x8a>
 8003df2:	6863      	ldr	r3, [r4, #4]
 8003df4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003df8:	1c5a      	adds	r2, r3, #1
 8003dfa:	d13f      	bne.n	8003e7c <_printf_float+0x16c>
 8003dfc:	2306      	movs	r3, #6
 8003dfe:	6063      	str	r3, [r4, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003e06:	6023      	str	r3, [r4, #0]
 8003e08:	9206      	str	r2, [sp, #24]
 8003e0a:	aa0e      	add	r2, sp, #56	@ 0x38
 8003e0c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003e10:	aa0d      	add	r2, sp, #52	@ 0x34
 8003e12:	9203      	str	r2, [sp, #12]
 8003e14:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003e18:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003e1c:	6863      	ldr	r3, [r4, #4]
 8003e1e:	4642      	mov	r2, r8
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	4628      	mov	r0, r5
 8003e24:	464b      	mov	r3, r9
 8003e26:	910a      	str	r1, [sp, #40]	@ 0x28
 8003e28:	f7ff fed4 	bl	8003bd4 <__cvt>
 8003e2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003e2e:	4680      	mov	r8, r0
 8003e30:	2947      	cmp	r1, #71	@ 0x47
 8003e32:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003e34:	d128      	bne.n	8003e88 <_printf_float+0x178>
 8003e36:	1cc8      	adds	r0, r1, #3
 8003e38:	db02      	blt.n	8003e40 <_printf_float+0x130>
 8003e3a:	6863      	ldr	r3, [r4, #4]
 8003e3c:	4299      	cmp	r1, r3
 8003e3e:	dd40      	ble.n	8003ec2 <_printf_float+0x1b2>
 8003e40:	f1aa 0a02 	sub.w	sl, sl, #2
 8003e44:	fa5f fa8a 	uxtb.w	sl, sl
 8003e48:	4652      	mov	r2, sl
 8003e4a:	3901      	subs	r1, #1
 8003e4c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003e50:	910d      	str	r1, [sp, #52]	@ 0x34
 8003e52:	f7ff ff23 	bl	8003c9c <__exponent>
 8003e56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003e58:	4681      	mov	r9, r0
 8003e5a:	1813      	adds	r3, r2, r0
 8003e5c:	2a01      	cmp	r2, #1
 8003e5e:	6123      	str	r3, [r4, #16]
 8003e60:	dc02      	bgt.n	8003e68 <_printf_float+0x158>
 8003e62:	6822      	ldr	r2, [r4, #0]
 8003e64:	07d2      	lsls	r2, r2, #31
 8003e66:	d501      	bpl.n	8003e6c <_printf_float+0x15c>
 8003e68:	3301      	adds	r3, #1
 8003e6a:	6123      	str	r3, [r4, #16]
 8003e6c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d09e      	beq.n	8003db2 <_printf_float+0xa2>
 8003e74:	232d      	movs	r3, #45	@ 0x2d
 8003e76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e7a:	e79a      	b.n	8003db2 <_printf_float+0xa2>
 8003e7c:	2947      	cmp	r1, #71	@ 0x47
 8003e7e:	d1bf      	bne.n	8003e00 <_printf_float+0xf0>
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1bd      	bne.n	8003e00 <_printf_float+0xf0>
 8003e84:	2301      	movs	r3, #1
 8003e86:	e7ba      	b.n	8003dfe <_printf_float+0xee>
 8003e88:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003e8c:	d9dc      	bls.n	8003e48 <_printf_float+0x138>
 8003e8e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003e92:	d118      	bne.n	8003ec6 <_printf_float+0x1b6>
 8003e94:	2900      	cmp	r1, #0
 8003e96:	6863      	ldr	r3, [r4, #4]
 8003e98:	dd0b      	ble.n	8003eb2 <_printf_float+0x1a2>
 8003e9a:	6121      	str	r1, [r4, #16]
 8003e9c:	b913      	cbnz	r3, 8003ea4 <_printf_float+0x194>
 8003e9e:	6822      	ldr	r2, [r4, #0]
 8003ea0:	07d0      	lsls	r0, r2, #31
 8003ea2:	d502      	bpl.n	8003eaa <_printf_float+0x19a>
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	440b      	add	r3, r1
 8003ea8:	6123      	str	r3, [r4, #16]
 8003eaa:	f04f 0900 	mov.w	r9, #0
 8003eae:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003eb0:	e7dc      	b.n	8003e6c <_printf_float+0x15c>
 8003eb2:	b913      	cbnz	r3, 8003eba <_printf_float+0x1aa>
 8003eb4:	6822      	ldr	r2, [r4, #0]
 8003eb6:	07d2      	lsls	r2, r2, #31
 8003eb8:	d501      	bpl.n	8003ebe <_printf_float+0x1ae>
 8003eba:	3302      	adds	r3, #2
 8003ebc:	e7f4      	b.n	8003ea8 <_printf_float+0x198>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e7f2      	b.n	8003ea8 <_printf_float+0x198>
 8003ec2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003ec6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003ec8:	4299      	cmp	r1, r3
 8003eca:	db05      	blt.n	8003ed8 <_printf_float+0x1c8>
 8003ecc:	6823      	ldr	r3, [r4, #0]
 8003ece:	6121      	str	r1, [r4, #16]
 8003ed0:	07d8      	lsls	r0, r3, #31
 8003ed2:	d5ea      	bpl.n	8003eaa <_printf_float+0x19a>
 8003ed4:	1c4b      	adds	r3, r1, #1
 8003ed6:	e7e7      	b.n	8003ea8 <_printf_float+0x198>
 8003ed8:	2900      	cmp	r1, #0
 8003eda:	bfcc      	ite	gt
 8003edc:	2201      	movgt	r2, #1
 8003ede:	f1c1 0202 	rsble	r2, r1, #2
 8003ee2:	4413      	add	r3, r2
 8003ee4:	e7e0      	b.n	8003ea8 <_printf_float+0x198>
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	055a      	lsls	r2, r3, #21
 8003eea:	d407      	bmi.n	8003efc <_printf_float+0x1ec>
 8003eec:	6923      	ldr	r3, [r4, #16]
 8003eee:	4642      	mov	r2, r8
 8003ef0:	4631      	mov	r1, r6
 8003ef2:	4628      	mov	r0, r5
 8003ef4:	47b8      	blx	r7
 8003ef6:	3001      	adds	r0, #1
 8003ef8:	d12b      	bne.n	8003f52 <_printf_float+0x242>
 8003efa:	e764      	b.n	8003dc6 <_printf_float+0xb6>
 8003efc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003f00:	f240 80dc 	bls.w	80040bc <_printf_float+0x3ac>
 8003f04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	f7fc fdb8 	bl	8000a80 <__aeabi_dcmpeq>
 8003f10:	2800      	cmp	r0, #0
 8003f12:	d033      	beq.n	8003f7c <_printf_float+0x26c>
 8003f14:	2301      	movs	r3, #1
 8003f16:	4631      	mov	r1, r6
 8003f18:	4628      	mov	r0, r5
 8003f1a:	4a35      	ldr	r2, [pc, #212]	@ (8003ff0 <_printf_float+0x2e0>)
 8003f1c:	47b8      	blx	r7
 8003f1e:	3001      	adds	r0, #1
 8003f20:	f43f af51 	beq.w	8003dc6 <_printf_float+0xb6>
 8003f24:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003f28:	4543      	cmp	r3, r8
 8003f2a:	db02      	blt.n	8003f32 <_printf_float+0x222>
 8003f2c:	6823      	ldr	r3, [r4, #0]
 8003f2e:	07d8      	lsls	r0, r3, #31
 8003f30:	d50f      	bpl.n	8003f52 <_printf_float+0x242>
 8003f32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003f36:	4631      	mov	r1, r6
 8003f38:	4628      	mov	r0, r5
 8003f3a:	47b8      	blx	r7
 8003f3c:	3001      	adds	r0, #1
 8003f3e:	f43f af42 	beq.w	8003dc6 <_printf_float+0xb6>
 8003f42:	f04f 0900 	mov.w	r9, #0
 8003f46:	f108 38ff 	add.w	r8, r8, #4294967295
 8003f4a:	f104 0a1a 	add.w	sl, r4, #26
 8003f4e:	45c8      	cmp	r8, r9
 8003f50:	dc09      	bgt.n	8003f66 <_printf_float+0x256>
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	079b      	lsls	r3, r3, #30
 8003f56:	f100 8102 	bmi.w	800415e <_printf_float+0x44e>
 8003f5a:	68e0      	ldr	r0, [r4, #12]
 8003f5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003f5e:	4298      	cmp	r0, r3
 8003f60:	bfb8      	it	lt
 8003f62:	4618      	movlt	r0, r3
 8003f64:	e731      	b.n	8003dca <_printf_float+0xba>
 8003f66:	2301      	movs	r3, #1
 8003f68:	4652      	mov	r2, sl
 8003f6a:	4631      	mov	r1, r6
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	47b8      	blx	r7
 8003f70:	3001      	adds	r0, #1
 8003f72:	f43f af28 	beq.w	8003dc6 <_printf_float+0xb6>
 8003f76:	f109 0901 	add.w	r9, r9, #1
 8003f7a:	e7e8      	b.n	8003f4e <_printf_float+0x23e>
 8003f7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	dc38      	bgt.n	8003ff4 <_printf_float+0x2e4>
 8003f82:	2301      	movs	r3, #1
 8003f84:	4631      	mov	r1, r6
 8003f86:	4628      	mov	r0, r5
 8003f88:	4a19      	ldr	r2, [pc, #100]	@ (8003ff0 <_printf_float+0x2e0>)
 8003f8a:	47b8      	blx	r7
 8003f8c:	3001      	adds	r0, #1
 8003f8e:	f43f af1a 	beq.w	8003dc6 <_printf_float+0xb6>
 8003f92:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003f96:	ea59 0303 	orrs.w	r3, r9, r3
 8003f9a:	d102      	bne.n	8003fa2 <_printf_float+0x292>
 8003f9c:	6823      	ldr	r3, [r4, #0]
 8003f9e:	07d9      	lsls	r1, r3, #31
 8003fa0:	d5d7      	bpl.n	8003f52 <_printf_float+0x242>
 8003fa2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003fa6:	4631      	mov	r1, r6
 8003fa8:	4628      	mov	r0, r5
 8003faa:	47b8      	blx	r7
 8003fac:	3001      	adds	r0, #1
 8003fae:	f43f af0a 	beq.w	8003dc6 <_printf_float+0xb6>
 8003fb2:	f04f 0a00 	mov.w	sl, #0
 8003fb6:	f104 0b1a 	add.w	fp, r4, #26
 8003fba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003fbc:	425b      	negs	r3, r3
 8003fbe:	4553      	cmp	r3, sl
 8003fc0:	dc01      	bgt.n	8003fc6 <_printf_float+0x2b6>
 8003fc2:	464b      	mov	r3, r9
 8003fc4:	e793      	b.n	8003eee <_printf_float+0x1de>
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	465a      	mov	r2, fp
 8003fca:	4631      	mov	r1, r6
 8003fcc:	4628      	mov	r0, r5
 8003fce:	47b8      	blx	r7
 8003fd0:	3001      	adds	r0, #1
 8003fd2:	f43f aef8 	beq.w	8003dc6 <_printf_float+0xb6>
 8003fd6:	f10a 0a01 	add.w	sl, sl, #1
 8003fda:	e7ee      	b.n	8003fba <_printf_float+0x2aa>
 8003fdc:	7fefffff 	.word	0x7fefffff
 8003fe0:	0800a6de 	.word	0x0800a6de
 8003fe4:	0800a6e2 	.word	0x0800a6e2
 8003fe8:	0800a6e6 	.word	0x0800a6e6
 8003fec:	0800a6ea 	.word	0x0800a6ea
 8003ff0:	0800aa78 	.word	0x0800aa78
 8003ff4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003ff6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003ffa:	4553      	cmp	r3, sl
 8003ffc:	bfa8      	it	ge
 8003ffe:	4653      	movge	r3, sl
 8004000:	2b00      	cmp	r3, #0
 8004002:	4699      	mov	r9, r3
 8004004:	dc36      	bgt.n	8004074 <_printf_float+0x364>
 8004006:	f04f 0b00 	mov.w	fp, #0
 800400a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800400e:	f104 021a 	add.w	r2, r4, #26
 8004012:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004014:	930a      	str	r3, [sp, #40]	@ 0x28
 8004016:	eba3 0309 	sub.w	r3, r3, r9
 800401a:	455b      	cmp	r3, fp
 800401c:	dc31      	bgt.n	8004082 <_printf_float+0x372>
 800401e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004020:	459a      	cmp	sl, r3
 8004022:	dc3a      	bgt.n	800409a <_printf_float+0x38a>
 8004024:	6823      	ldr	r3, [r4, #0]
 8004026:	07da      	lsls	r2, r3, #31
 8004028:	d437      	bmi.n	800409a <_printf_float+0x38a>
 800402a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800402c:	ebaa 0903 	sub.w	r9, sl, r3
 8004030:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004032:	ebaa 0303 	sub.w	r3, sl, r3
 8004036:	4599      	cmp	r9, r3
 8004038:	bfa8      	it	ge
 800403a:	4699      	movge	r9, r3
 800403c:	f1b9 0f00 	cmp.w	r9, #0
 8004040:	dc33      	bgt.n	80040aa <_printf_float+0x39a>
 8004042:	f04f 0800 	mov.w	r8, #0
 8004046:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800404a:	f104 0b1a 	add.w	fp, r4, #26
 800404e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004050:	ebaa 0303 	sub.w	r3, sl, r3
 8004054:	eba3 0309 	sub.w	r3, r3, r9
 8004058:	4543      	cmp	r3, r8
 800405a:	f77f af7a 	ble.w	8003f52 <_printf_float+0x242>
 800405e:	2301      	movs	r3, #1
 8004060:	465a      	mov	r2, fp
 8004062:	4631      	mov	r1, r6
 8004064:	4628      	mov	r0, r5
 8004066:	47b8      	blx	r7
 8004068:	3001      	adds	r0, #1
 800406a:	f43f aeac 	beq.w	8003dc6 <_printf_float+0xb6>
 800406e:	f108 0801 	add.w	r8, r8, #1
 8004072:	e7ec      	b.n	800404e <_printf_float+0x33e>
 8004074:	4642      	mov	r2, r8
 8004076:	4631      	mov	r1, r6
 8004078:	4628      	mov	r0, r5
 800407a:	47b8      	blx	r7
 800407c:	3001      	adds	r0, #1
 800407e:	d1c2      	bne.n	8004006 <_printf_float+0x2f6>
 8004080:	e6a1      	b.n	8003dc6 <_printf_float+0xb6>
 8004082:	2301      	movs	r3, #1
 8004084:	4631      	mov	r1, r6
 8004086:	4628      	mov	r0, r5
 8004088:	920a      	str	r2, [sp, #40]	@ 0x28
 800408a:	47b8      	blx	r7
 800408c:	3001      	adds	r0, #1
 800408e:	f43f ae9a 	beq.w	8003dc6 <_printf_float+0xb6>
 8004092:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004094:	f10b 0b01 	add.w	fp, fp, #1
 8004098:	e7bb      	b.n	8004012 <_printf_float+0x302>
 800409a:	4631      	mov	r1, r6
 800409c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80040a0:	4628      	mov	r0, r5
 80040a2:	47b8      	blx	r7
 80040a4:	3001      	adds	r0, #1
 80040a6:	d1c0      	bne.n	800402a <_printf_float+0x31a>
 80040a8:	e68d      	b.n	8003dc6 <_printf_float+0xb6>
 80040aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80040ac:	464b      	mov	r3, r9
 80040ae:	4631      	mov	r1, r6
 80040b0:	4628      	mov	r0, r5
 80040b2:	4442      	add	r2, r8
 80040b4:	47b8      	blx	r7
 80040b6:	3001      	adds	r0, #1
 80040b8:	d1c3      	bne.n	8004042 <_printf_float+0x332>
 80040ba:	e684      	b.n	8003dc6 <_printf_float+0xb6>
 80040bc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80040c0:	f1ba 0f01 	cmp.w	sl, #1
 80040c4:	dc01      	bgt.n	80040ca <_printf_float+0x3ba>
 80040c6:	07db      	lsls	r3, r3, #31
 80040c8:	d536      	bpl.n	8004138 <_printf_float+0x428>
 80040ca:	2301      	movs	r3, #1
 80040cc:	4642      	mov	r2, r8
 80040ce:	4631      	mov	r1, r6
 80040d0:	4628      	mov	r0, r5
 80040d2:	47b8      	blx	r7
 80040d4:	3001      	adds	r0, #1
 80040d6:	f43f ae76 	beq.w	8003dc6 <_printf_float+0xb6>
 80040da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80040de:	4631      	mov	r1, r6
 80040e0:	4628      	mov	r0, r5
 80040e2:	47b8      	blx	r7
 80040e4:	3001      	adds	r0, #1
 80040e6:	f43f ae6e 	beq.w	8003dc6 <_printf_float+0xb6>
 80040ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80040ee:	2200      	movs	r2, #0
 80040f0:	2300      	movs	r3, #0
 80040f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80040f6:	f7fc fcc3 	bl	8000a80 <__aeabi_dcmpeq>
 80040fa:	b9c0      	cbnz	r0, 800412e <_printf_float+0x41e>
 80040fc:	4653      	mov	r3, sl
 80040fe:	f108 0201 	add.w	r2, r8, #1
 8004102:	4631      	mov	r1, r6
 8004104:	4628      	mov	r0, r5
 8004106:	47b8      	blx	r7
 8004108:	3001      	adds	r0, #1
 800410a:	d10c      	bne.n	8004126 <_printf_float+0x416>
 800410c:	e65b      	b.n	8003dc6 <_printf_float+0xb6>
 800410e:	2301      	movs	r3, #1
 8004110:	465a      	mov	r2, fp
 8004112:	4631      	mov	r1, r6
 8004114:	4628      	mov	r0, r5
 8004116:	47b8      	blx	r7
 8004118:	3001      	adds	r0, #1
 800411a:	f43f ae54 	beq.w	8003dc6 <_printf_float+0xb6>
 800411e:	f108 0801 	add.w	r8, r8, #1
 8004122:	45d0      	cmp	r8, sl
 8004124:	dbf3      	blt.n	800410e <_printf_float+0x3fe>
 8004126:	464b      	mov	r3, r9
 8004128:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800412c:	e6e0      	b.n	8003ef0 <_printf_float+0x1e0>
 800412e:	f04f 0800 	mov.w	r8, #0
 8004132:	f104 0b1a 	add.w	fp, r4, #26
 8004136:	e7f4      	b.n	8004122 <_printf_float+0x412>
 8004138:	2301      	movs	r3, #1
 800413a:	4642      	mov	r2, r8
 800413c:	e7e1      	b.n	8004102 <_printf_float+0x3f2>
 800413e:	2301      	movs	r3, #1
 8004140:	464a      	mov	r2, r9
 8004142:	4631      	mov	r1, r6
 8004144:	4628      	mov	r0, r5
 8004146:	47b8      	blx	r7
 8004148:	3001      	adds	r0, #1
 800414a:	f43f ae3c 	beq.w	8003dc6 <_printf_float+0xb6>
 800414e:	f108 0801 	add.w	r8, r8, #1
 8004152:	68e3      	ldr	r3, [r4, #12]
 8004154:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004156:	1a5b      	subs	r3, r3, r1
 8004158:	4543      	cmp	r3, r8
 800415a:	dcf0      	bgt.n	800413e <_printf_float+0x42e>
 800415c:	e6fd      	b.n	8003f5a <_printf_float+0x24a>
 800415e:	f04f 0800 	mov.w	r8, #0
 8004162:	f104 0919 	add.w	r9, r4, #25
 8004166:	e7f4      	b.n	8004152 <_printf_float+0x442>

08004168 <_printf_common>:
 8004168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800416c:	4616      	mov	r6, r2
 800416e:	4698      	mov	r8, r3
 8004170:	688a      	ldr	r2, [r1, #8]
 8004172:	690b      	ldr	r3, [r1, #16]
 8004174:	4607      	mov	r7, r0
 8004176:	4293      	cmp	r3, r2
 8004178:	bfb8      	it	lt
 800417a:	4613      	movlt	r3, r2
 800417c:	6033      	str	r3, [r6, #0]
 800417e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004182:	460c      	mov	r4, r1
 8004184:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004188:	b10a      	cbz	r2, 800418e <_printf_common+0x26>
 800418a:	3301      	adds	r3, #1
 800418c:	6033      	str	r3, [r6, #0]
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	0699      	lsls	r1, r3, #26
 8004192:	bf42      	ittt	mi
 8004194:	6833      	ldrmi	r3, [r6, #0]
 8004196:	3302      	addmi	r3, #2
 8004198:	6033      	strmi	r3, [r6, #0]
 800419a:	6825      	ldr	r5, [r4, #0]
 800419c:	f015 0506 	ands.w	r5, r5, #6
 80041a0:	d106      	bne.n	80041b0 <_printf_common+0x48>
 80041a2:	f104 0a19 	add.w	sl, r4, #25
 80041a6:	68e3      	ldr	r3, [r4, #12]
 80041a8:	6832      	ldr	r2, [r6, #0]
 80041aa:	1a9b      	subs	r3, r3, r2
 80041ac:	42ab      	cmp	r3, r5
 80041ae:	dc2b      	bgt.n	8004208 <_printf_common+0xa0>
 80041b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80041b4:	6822      	ldr	r2, [r4, #0]
 80041b6:	3b00      	subs	r3, #0
 80041b8:	bf18      	it	ne
 80041ba:	2301      	movne	r3, #1
 80041bc:	0692      	lsls	r2, r2, #26
 80041be:	d430      	bmi.n	8004222 <_printf_common+0xba>
 80041c0:	4641      	mov	r1, r8
 80041c2:	4638      	mov	r0, r7
 80041c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80041c8:	47c8      	blx	r9
 80041ca:	3001      	adds	r0, #1
 80041cc:	d023      	beq.n	8004216 <_printf_common+0xae>
 80041ce:	6823      	ldr	r3, [r4, #0]
 80041d0:	6922      	ldr	r2, [r4, #16]
 80041d2:	f003 0306 	and.w	r3, r3, #6
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	bf14      	ite	ne
 80041da:	2500      	movne	r5, #0
 80041dc:	6833      	ldreq	r3, [r6, #0]
 80041de:	f04f 0600 	mov.w	r6, #0
 80041e2:	bf08      	it	eq
 80041e4:	68e5      	ldreq	r5, [r4, #12]
 80041e6:	f104 041a 	add.w	r4, r4, #26
 80041ea:	bf08      	it	eq
 80041ec:	1aed      	subeq	r5, r5, r3
 80041ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80041f2:	bf08      	it	eq
 80041f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041f8:	4293      	cmp	r3, r2
 80041fa:	bfc4      	itt	gt
 80041fc:	1a9b      	subgt	r3, r3, r2
 80041fe:	18ed      	addgt	r5, r5, r3
 8004200:	42b5      	cmp	r5, r6
 8004202:	d11a      	bne.n	800423a <_printf_common+0xd2>
 8004204:	2000      	movs	r0, #0
 8004206:	e008      	b.n	800421a <_printf_common+0xb2>
 8004208:	2301      	movs	r3, #1
 800420a:	4652      	mov	r2, sl
 800420c:	4641      	mov	r1, r8
 800420e:	4638      	mov	r0, r7
 8004210:	47c8      	blx	r9
 8004212:	3001      	adds	r0, #1
 8004214:	d103      	bne.n	800421e <_printf_common+0xb6>
 8004216:	f04f 30ff 	mov.w	r0, #4294967295
 800421a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800421e:	3501      	adds	r5, #1
 8004220:	e7c1      	b.n	80041a6 <_printf_common+0x3e>
 8004222:	2030      	movs	r0, #48	@ 0x30
 8004224:	18e1      	adds	r1, r4, r3
 8004226:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800422a:	1c5a      	adds	r2, r3, #1
 800422c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004230:	4422      	add	r2, r4
 8004232:	3302      	adds	r3, #2
 8004234:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004238:	e7c2      	b.n	80041c0 <_printf_common+0x58>
 800423a:	2301      	movs	r3, #1
 800423c:	4622      	mov	r2, r4
 800423e:	4641      	mov	r1, r8
 8004240:	4638      	mov	r0, r7
 8004242:	47c8      	blx	r9
 8004244:	3001      	adds	r0, #1
 8004246:	d0e6      	beq.n	8004216 <_printf_common+0xae>
 8004248:	3601      	adds	r6, #1
 800424a:	e7d9      	b.n	8004200 <_printf_common+0x98>

0800424c <_printf_i>:
 800424c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004250:	7e0f      	ldrb	r7, [r1, #24]
 8004252:	4691      	mov	r9, r2
 8004254:	2f78      	cmp	r7, #120	@ 0x78
 8004256:	4680      	mov	r8, r0
 8004258:	460c      	mov	r4, r1
 800425a:	469a      	mov	sl, r3
 800425c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800425e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004262:	d807      	bhi.n	8004274 <_printf_i+0x28>
 8004264:	2f62      	cmp	r7, #98	@ 0x62
 8004266:	d80a      	bhi.n	800427e <_printf_i+0x32>
 8004268:	2f00      	cmp	r7, #0
 800426a:	f000 80d3 	beq.w	8004414 <_printf_i+0x1c8>
 800426e:	2f58      	cmp	r7, #88	@ 0x58
 8004270:	f000 80ba 	beq.w	80043e8 <_printf_i+0x19c>
 8004274:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004278:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800427c:	e03a      	b.n	80042f4 <_printf_i+0xa8>
 800427e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004282:	2b15      	cmp	r3, #21
 8004284:	d8f6      	bhi.n	8004274 <_printf_i+0x28>
 8004286:	a101      	add	r1, pc, #4	@ (adr r1, 800428c <_printf_i+0x40>)
 8004288:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800428c:	080042e5 	.word	0x080042e5
 8004290:	080042f9 	.word	0x080042f9
 8004294:	08004275 	.word	0x08004275
 8004298:	08004275 	.word	0x08004275
 800429c:	08004275 	.word	0x08004275
 80042a0:	08004275 	.word	0x08004275
 80042a4:	080042f9 	.word	0x080042f9
 80042a8:	08004275 	.word	0x08004275
 80042ac:	08004275 	.word	0x08004275
 80042b0:	08004275 	.word	0x08004275
 80042b4:	08004275 	.word	0x08004275
 80042b8:	080043fb 	.word	0x080043fb
 80042bc:	08004323 	.word	0x08004323
 80042c0:	080043b5 	.word	0x080043b5
 80042c4:	08004275 	.word	0x08004275
 80042c8:	08004275 	.word	0x08004275
 80042cc:	0800441d 	.word	0x0800441d
 80042d0:	08004275 	.word	0x08004275
 80042d4:	08004323 	.word	0x08004323
 80042d8:	08004275 	.word	0x08004275
 80042dc:	08004275 	.word	0x08004275
 80042e0:	080043bd 	.word	0x080043bd
 80042e4:	6833      	ldr	r3, [r6, #0]
 80042e6:	1d1a      	adds	r2, r3, #4
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	6032      	str	r2, [r6, #0]
 80042ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042f4:	2301      	movs	r3, #1
 80042f6:	e09e      	b.n	8004436 <_printf_i+0x1ea>
 80042f8:	6833      	ldr	r3, [r6, #0]
 80042fa:	6820      	ldr	r0, [r4, #0]
 80042fc:	1d19      	adds	r1, r3, #4
 80042fe:	6031      	str	r1, [r6, #0]
 8004300:	0606      	lsls	r6, r0, #24
 8004302:	d501      	bpl.n	8004308 <_printf_i+0xbc>
 8004304:	681d      	ldr	r5, [r3, #0]
 8004306:	e003      	b.n	8004310 <_printf_i+0xc4>
 8004308:	0645      	lsls	r5, r0, #25
 800430a:	d5fb      	bpl.n	8004304 <_printf_i+0xb8>
 800430c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004310:	2d00      	cmp	r5, #0
 8004312:	da03      	bge.n	800431c <_printf_i+0xd0>
 8004314:	232d      	movs	r3, #45	@ 0x2d
 8004316:	426d      	negs	r5, r5
 8004318:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800431c:	230a      	movs	r3, #10
 800431e:	4859      	ldr	r0, [pc, #356]	@ (8004484 <_printf_i+0x238>)
 8004320:	e011      	b.n	8004346 <_printf_i+0xfa>
 8004322:	6821      	ldr	r1, [r4, #0]
 8004324:	6833      	ldr	r3, [r6, #0]
 8004326:	0608      	lsls	r0, r1, #24
 8004328:	f853 5b04 	ldr.w	r5, [r3], #4
 800432c:	d402      	bmi.n	8004334 <_printf_i+0xe8>
 800432e:	0649      	lsls	r1, r1, #25
 8004330:	bf48      	it	mi
 8004332:	b2ad      	uxthmi	r5, r5
 8004334:	2f6f      	cmp	r7, #111	@ 0x6f
 8004336:	6033      	str	r3, [r6, #0]
 8004338:	bf14      	ite	ne
 800433a:	230a      	movne	r3, #10
 800433c:	2308      	moveq	r3, #8
 800433e:	4851      	ldr	r0, [pc, #324]	@ (8004484 <_printf_i+0x238>)
 8004340:	2100      	movs	r1, #0
 8004342:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004346:	6866      	ldr	r6, [r4, #4]
 8004348:	2e00      	cmp	r6, #0
 800434a:	bfa8      	it	ge
 800434c:	6821      	ldrge	r1, [r4, #0]
 800434e:	60a6      	str	r6, [r4, #8]
 8004350:	bfa4      	itt	ge
 8004352:	f021 0104 	bicge.w	r1, r1, #4
 8004356:	6021      	strge	r1, [r4, #0]
 8004358:	b90d      	cbnz	r5, 800435e <_printf_i+0x112>
 800435a:	2e00      	cmp	r6, #0
 800435c:	d04b      	beq.n	80043f6 <_printf_i+0x1aa>
 800435e:	4616      	mov	r6, r2
 8004360:	fbb5 f1f3 	udiv	r1, r5, r3
 8004364:	fb03 5711 	mls	r7, r3, r1, r5
 8004368:	5dc7      	ldrb	r7, [r0, r7]
 800436a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800436e:	462f      	mov	r7, r5
 8004370:	42bb      	cmp	r3, r7
 8004372:	460d      	mov	r5, r1
 8004374:	d9f4      	bls.n	8004360 <_printf_i+0x114>
 8004376:	2b08      	cmp	r3, #8
 8004378:	d10b      	bne.n	8004392 <_printf_i+0x146>
 800437a:	6823      	ldr	r3, [r4, #0]
 800437c:	07df      	lsls	r7, r3, #31
 800437e:	d508      	bpl.n	8004392 <_printf_i+0x146>
 8004380:	6923      	ldr	r3, [r4, #16]
 8004382:	6861      	ldr	r1, [r4, #4]
 8004384:	4299      	cmp	r1, r3
 8004386:	bfde      	ittt	le
 8004388:	2330      	movle	r3, #48	@ 0x30
 800438a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800438e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004392:	1b92      	subs	r2, r2, r6
 8004394:	6122      	str	r2, [r4, #16]
 8004396:	464b      	mov	r3, r9
 8004398:	4621      	mov	r1, r4
 800439a:	4640      	mov	r0, r8
 800439c:	f8cd a000 	str.w	sl, [sp]
 80043a0:	aa03      	add	r2, sp, #12
 80043a2:	f7ff fee1 	bl	8004168 <_printf_common>
 80043a6:	3001      	adds	r0, #1
 80043a8:	d14a      	bne.n	8004440 <_printf_i+0x1f4>
 80043aa:	f04f 30ff 	mov.w	r0, #4294967295
 80043ae:	b004      	add	sp, #16
 80043b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	f043 0320 	orr.w	r3, r3, #32
 80043ba:	6023      	str	r3, [r4, #0]
 80043bc:	2778      	movs	r7, #120	@ 0x78
 80043be:	4832      	ldr	r0, [pc, #200]	@ (8004488 <_printf_i+0x23c>)
 80043c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043c4:	6823      	ldr	r3, [r4, #0]
 80043c6:	6831      	ldr	r1, [r6, #0]
 80043c8:	061f      	lsls	r7, r3, #24
 80043ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80043ce:	d402      	bmi.n	80043d6 <_printf_i+0x18a>
 80043d0:	065f      	lsls	r7, r3, #25
 80043d2:	bf48      	it	mi
 80043d4:	b2ad      	uxthmi	r5, r5
 80043d6:	6031      	str	r1, [r6, #0]
 80043d8:	07d9      	lsls	r1, r3, #31
 80043da:	bf44      	itt	mi
 80043dc:	f043 0320 	orrmi.w	r3, r3, #32
 80043e0:	6023      	strmi	r3, [r4, #0]
 80043e2:	b11d      	cbz	r5, 80043ec <_printf_i+0x1a0>
 80043e4:	2310      	movs	r3, #16
 80043e6:	e7ab      	b.n	8004340 <_printf_i+0xf4>
 80043e8:	4826      	ldr	r0, [pc, #152]	@ (8004484 <_printf_i+0x238>)
 80043ea:	e7e9      	b.n	80043c0 <_printf_i+0x174>
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	f023 0320 	bic.w	r3, r3, #32
 80043f2:	6023      	str	r3, [r4, #0]
 80043f4:	e7f6      	b.n	80043e4 <_printf_i+0x198>
 80043f6:	4616      	mov	r6, r2
 80043f8:	e7bd      	b.n	8004376 <_printf_i+0x12a>
 80043fa:	6833      	ldr	r3, [r6, #0]
 80043fc:	6825      	ldr	r5, [r4, #0]
 80043fe:	1d18      	adds	r0, r3, #4
 8004400:	6961      	ldr	r1, [r4, #20]
 8004402:	6030      	str	r0, [r6, #0]
 8004404:	062e      	lsls	r6, r5, #24
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	d501      	bpl.n	800440e <_printf_i+0x1c2>
 800440a:	6019      	str	r1, [r3, #0]
 800440c:	e002      	b.n	8004414 <_printf_i+0x1c8>
 800440e:	0668      	lsls	r0, r5, #25
 8004410:	d5fb      	bpl.n	800440a <_printf_i+0x1be>
 8004412:	8019      	strh	r1, [r3, #0]
 8004414:	2300      	movs	r3, #0
 8004416:	4616      	mov	r6, r2
 8004418:	6123      	str	r3, [r4, #16]
 800441a:	e7bc      	b.n	8004396 <_printf_i+0x14a>
 800441c:	6833      	ldr	r3, [r6, #0]
 800441e:	2100      	movs	r1, #0
 8004420:	1d1a      	adds	r2, r3, #4
 8004422:	6032      	str	r2, [r6, #0]
 8004424:	681e      	ldr	r6, [r3, #0]
 8004426:	6862      	ldr	r2, [r4, #4]
 8004428:	4630      	mov	r0, r6
 800442a:	f000 fd14 	bl	8004e56 <memchr>
 800442e:	b108      	cbz	r0, 8004434 <_printf_i+0x1e8>
 8004430:	1b80      	subs	r0, r0, r6
 8004432:	6060      	str	r0, [r4, #4]
 8004434:	6863      	ldr	r3, [r4, #4]
 8004436:	6123      	str	r3, [r4, #16]
 8004438:	2300      	movs	r3, #0
 800443a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800443e:	e7aa      	b.n	8004396 <_printf_i+0x14a>
 8004440:	4632      	mov	r2, r6
 8004442:	4649      	mov	r1, r9
 8004444:	4640      	mov	r0, r8
 8004446:	6923      	ldr	r3, [r4, #16]
 8004448:	47d0      	blx	sl
 800444a:	3001      	adds	r0, #1
 800444c:	d0ad      	beq.n	80043aa <_printf_i+0x15e>
 800444e:	6823      	ldr	r3, [r4, #0]
 8004450:	079b      	lsls	r3, r3, #30
 8004452:	d413      	bmi.n	800447c <_printf_i+0x230>
 8004454:	68e0      	ldr	r0, [r4, #12]
 8004456:	9b03      	ldr	r3, [sp, #12]
 8004458:	4298      	cmp	r0, r3
 800445a:	bfb8      	it	lt
 800445c:	4618      	movlt	r0, r3
 800445e:	e7a6      	b.n	80043ae <_printf_i+0x162>
 8004460:	2301      	movs	r3, #1
 8004462:	4632      	mov	r2, r6
 8004464:	4649      	mov	r1, r9
 8004466:	4640      	mov	r0, r8
 8004468:	47d0      	blx	sl
 800446a:	3001      	adds	r0, #1
 800446c:	d09d      	beq.n	80043aa <_printf_i+0x15e>
 800446e:	3501      	adds	r5, #1
 8004470:	68e3      	ldr	r3, [r4, #12]
 8004472:	9903      	ldr	r1, [sp, #12]
 8004474:	1a5b      	subs	r3, r3, r1
 8004476:	42ab      	cmp	r3, r5
 8004478:	dcf2      	bgt.n	8004460 <_printf_i+0x214>
 800447a:	e7eb      	b.n	8004454 <_printf_i+0x208>
 800447c:	2500      	movs	r5, #0
 800447e:	f104 0619 	add.w	r6, r4, #25
 8004482:	e7f5      	b.n	8004470 <_printf_i+0x224>
 8004484:	0800a6ee 	.word	0x0800a6ee
 8004488:	0800a6ff 	.word	0x0800a6ff

0800448c <_scanf_float>:
 800448c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004490:	b087      	sub	sp, #28
 8004492:	9303      	str	r3, [sp, #12]
 8004494:	688b      	ldr	r3, [r1, #8]
 8004496:	4617      	mov	r7, r2
 8004498:	1e5a      	subs	r2, r3, #1
 800449a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800449e:	bf82      	ittt	hi
 80044a0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80044a4:	eb03 0b05 	addhi.w	fp, r3, r5
 80044a8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80044ac:	460a      	mov	r2, r1
 80044ae:	f04f 0500 	mov.w	r5, #0
 80044b2:	bf88      	it	hi
 80044b4:	608b      	strhi	r3, [r1, #8]
 80044b6:	680b      	ldr	r3, [r1, #0]
 80044b8:	4680      	mov	r8, r0
 80044ba:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80044be:	f842 3b1c 	str.w	r3, [r2], #28
 80044c2:	460c      	mov	r4, r1
 80044c4:	bf98      	it	ls
 80044c6:	f04f 0b00 	movls.w	fp, #0
 80044ca:	4616      	mov	r6, r2
 80044cc:	46aa      	mov	sl, r5
 80044ce:	46a9      	mov	r9, r5
 80044d0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80044d4:	9201      	str	r2, [sp, #4]
 80044d6:	9502      	str	r5, [sp, #8]
 80044d8:	68a2      	ldr	r2, [r4, #8]
 80044da:	b152      	cbz	r2, 80044f2 <_scanf_float+0x66>
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	2b4e      	cmp	r3, #78	@ 0x4e
 80044e2:	d865      	bhi.n	80045b0 <_scanf_float+0x124>
 80044e4:	2b40      	cmp	r3, #64	@ 0x40
 80044e6:	d83d      	bhi.n	8004564 <_scanf_float+0xd8>
 80044e8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80044ec:	b2c8      	uxtb	r0, r1
 80044ee:	280e      	cmp	r0, #14
 80044f0:	d93b      	bls.n	800456a <_scanf_float+0xde>
 80044f2:	f1b9 0f00 	cmp.w	r9, #0
 80044f6:	d003      	beq.n	8004500 <_scanf_float+0x74>
 80044f8:	6823      	ldr	r3, [r4, #0]
 80044fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044fe:	6023      	str	r3, [r4, #0]
 8004500:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004504:	f1ba 0f01 	cmp.w	sl, #1
 8004508:	f200 8118 	bhi.w	800473c <_scanf_float+0x2b0>
 800450c:	9b01      	ldr	r3, [sp, #4]
 800450e:	429e      	cmp	r6, r3
 8004510:	f200 8109 	bhi.w	8004726 <_scanf_float+0x29a>
 8004514:	2001      	movs	r0, #1
 8004516:	b007      	add	sp, #28
 8004518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800451c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004520:	2a0d      	cmp	r2, #13
 8004522:	d8e6      	bhi.n	80044f2 <_scanf_float+0x66>
 8004524:	a101      	add	r1, pc, #4	@ (adr r1, 800452c <_scanf_float+0xa0>)
 8004526:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800452a:	bf00      	nop
 800452c:	08004673 	.word	0x08004673
 8004530:	080044f3 	.word	0x080044f3
 8004534:	080044f3 	.word	0x080044f3
 8004538:	080044f3 	.word	0x080044f3
 800453c:	080046d3 	.word	0x080046d3
 8004540:	080046ab 	.word	0x080046ab
 8004544:	080044f3 	.word	0x080044f3
 8004548:	080044f3 	.word	0x080044f3
 800454c:	08004681 	.word	0x08004681
 8004550:	080044f3 	.word	0x080044f3
 8004554:	080044f3 	.word	0x080044f3
 8004558:	080044f3 	.word	0x080044f3
 800455c:	080044f3 	.word	0x080044f3
 8004560:	08004639 	.word	0x08004639
 8004564:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004568:	e7da      	b.n	8004520 <_scanf_float+0x94>
 800456a:	290e      	cmp	r1, #14
 800456c:	d8c1      	bhi.n	80044f2 <_scanf_float+0x66>
 800456e:	a001      	add	r0, pc, #4	@ (adr r0, 8004574 <_scanf_float+0xe8>)
 8004570:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004574:	08004629 	.word	0x08004629
 8004578:	080044f3 	.word	0x080044f3
 800457c:	08004629 	.word	0x08004629
 8004580:	080046bf 	.word	0x080046bf
 8004584:	080044f3 	.word	0x080044f3
 8004588:	080045d1 	.word	0x080045d1
 800458c:	0800460f 	.word	0x0800460f
 8004590:	0800460f 	.word	0x0800460f
 8004594:	0800460f 	.word	0x0800460f
 8004598:	0800460f 	.word	0x0800460f
 800459c:	0800460f 	.word	0x0800460f
 80045a0:	0800460f 	.word	0x0800460f
 80045a4:	0800460f 	.word	0x0800460f
 80045a8:	0800460f 	.word	0x0800460f
 80045ac:	0800460f 	.word	0x0800460f
 80045b0:	2b6e      	cmp	r3, #110	@ 0x6e
 80045b2:	d809      	bhi.n	80045c8 <_scanf_float+0x13c>
 80045b4:	2b60      	cmp	r3, #96	@ 0x60
 80045b6:	d8b1      	bhi.n	800451c <_scanf_float+0x90>
 80045b8:	2b54      	cmp	r3, #84	@ 0x54
 80045ba:	d07b      	beq.n	80046b4 <_scanf_float+0x228>
 80045bc:	2b59      	cmp	r3, #89	@ 0x59
 80045be:	d198      	bne.n	80044f2 <_scanf_float+0x66>
 80045c0:	2d07      	cmp	r5, #7
 80045c2:	d196      	bne.n	80044f2 <_scanf_float+0x66>
 80045c4:	2508      	movs	r5, #8
 80045c6:	e02c      	b.n	8004622 <_scanf_float+0x196>
 80045c8:	2b74      	cmp	r3, #116	@ 0x74
 80045ca:	d073      	beq.n	80046b4 <_scanf_float+0x228>
 80045cc:	2b79      	cmp	r3, #121	@ 0x79
 80045ce:	e7f6      	b.n	80045be <_scanf_float+0x132>
 80045d0:	6821      	ldr	r1, [r4, #0]
 80045d2:	05c8      	lsls	r0, r1, #23
 80045d4:	d51b      	bpl.n	800460e <_scanf_float+0x182>
 80045d6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80045da:	6021      	str	r1, [r4, #0]
 80045dc:	f109 0901 	add.w	r9, r9, #1
 80045e0:	f1bb 0f00 	cmp.w	fp, #0
 80045e4:	d003      	beq.n	80045ee <_scanf_float+0x162>
 80045e6:	3201      	adds	r2, #1
 80045e8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80045ec:	60a2      	str	r2, [r4, #8]
 80045ee:	68a3      	ldr	r3, [r4, #8]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	60a3      	str	r3, [r4, #8]
 80045f4:	6923      	ldr	r3, [r4, #16]
 80045f6:	3301      	adds	r3, #1
 80045f8:	6123      	str	r3, [r4, #16]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	3b01      	subs	r3, #1
 80045fe:	2b00      	cmp	r3, #0
 8004600:	607b      	str	r3, [r7, #4]
 8004602:	f340 8087 	ble.w	8004714 <_scanf_float+0x288>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	3301      	adds	r3, #1
 800460a:	603b      	str	r3, [r7, #0]
 800460c:	e764      	b.n	80044d8 <_scanf_float+0x4c>
 800460e:	eb1a 0105 	adds.w	r1, sl, r5
 8004612:	f47f af6e 	bne.w	80044f2 <_scanf_float+0x66>
 8004616:	460d      	mov	r5, r1
 8004618:	468a      	mov	sl, r1
 800461a:	6822      	ldr	r2, [r4, #0]
 800461c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004620:	6022      	str	r2, [r4, #0]
 8004622:	f806 3b01 	strb.w	r3, [r6], #1
 8004626:	e7e2      	b.n	80045ee <_scanf_float+0x162>
 8004628:	6822      	ldr	r2, [r4, #0]
 800462a:	0610      	lsls	r0, r2, #24
 800462c:	f57f af61 	bpl.w	80044f2 <_scanf_float+0x66>
 8004630:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004634:	6022      	str	r2, [r4, #0]
 8004636:	e7f4      	b.n	8004622 <_scanf_float+0x196>
 8004638:	f1ba 0f00 	cmp.w	sl, #0
 800463c:	d10e      	bne.n	800465c <_scanf_float+0x1d0>
 800463e:	f1b9 0f00 	cmp.w	r9, #0
 8004642:	d10e      	bne.n	8004662 <_scanf_float+0x1d6>
 8004644:	6822      	ldr	r2, [r4, #0]
 8004646:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800464a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800464e:	d108      	bne.n	8004662 <_scanf_float+0x1d6>
 8004650:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004654:	f04f 0a01 	mov.w	sl, #1
 8004658:	6022      	str	r2, [r4, #0]
 800465a:	e7e2      	b.n	8004622 <_scanf_float+0x196>
 800465c:	f1ba 0f02 	cmp.w	sl, #2
 8004660:	d055      	beq.n	800470e <_scanf_float+0x282>
 8004662:	2d01      	cmp	r5, #1
 8004664:	d002      	beq.n	800466c <_scanf_float+0x1e0>
 8004666:	2d04      	cmp	r5, #4
 8004668:	f47f af43 	bne.w	80044f2 <_scanf_float+0x66>
 800466c:	3501      	adds	r5, #1
 800466e:	b2ed      	uxtb	r5, r5
 8004670:	e7d7      	b.n	8004622 <_scanf_float+0x196>
 8004672:	f1ba 0f01 	cmp.w	sl, #1
 8004676:	f47f af3c 	bne.w	80044f2 <_scanf_float+0x66>
 800467a:	f04f 0a02 	mov.w	sl, #2
 800467e:	e7d0      	b.n	8004622 <_scanf_float+0x196>
 8004680:	b97d      	cbnz	r5, 80046a2 <_scanf_float+0x216>
 8004682:	f1b9 0f00 	cmp.w	r9, #0
 8004686:	f47f af37 	bne.w	80044f8 <_scanf_float+0x6c>
 800468a:	6822      	ldr	r2, [r4, #0]
 800468c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004690:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004694:	f040 8103 	bne.w	800489e <_scanf_float+0x412>
 8004698:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800469c:	2501      	movs	r5, #1
 800469e:	6022      	str	r2, [r4, #0]
 80046a0:	e7bf      	b.n	8004622 <_scanf_float+0x196>
 80046a2:	2d03      	cmp	r5, #3
 80046a4:	d0e2      	beq.n	800466c <_scanf_float+0x1e0>
 80046a6:	2d05      	cmp	r5, #5
 80046a8:	e7de      	b.n	8004668 <_scanf_float+0x1dc>
 80046aa:	2d02      	cmp	r5, #2
 80046ac:	f47f af21 	bne.w	80044f2 <_scanf_float+0x66>
 80046b0:	2503      	movs	r5, #3
 80046b2:	e7b6      	b.n	8004622 <_scanf_float+0x196>
 80046b4:	2d06      	cmp	r5, #6
 80046b6:	f47f af1c 	bne.w	80044f2 <_scanf_float+0x66>
 80046ba:	2507      	movs	r5, #7
 80046bc:	e7b1      	b.n	8004622 <_scanf_float+0x196>
 80046be:	6822      	ldr	r2, [r4, #0]
 80046c0:	0591      	lsls	r1, r2, #22
 80046c2:	f57f af16 	bpl.w	80044f2 <_scanf_float+0x66>
 80046c6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80046ca:	6022      	str	r2, [r4, #0]
 80046cc:	f8cd 9008 	str.w	r9, [sp, #8]
 80046d0:	e7a7      	b.n	8004622 <_scanf_float+0x196>
 80046d2:	6822      	ldr	r2, [r4, #0]
 80046d4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80046d8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80046dc:	d006      	beq.n	80046ec <_scanf_float+0x260>
 80046de:	0550      	lsls	r0, r2, #21
 80046e0:	f57f af07 	bpl.w	80044f2 <_scanf_float+0x66>
 80046e4:	f1b9 0f00 	cmp.w	r9, #0
 80046e8:	f000 80d9 	beq.w	800489e <_scanf_float+0x412>
 80046ec:	0591      	lsls	r1, r2, #22
 80046ee:	bf58      	it	pl
 80046f0:	9902      	ldrpl	r1, [sp, #8]
 80046f2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80046f6:	bf58      	it	pl
 80046f8:	eba9 0101 	subpl.w	r1, r9, r1
 80046fc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004700:	f04f 0900 	mov.w	r9, #0
 8004704:	bf58      	it	pl
 8004706:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800470a:	6022      	str	r2, [r4, #0]
 800470c:	e789      	b.n	8004622 <_scanf_float+0x196>
 800470e:	f04f 0a03 	mov.w	sl, #3
 8004712:	e786      	b.n	8004622 <_scanf_float+0x196>
 8004714:	4639      	mov	r1, r7
 8004716:	4640      	mov	r0, r8
 8004718:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800471c:	4798      	blx	r3
 800471e:	2800      	cmp	r0, #0
 8004720:	f43f aeda 	beq.w	80044d8 <_scanf_float+0x4c>
 8004724:	e6e5      	b.n	80044f2 <_scanf_float+0x66>
 8004726:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800472a:	463a      	mov	r2, r7
 800472c:	4640      	mov	r0, r8
 800472e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004732:	4798      	blx	r3
 8004734:	6923      	ldr	r3, [r4, #16]
 8004736:	3b01      	subs	r3, #1
 8004738:	6123      	str	r3, [r4, #16]
 800473a:	e6e7      	b.n	800450c <_scanf_float+0x80>
 800473c:	1e6b      	subs	r3, r5, #1
 800473e:	2b06      	cmp	r3, #6
 8004740:	d824      	bhi.n	800478c <_scanf_float+0x300>
 8004742:	2d02      	cmp	r5, #2
 8004744:	d836      	bhi.n	80047b4 <_scanf_float+0x328>
 8004746:	9b01      	ldr	r3, [sp, #4]
 8004748:	429e      	cmp	r6, r3
 800474a:	f67f aee3 	bls.w	8004514 <_scanf_float+0x88>
 800474e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004752:	463a      	mov	r2, r7
 8004754:	4640      	mov	r0, r8
 8004756:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800475a:	4798      	blx	r3
 800475c:	6923      	ldr	r3, [r4, #16]
 800475e:	3b01      	subs	r3, #1
 8004760:	6123      	str	r3, [r4, #16]
 8004762:	e7f0      	b.n	8004746 <_scanf_float+0x2ba>
 8004764:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004768:	463a      	mov	r2, r7
 800476a:	4640      	mov	r0, r8
 800476c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004770:	4798      	blx	r3
 8004772:	6923      	ldr	r3, [r4, #16]
 8004774:	3b01      	subs	r3, #1
 8004776:	6123      	str	r3, [r4, #16]
 8004778:	f10a 3aff 	add.w	sl, sl, #4294967295
 800477c:	fa5f fa8a 	uxtb.w	sl, sl
 8004780:	f1ba 0f02 	cmp.w	sl, #2
 8004784:	d1ee      	bne.n	8004764 <_scanf_float+0x2d8>
 8004786:	3d03      	subs	r5, #3
 8004788:	b2ed      	uxtb	r5, r5
 800478a:	1b76      	subs	r6, r6, r5
 800478c:	6823      	ldr	r3, [r4, #0]
 800478e:	05da      	lsls	r2, r3, #23
 8004790:	d530      	bpl.n	80047f4 <_scanf_float+0x368>
 8004792:	055b      	lsls	r3, r3, #21
 8004794:	d511      	bpl.n	80047ba <_scanf_float+0x32e>
 8004796:	9b01      	ldr	r3, [sp, #4]
 8004798:	429e      	cmp	r6, r3
 800479a:	f67f aebb 	bls.w	8004514 <_scanf_float+0x88>
 800479e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80047a2:	463a      	mov	r2, r7
 80047a4:	4640      	mov	r0, r8
 80047a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80047aa:	4798      	blx	r3
 80047ac:	6923      	ldr	r3, [r4, #16]
 80047ae:	3b01      	subs	r3, #1
 80047b0:	6123      	str	r3, [r4, #16]
 80047b2:	e7f0      	b.n	8004796 <_scanf_float+0x30a>
 80047b4:	46aa      	mov	sl, r5
 80047b6:	46b3      	mov	fp, r6
 80047b8:	e7de      	b.n	8004778 <_scanf_float+0x2ec>
 80047ba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80047be:	6923      	ldr	r3, [r4, #16]
 80047c0:	2965      	cmp	r1, #101	@ 0x65
 80047c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80047c6:	f106 35ff 	add.w	r5, r6, #4294967295
 80047ca:	6123      	str	r3, [r4, #16]
 80047cc:	d00c      	beq.n	80047e8 <_scanf_float+0x35c>
 80047ce:	2945      	cmp	r1, #69	@ 0x45
 80047d0:	d00a      	beq.n	80047e8 <_scanf_float+0x35c>
 80047d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80047d6:	463a      	mov	r2, r7
 80047d8:	4640      	mov	r0, r8
 80047da:	4798      	blx	r3
 80047dc:	6923      	ldr	r3, [r4, #16]
 80047de:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80047e2:	3b01      	subs	r3, #1
 80047e4:	1eb5      	subs	r5, r6, #2
 80047e6:	6123      	str	r3, [r4, #16]
 80047e8:	463a      	mov	r2, r7
 80047ea:	4640      	mov	r0, r8
 80047ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80047f0:	4798      	blx	r3
 80047f2:	462e      	mov	r6, r5
 80047f4:	6822      	ldr	r2, [r4, #0]
 80047f6:	f012 0210 	ands.w	r2, r2, #16
 80047fa:	d001      	beq.n	8004800 <_scanf_float+0x374>
 80047fc:	2000      	movs	r0, #0
 80047fe:	e68a      	b.n	8004516 <_scanf_float+0x8a>
 8004800:	7032      	strb	r2, [r6, #0]
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004808:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800480c:	d11c      	bne.n	8004848 <_scanf_float+0x3bc>
 800480e:	9b02      	ldr	r3, [sp, #8]
 8004810:	454b      	cmp	r3, r9
 8004812:	eba3 0209 	sub.w	r2, r3, r9
 8004816:	d123      	bne.n	8004860 <_scanf_float+0x3d4>
 8004818:	2200      	movs	r2, #0
 800481a:	4640      	mov	r0, r8
 800481c:	9901      	ldr	r1, [sp, #4]
 800481e:	f002 fd1f 	bl	8007260 <_strtod_r>
 8004822:	9b03      	ldr	r3, [sp, #12]
 8004824:	6825      	ldr	r5, [r4, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f015 0f02 	tst.w	r5, #2
 800482c:	4606      	mov	r6, r0
 800482e:	460f      	mov	r7, r1
 8004830:	f103 0204 	add.w	r2, r3, #4
 8004834:	d01f      	beq.n	8004876 <_scanf_float+0x3ea>
 8004836:	9903      	ldr	r1, [sp, #12]
 8004838:	600a      	str	r2, [r1, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	e9c3 6700 	strd	r6, r7, [r3]
 8004840:	68e3      	ldr	r3, [r4, #12]
 8004842:	3301      	adds	r3, #1
 8004844:	60e3      	str	r3, [r4, #12]
 8004846:	e7d9      	b.n	80047fc <_scanf_float+0x370>
 8004848:	9b04      	ldr	r3, [sp, #16]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d0e4      	beq.n	8004818 <_scanf_float+0x38c>
 800484e:	9905      	ldr	r1, [sp, #20]
 8004850:	230a      	movs	r3, #10
 8004852:	4640      	mov	r0, r8
 8004854:	3101      	adds	r1, #1
 8004856:	f002 fd83 	bl	8007360 <_strtol_r>
 800485a:	9b04      	ldr	r3, [sp, #16]
 800485c:	9e05      	ldr	r6, [sp, #20]
 800485e:	1ac2      	subs	r2, r0, r3
 8004860:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004864:	429e      	cmp	r6, r3
 8004866:	bf28      	it	cs
 8004868:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800486c:	4630      	mov	r0, r6
 800486e:	490d      	ldr	r1, [pc, #52]	@ (80048a4 <_scanf_float+0x418>)
 8004870:	f000 f94e 	bl	8004b10 <siprintf>
 8004874:	e7d0      	b.n	8004818 <_scanf_float+0x38c>
 8004876:	076d      	lsls	r5, r5, #29
 8004878:	d4dd      	bmi.n	8004836 <_scanf_float+0x3aa>
 800487a:	9d03      	ldr	r5, [sp, #12]
 800487c:	602a      	str	r2, [r5, #0]
 800487e:	681d      	ldr	r5, [r3, #0]
 8004880:	4602      	mov	r2, r0
 8004882:	460b      	mov	r3, r1
 8004884:	f7fc f92e 	bl	8000ae4 <__aeabi_dcmpun>
 8004888:	b120      	cbz	r0, 8004894 <_scanf_float+0x408>
 800488a:	4807      	ldr	r0, [pc, #28]	@ (80048a8 <_scanf_float+0x41c>)
 800488c:	f000 faf2 	bl	8004e74 <nanf>
 8004890:	6028      	str	r0, [r5, #0]
 8004892:	e7d5      	b.n	8004840 <_scanf_float+0x3b4>
 8004894:	4630      	mov	r0, r6
 8004896:	4639      	mov	r1, r7
 8004898:	f7fc f982 	bl	8000ba0 <__aeabi_d2f>
 800489c:	e7f8      	b.n	8004890 <_scanf_float+0x404>
 800489e:	f04f 0900 	mov.w	r9, #0
 80048a2:	e62d      	b.n	8004500 <_scanf_float+0x74>
 80048a4:	0800a710 	.word	0x0800a710
 80048a8:	0800aac0 	.word	0x0800aac0

080048ac <std>:
 80048ac:	2300      	movs	r3, #0
 80048ae:	b510      	push	{r4, lr}
 80048b0:	4604      	mov	r4, r0
 80048b2:	e9c0 3300 	strd	r3, r3, [r0]
 80048b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048ba:	6083      	str	r3, [r0, #8]
 80048bc:	8181      	strh	r1, [r0, #12]
 80048be:	6643      	str	r3, [r0, #100]	@ 0x64
 80048c0:	81c2      	strh	r2, [r0, #14]
 80048c2:	6183      	str	r3, [r0, #24]
 80048c4:	4619      	mov	r1, r3
 80048c6:	2208      	movs	r2, #8
 80048c8:	305c      	adds	r0, #92	@ 0x5c
 80048ca:	f000 fa45 	bl	8004d58 <memset>
 80048ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004904 <std+0x58>)
 80048d0:	6224      	str	r4, [r4, #32]
 80048d2:	6263      	str	r3, [r4, #36]	@ 0x24
 80048d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004908 <std+0x5c>)
 80048d6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80048d8:	4b0c      	ldr	r3, [pc, #48]	@ (800490c <std+0x60>)
 80048da:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80048dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004910 <std+0x64>)
 80048de:	6323      	str	r3, [r4, #48]	@ 0x30
 80048e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004914 <std+0x68>)
 80048e2:	429c      	cmp	r4, r3
 80048e4:	d006      	beq.n	80048f4 <std+0x48>
 80048e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80048ea:	4294      	cmp	r4, r2
 80048ec:	d002      	beq.n	80048f4 <std+0x48>
 80048ee:	33d0      	adds	r3, #208	@ 0xd0
 80048f0:	429c      	cmp	r4, r3
 80048f2:	d105      	bne.n	8004900 <std+0x54>
 80048f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80048f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048fc:	f000 baa8 	b.w	8004e50 <__retarget_lock_init_recursive>
 8004900:	bd10      	pop	{r4, pc}
 8004902:	bf00      	nop
 8004904:	08004ba5 	.word	0x08004ba5
 8004908:	08004bcb 	.word	0x08004bcb
 800490c:	08004c03 	.word	0x08004c03
 8004910:	08004c27 	.word	0x08004c27
 8004914:	20000830 	.word	0x20000830

08004918 <stdio_exit_handler>:
 8004918:	4a02      	ldr	r2, [pc, #8]	@ (8004924 <stdio_exit_handler+0xc>)
 800491a:	4903      	ldr	r1, [pc, #12]	@ (8004928 <stdio_exit_handler+0x10>)
 800491c:	4803      	ldr	r0, [pc, #12]	@ (800492c <stdio_exit_handler+0x14>)
 800491e:	f000 b869 	b.w	80049f4 <_fwalk_sglue>
 8004922:	bf00      	nop
 8004924:	2000000c 	.word	0x2000000c
 8004928:	08007fc1 	.word	0x08007fc1
 800492c:	2000001c 	.word	0x2000001c

08004930 <cleanup_stdio>:
 8004930:	6841      	ldr	r1, [r0, #4]
 8004932:	4b0c      	ldr	r3, [pc, #48]	@ (8004964 <cleanup_stdio+0x34>)
 8004934:	b510      	push	{r4, lr}
 8004936:	4299      	cmp	r1, r3
 8004938:	4604      	mov	r4, r0
 800493a:	d001      	beq.n	8004940 <cleanup_stdio+0x10>
 800493c:	f003 fb40 	bl	8007fc0 <_fflush_r>
 8004940:	68a1      	ldr	r1, [r4, #8]
 8004942:	4b09      	ldr	r3, [pc, #36]	@ (8004968 <cleanup_stdio+0x38>)
 8004944:	4299      	cmp	r1, r3
 8004946:	d002      	beq.n	800494e <cleanup_stdio+0x1e>
 8004948:	4620      	mov	r0, r4
 800494a:	f003 fb39 	bl	8007fc0 <_fflush_r>
 800494e:	68e1      	ldr	r1, [r4, #12]
 8004950:	4b06      	ldr	r3, [pc, #24]	@ (800496c <cleanup_stdio+0x3c>)
 8004952:	4299      	cmp	r1, r3
 8004954:	d004      	beq.n	8004960 <cleanup_stdio+0x30>
 8004956:	4620      	mov	r0, r4
 8004958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800495c:	f003 bb30 	b.w	8007fc0 <_fflush_r>
 8004960:	bd10      	pop	{r4, pc}
 8004962:	bf00      	nop
 8004964:	20000830 	.word	0x20000830
 8004968:	20000898 	.word	0x20000898
 800496c:	20000900 	.word	0x20000900

08004970 <global_stdio_init.part.0>:
 8004970:	b510      	push	{r4, lr}
 8004972:	4b0b      	ldr	r3, [pc, #44]	@ (80049a0 <global_stdio_init.part.0+0x30>)
 8004974:	4c0b      	ldr	r4, [pc, #44]	@ (80049a4 <global_stdio_init.part.0+0x34>)
 8004976:	4a0c      	ldr	r2, [pc, #48]	@ (80049a8 <global_stdio_init.part.0+0x38>)
 8004978:	4620      	mov	r0, r4
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	2104      	movs	r1, #4
 800497e:	2200      	movs	r2, #0
 8004980:	f7ff ff94 	bl	80048ac <std>
 8004984:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004988:	2201      	movs	r2, #1
 800498a:	2109      	movs	r1, #9
 800498c:	f7ff ff8e 	bl	80048ac <std>
 8004990:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004994:	2202      	movs	r2, #2
 8004996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800499a:	2112      	movs	r1, #18
 800499c:	f7ff bf86 	b.w	80048ac <std>
 80049a0:	20000968 	.word	0x20000968
 80049a4:	20000830 	.word	0x20000830
 80049a8:	08004919 	.word	0x08004919

080049ac <__sfp_lock_acquire>:
 80049ac:	4801      	ldr	r0, [pc, #4]	@ (80049b4 <__sfp_lock_acquire+0x8>)
 80049ae:	f000 ba50 	b.w	8004e52 <__retarget_lock_acquire_recursive>
 80049b2:	bf00      	nop
 80049b4:	20000971 	.word	0x20000971

080049b8 <__sfp_lock_release>:
 80049b8:	4801      	ldr	r0, [pc, #4]	@ (80049c0 <__sfp_lock_release+0x8>)
 80049ba:	f000 ba4b 	b.w	8004e54 <__retarget_lock_release_recursive>
 80049be:	bf00      	nop
 80049c0:	20000971 	.word	0x20000971

080049c4 <__sinit>:
 80049c4:	b510      	push	{r4, lr}
 80049c6:	4604      	mov	r4, r0
 80049c8:	f7ff fff0 	bl	80049ac <__sfp_lock_acquire>
 80049cc:	6a23      	ldr	r3, [r4, #32]
 80049ce:	b11b      	cbz	r3, 80049d8 <__sinit+0x14>
 80049d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049d4:	f7ff bff0 	b.w	80049b8 <__sfp_lock_release>
 80049d8:	4b04      	ldr	r3, [pc, #16]	@ (80049ec <__sinit+0x28>)
 80049da:	6223      	str	r3, [r4, #32]
 80049dc:	4b04      	ldr	r3, [pc, #16]	@ (80049f0 <__sinit+0x2c>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d1f5      	bne.n	80049d0 <__sinit+0xc>
 80049e4:	f7ff ffc4 	bl	8004970 <global_stdio_init.part.0>
 80049e8:	e7f2      	b.n	80049d0 <__sinit+0xc>
 80049ea:	bf00      	nop
 80049ec:	08004931 	.word	0x08004931
 80049f0:	20000968 	.word	0x20000968

080049f4 <_fwalk_sglue>:
 80049f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049f8:	4607      	mov	r7, r0
 80049fa:	4688      	mov	r8, r1
 80049fc:	4614      	mov	r4, r2
 80049fe:	2600      	movs	r6, #0
 8004a00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a04:	f1b9 0901 	subs.w	r9, r9, #1
 8004a08:	d505      	bpl.n	8004a16 <_fwalk_sglue+0x22>
 8004a0a:	6824      	ldr	r4, [r4, #0]
 8004a0c:	2c00      	cmp	r4, #0
 8004a0e:	d1f7      	bne.n	8004a00 <_fwalk_sglue+0xc>
 8004a10:	4630      	mov	r0, r6
 8004a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a16:	89ab      	ldrh	r3, [r5, #12]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d907      	bls.n	8004a2c <_fwalk_sglue+0x38>
 8004a1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a20:	3301      	adds	r3, #1
 8004a22:	d003      	beq.n	8004a2c <_fwalk_sglue+0x38>
 8004a24:	4629      	mov	r1, r5
 8004a26:	4638      	mov	r0, r7
 8004a28:	47c0      	blx	r8
 8004a2a:	4306      	orrs	r6, r0
 8004a2c:	3568      	adds	r5, #104	@ 0x68
 8004a2e:	e7e9      	b.n	8004a04 <_fwalk_sglue+0x10>

08004a30 <iprintf>:
 8004a30:	b40f      	push	{r0, r1, r2, r3}
 8004a32:	b507      	push	{r0, r1, r2, lr}
 8004a34:	4906      	ldr	r1, [pc, #24]	@ (8004a50 <iprintf+0x20>)
 8004a36:	ab04      	add	r3, sp, #16
 8004a38:	6808      	ldr	r0, [r1, #0]
 8004a3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a3e:	6881      	ldr	r1, [r0, #8]
 8004a40:	9301      	str	r3, [sp, #4]
 8004a42:	f002 ffd9 	bl	80079f8 <_vfiprintf_r>
 8004a46:	b003      	add	sp, #12
 8004a48:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a4c:	b004      	add	sp, #16
 8004a4e:	4770      	bx	lr
 8004a50:	20000018 	.word	0x20000018

08004a54 <_puts_r>:
 8004a54:	6a03      	ldr	r3, [r0, #32]
 8004a56:	b570      	push	{r4, r5, r6, lr}
 8004a58:	4605      	mov	r5, r0
 8004a5a:	460e      	mov	r6, r1
 8004a5c:	6884      	ldr	r4, [r0, #8]
 8004a5e:	b90b      	cbnz	r3, 8004a64 <_puts_r+0x10>
 8004a60:	f7ff ffb0 	bl	80049c4 <__sinit>
 8004a64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a66:	07db      	lsls	r3, r3, #31
 8004a68:	d405      	bmi.n	8004a76 <_puts_r+0x22>
 8004a6a:	89a3      	ldrh	r3, [r4, #12]
 8004a6c:	0598      	lsls	r0, r3, #22
 8004a6e:	d402      	bmi.n	8004a76 <_puts_r+0x22>
 8004a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a72:	f000 f9ee 	bl	8004e52 <__retarget_lock_acquire_recursive>
 8004a76:	89a3      	ldrh	r3, [r4, #12]
 8004a78:	0719      	lsls	r1, r3, #28
 8004a7a:	d502      	bpl.n	8004a82 <_puts_r+0x2e>
 8004a7c:	6923      	ldr	r3, [r4, #16]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d135      	bne.n	8004aee <_puts_r+0x9a>
 8004a82:	4621      	mov	r1, r4
 8004a84:	4628      	mov	r0, r5
 8004a86:	f000 f911 	bl	8004cac <__swsetup_r>
 8004a8a:	b380      	cbz	r0, 8004aee <_puts_r+0x9a>
 8004a8c:	f04f 35ff 	mov.w	r5, #4294967295
 8004a90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a92:	07da      	lsls	r2, r3, #31
 8004a94:	d405      	bmi.n	8004aa2 <_puts_r+0x4e>
 8004a96:	89a3      	ldrh	r3, [r4, #12]
 8004a98:	059b      	lsls	r3, r3, #22
 8004a9a:	d402      	bmi.n	8004aa2 <_puts_r+0x4e>
 8004a9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a9e:	f000 f9d9 	bl	8004e54 <__retarget_lock_release_recursive>
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	bd70      	pop	{r4, r5, r6, pc}
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	da04      	bge.n	8004ab4 <_puts_r+0x60>
 8004aaa:	69a2      	ldr	r2, [r4, #24]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	dc17      	bgt.n	8004ae0 <_puts_r+0x8c>
 8004ab0:	290a      	cmp	r1, #10
 8004ab2:	d015      	beq.n	8004ae0 <_puts_r+0x8c>
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	6022      	str	r2, [r4, #0]
 8004aba:	7019      	strb	r1, [r3, #0]
 8004abc:	68a3      	ldr	r3, [r4, #8]
 8004abe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	60a3      	str	r3, [r4, #8]
 8004ac6:	2900      	cmp	r1, #0
 8004ac8:	d1ed      	bne.n	8004aa6 <_puts_r+0x52>
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	da11      	bge.n	8004af2 <_puts_r+0x9e>
 8004ace:	4622      	mov	r2, r4
 8004ad0:	210a      	movs	r1, #10
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	f000 f8ab 	bl	8004c2e <__swbuf_r>
 8004ad8:	3001      	adds	r0, #1
 8004ada:	d0d7      	beq.n	8004a8c <_puts_r+0x38>
 8004adc:	250a      	movs	r5, #10
 8004ade:	e7d7      	b.n	8004a90 <_puts_r+0x3c>
 8004ae0:	4622      	mov	r2, r4
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	f000 f8a3 	bl	8004c2e <__swbuf_r>
 8004ae8:	3001      	adds	r0, #1
 8004aea:	d1e7      	bne.n	8004abc <_puts_r+0x68>
 8004aec:	e7ce      	b.n	8004a8c <_puts_r+0x38>
 8004aee:	3e01      	subs	r6, #1
 8004af0:	e7e4      	b.n	8004abc <_puts_r+0x68>
 8004af2:	6823      	ldr	r3, [r4, #0]
 8004af4:	1c5a      	adds	r2, r3, #1
 8004af6:	6022      	str	r2, [r4, #0]
 8004af8:	220a      	movs	r2, #10
 8004afa:	701a      	strb	r2, [r3, #0]
 8004afc:	e7ee      	b.n	8004adc <_puts_r+0x88>
	...

08004b00 <puts>:
 8004b00:	4b02      	ldr	r3, [pc, #8]	@ (8004b0c <puts+0xc>)
 8004b02:	4601      	mov	r1, r0
 8004b04:	6818      	ldr	r0, [r3, #0]
 8004b06:	f7ff bfa5 	b.w	8004a54 <_puts_r>
 8004b0a:	bf00      	nop
 8004b0c:	20000018 	.word	0x20000018

08004b10 <siprintf>:
 8004b10:	b40e      	push	{r1, r2, r3}
 8004b12:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004b16:	b500      	push	{lr}
 8004b18:	b09c      	sub	sp, #112	@ 0x70
 8004b1a:	ab1d      	add	r3, sp, #116	@ 0x74
 8004b1c:	9002      	str	r0, [sp, #8]
 8004b1e:	9006      	str	r0, [sp, #24]
 8004b20:	9107      	str	r1, [sp, #28]
 8004b22:	9104      	str	r1, [sp, #16]
 8004b24:	4808      	ldr	r0, [pc, #32]	@ (8004b48 <siprintf+0x38>)
 8004b26:	4909      	ldr	r1, [pc, #36]	@ (8004b4c <siprintf+0x3c>)
 8004b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b2c:	9105      	str	r1, [sp, #20]
 8004b2e:	6800      	ldr	r0, [r0, #0]
 8004b30:	a902      	add	r1, sp, #8
 8004b32:	9301      	str	r3, [sp, #4]
 8004b34:	f002 fc72 	bl	800741c <_svfiprintf_r>
 8004b38:	2200      	movs	r2, #0
 8004b3a:	9b02      	ldr	r3, [sp, #8]
 8004b3c:	701a      	strb	r2, [r3, #0]
 8004b3e:	b01c      	add	sp, #112	@ 0x70
 8004b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b44:	b003      	add	sp, #12
 8004b46:	4770      	bx	lr
 8004b48:	20000018 	.word	0x20000018
 8004b4c:	ffff0208 	.word	0xffff0208

08004b50 <siscanf>:
 8004b50:	b40e      	push	{r1, r2, r3}
 8004b52:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8004b56:	b530      	push	{r4, r5, lr}
 8004b58:	b09c      	sub	sp, #112	@ 0x70
 8004b5a:	ac1f      	add	r4, sp, #124	@ 0x7c
 8004b5c:	f854 5b04 	ldr.w	r5, [r4], #4
 8004b60:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004b64:	9002      	str	r0, [sp, #8]
 8004b66:	9006      	str	r0, [sp, #24]
 8004b68:	f7fb fb5e 	bl	8000228 <strlen>
 8004b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b9c <siscanf+0x4c>)
 8004b6e:	9003      	str	r0, [sp, #12]
 8004b70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004b72:	2300      	movs	r3, #0
 8004b74:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004b76:	9314      	str	r3, [sp, #80]	@ 0x50
 8004b78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004b7c:	9007      	str	r0, [sp, #28]
 8004b7e:	4808      	ldr	r0, [pc, #32]	@ (8004ba0 <siscanf+0x50>)
 8004b80:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004b84:	462a      	mov	r2, r5
 8004b86:	4623      	mov	r3, r4
 8004b88:	a902      	add	r1, sp, #8
 8004b8a:	6800      	ldr	r0, [r0, #0]
 8004b8c:	9401      	str	r4, [sp, #4]
 8004b8e:	f002 fd99 	bl	80076c4 <__ssvfiscanf_r>
 8004b92:	b01c      	add	sp, #112	@ 0x70
 8004b94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b98:	b003      	add	sp, #12
 8004b9a:	4770      	bx	lr
 8004b9c:	08004bc7 	.word	0x08004bc7
 8004ba0:	20000018 	.word	0x20000018

08004ba4 <__sread>:
 8004ba4:	b510      	push	{r4, lr}
 8004ba6:	460c      	mov	r4, r1
 8004ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bac:	f000 f902 	bl	8004db4 <_read_r>
 8004bb0:	2800      	cmp	r0, #0
 8004bb2:	bfab      	itete	ge
 8004bb4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004bb6:	89a3      	ldrhlt	r3, [r4, #12]
 8004bb8:	181b      	addge	r3, r3, r0
 8004bba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004bbe:	bfac      	ite	ge
 8004bc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004bc2:	81a3      	strhlt	r3, [r4, #12]
 8004bc4:	bd10      	pop	{r4, pc}

08004bc6 <__seofread>:
 8004bc6:	2000      	movs	r0, #0
 8004bc8:	4770      	bx	lr

08004bca <__swrite>:
 8004bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bce:	461f      	mov	r7, r3
 8004bd0:	898b      	ldrh	r3, [r1, #12]
 8004bd2:	4605      	mov	r5, r0
 8004bd4:	05db      	lsls	r3, r3, #23
 8004bd6:	460c      	mov	r4, r1
 8004bd8:	4616      	mov	r6, r2
 8004bda:	d505      	bpl.n	8004be8 <__swrite+0x1e>
 8004bdc:	2302      	movs	r3, #2
 8004bde:	2200      	movs	r2, #0
 8004be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004be4:	f000 f8d4 	bl	8004d90 <_lseek_r>
 8004be8:	89a3      	ldrh	r3, [r4, #12]
 8004bea:	4632      	mov	r2, r6
 8004bec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bf0:	81a3      	strh	r3, [r4, #12]
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	463b      	mov	r3, r7
 8004bf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bfe:	f000 b8eb 	b.w	8004dd8 <_write_r>

08004c02 <__sseek>:
 8004c02:	b510      	push	{r4, lr}
 8004c04:	460c      	mov	r4, r1
 8004c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c0a:	f000 f8c1 	bl	8004d90 <_lseek_r>
 8004c0e:	1c43      	adds	r3, r0, #1
 8004c10:	89a3      	ldrh	r3, [r4, #12]
 8004c12:	bf15      	itete	ne
 8004c14:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c1e:	81a3      	strheq	r3, [r4, #12]
 8004c20:	bf18      	it	ne
 8004c22:	81a3      	strhne	r3, [r4, #12]
 8004c24:	bd10      	pop	{r4, pc}

08004c26 <__sclose>:
 8004c26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c2a:	f000 b8a1 	b.w	8004d70 <_close_r>

08004c2e <__swbuf_r>:
 8004c2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c30:	460e      	mov	r6, r1
 8004c32:	4614      	mov	r4, r2
 8004c34:	4605      	mov	r5, r0
 8004c36:	b118      	cbz	r0, 8004c40 <__swbuf_r+0x12>
 8004c38:	6a03      	ldr	r3, [r0, #32]
 8004c3a:	b90b      	cbnz	r3, 8004c40 <__swbuf_r+0x12>
 8004c3c:	f7ff fec2 	bl	80049c4 <__sinit>
 8004c40:	69a3      	ldr	r3, [r4, #24]
 8004c42:	60a3      	str	r3, [r4, #8]
 8004c44:	89a3      	ldrh	r3, [r4, #12]
 8004c46:	071a      	lsls	r2, r3, #28
 8004c48:	d501      	bpl.n	8004c4e <__swbuf_r+0x20>
 8004c4a:	6923      	ldr	r3, [r4, #16]
 8004c4c:	b943      	cbnz	r3, 8004c60 <__swbuf_r+0x32>
 8004c4e:	4621      	mov	r1, r4
 8004c50:	4628      	mov	r0, r5
 8004c52:	f000 f82b 	bl	8004cac <__swsetup_r>
 8004c56:	b118      	cbz	r0, 8004c60 <__swbuf_r+0x32>
 8004c58:	f04f 37ff 	mov.w	r7, #4294967295
 8004c5c:	4638      	mov	r0, r7
 8004c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c60:	6823      	ldr	r3, [r4, #0]
 8004c62:	6922      	ldr	r2, [r4, #16]
 8004c64:	b2f6      	uxtb	r6, r6
 8004c66:	1a98      	subs	r0, r3, r2
 8004c68:	6963      	ldr	r3, [r4, #20]
 8004c6a:	4637      	mov	r7, r6
 8004c6c:	4283      	cmp	r3, r0
 8004c6e:	dc05      	bgt.n	8004c7c <__swbuf_r+0x4e>
 8004c70:	4621      	mov	r1, r4
 8004c72:	4628      	mov	r0, r5
 8004c74:	f003 f9a4 	bl	8007fc0 <_fflush_r>
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	d1ed      	bne.n	8004c58 <__swbuf_r+0x2a>
 8004c7c:	68a3      	ldr	r3, [r4, #8]
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	60a3      	str	r3, [r4, #8]
 8004c82:	6823      	ldr	r3, [r4, #0]
 8004c84:	1c5a      	adds	r2, r3, #1
 8004c86:	6022      	str	r2, [r4, #0]
 8004c88:	701e      	strb	r6, [r3, #0]
 8004c8a:	6962      	ldr	r2, [r4, #20]
 8004c8c:	1c43      	adds	r3, r0, #1
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d004      	beq.n	8004c9c <__swbuf_r+0x6e>
 8004c92:	89a3      	ldrh	r3, [r4, #12]
 8004c94:	07db      	lsls	r3, r3, #31
 8004c96:	d5e1      	bpl.n	8004c5c <__swbuf_r+0x2e>
 8004c98:	2e0a      	cmp	r6, #10
 8004c9a:	d1df      	bne.n	8004c5c <__swbuf_r+0x2e>
 8004c9c:	4621      	mov	r1, r4
 8004c9e:	4628      	mov	r0, r5
 8004ca0:	f003 f98e 	bl	8007fc0 <_fflush_r>
 8004ca4:	2800      	cmp	r0, #0
 8004ca6:	d0d9      	beq.n	8004c5c <__swbuf_r+0x2e>
 8004ca8:	e7d6      	b.n	8004c58 <__swbuf_r+0x2a>
	...

08004cac <__swsetup_r>:
 8004cac:	b538      	push	{r3, r4, r5, lr}
 8004cae:	4b29      	ldr	r3, [pc, #164]	@ (8004d54 <__swsetup_r+0xa8>)
 8004cb0:	4605      	mov	r5, r0
 8004cb2:	6818      	ldr	r0, [r3, #0]
 8004cb4:	460c      	mov	r4, r1
 8004cb6:	b118      	cbz	r0, 8004cc0 <__swsetup_r+0x14>
 8004cb8:	6a03      	ldr	r3, [r0, #32]
 8004cba:	b90b      	cbnz	r3, 8004cc0 <__swsetup_r+0x14>
 8004cbc:	f7ff fe82 	bl	80049c4 <__sinit>
 8004cc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cc4:	0719      	lsls	r1, r3, #28
 8004cc6:	d422      	bmi.n	8004d0e <__swsetup_r+0x62>
 8004cc8:	06da      	lsls	r2, r3, #27
 8004cca:	d407      	bmi.n	8004cdc <__swsetup_r+0x30>
 8004ccc:	2209      	movs	r2, #9
 8004cce:	602a      	str	r2, [r5, #0]
 8004cd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd8:	81a3      	strh	r3, [r4, #12]
 8004cda:	e033      	b.n	8004d44 <__swsetup_r+0x98>
 8004cdc:	0758      	lsls	r0, r3, #29
 8004cde:	d512      	bpl.n	8004d06 <__swsetup_r+0x5a>
 8004ce0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ce2:	b141      	cbz	r1, 8004cf6 <__swsetup_r+0x4a>
 8004ce4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ce8:	4299      	cmp	r1, r3
 8004cea:	d002      	beq.n	8004cf2 <__swsetup_r+0x46>
 8004cec:	4628      	mov	r0, r5
 8004cee:	f000 ff17 	bl	8005b20 <_free_r>
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	6363      	str	r3, [r4, #52]	@ 0x34
 8004cf6:	89a3      	ldrh	r3, [r4, #12]
 8004cf8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004cfc:	81a3      	strh	r3, [r4, #12]
 8004cfe:	2300      	movs	r3, #0
 8004d00:	6063      	str	r3, [r4, #4]
 8004d02:	6923      	ldr	r3, [r4, #16]
 8004d04:	6023      	str	r3, [r4, #0]
 8004d06:	89a3      	ldrh	r3, [r4, #12]
 8004d08:	f043 0308 	orr.w	r3, r3, #8
 8004d0c:	81a3      	strh	r3, [r4, #12]
 8004d0e:	6923      	ldr	r3, [r4, #16]
 8004d10:	b94b      	cbnz	r3, 8004d26 <__swsetup_r+0x7a>
 8004d12:	89a3      	ldrh	r3, [r4, #12]
 8004d14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d1c:	d003      	beq.n	8004d26 <__swsetup_r+0x7a>
 8004d1e:	4621      	mov	r1, r4
 8004d20:	4628      	mov	r0, r5
 8004d22:	f003 f99a 	bl	800805a <__smakebuf_r>
 8004d26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d2a:	f013 0201 	ands.w	r2, r3, #1
 8004d2e:	d00a      	beq.n	8004d46 <__swsetup_r+0x9a>
 8004d30:	2200      	movs	r2, #0
 8004d32:	60a2      	str	r2, [r4, #8]
 8004d34:	6962      	ldr	r2, [r4, #20]
 8004d36:	4252      	negs	r2, r2
 8004d38:	61a2      	str	r2, [r4, #24]
 8004d3a:	6922      	ldr	r2, [r4, #16]
 8004d3c:	b942      	cbnz	r2, 8004d50 <__swsetup_r+0xa4>
 8004d3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004d42:	d1c5      	bne.n	8004cd0 <__swsetup_r+0x24>
 8004d44:	bd38      	pop	{r3, r4, r5, pc}
 8004d46:	0799      	lsls	r1, r3, #30
 8004d48:	bf58      	it	pl
 8004d4a:	6962      	ldrpl	r2, [r4, #20]
 8004d4c:	60a2      	str	r2, [r4, #8]
 8004d4e:	e7f4      	b.n	8004d3a <__swsetup_r+0x8e>
 8004d50:	2000      	movs	r0, #0
 8004d52:	e7f7      	b.n	8004d44 <__swsetup_r+0x98>
 8004d54:	20000018 	.word	0x20000018

08004d58 <memset>:
 8004d58:	4603      	mov	r3, r0
 8004d5a:	4402      	add	r2, r0
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d100      	bne.n	8004d62 <memset+0xa>
 8004d60:	4770      	bx	lr
 8004d62:	f803 1b01 	strb.w	r1, [r3], #1
 8004d66:	e7f9      	b.n	8004d5c <memset+0x4>

08004d68 <_localeconv_r>:
 8004d68:	4800      	ldr	r0, [pc, #0]	@ (8004d6c <_localeconv_r+0x4>)
 8004d6a:	4770      	bx	lr
 8004d6c:	20000158 	.word	0x20000158

08004d70 <_close_r>:
 8004d70:	b538      	push	{r3, r4, r5, lr}
 8004d72:	2300      	movs	r3, #0
 8004d74:	4d05      	ldr	r5, [pc, #20]	@ (8004d8c <_close_r+0x1c>)
 8004d76:	4604      	mov	r4, r0
 8004d78:	4608      	mov	r0, r1
 8004d7a:	602b      	str	r3, [r5, #0]
 8004d7c:	f7fc fe35 	bl	80019ea <_close>
 8004d80:	1c43      	adds	r3, r0, #1
 8004d82:	d102      	bne.n	8004d8a <_close_r+0x1a>
 8004d84:	682b      	ldr	r3, [r5, #0]
 8004d86:	b103      	cbz	r3, 8004d8a <_close_r+0x1a>
 8004d88:	6023      	str	r3, [r4, #0]
 8004d8a:	bd38      	pop	{r3, r4, r5, pc}
 8004d8c:	2000096c 	.word	0x2000096c

08004d90 <_lseek_r>:
 8004d90:	b538      	push	{r3, r4, r5, lr}
 8004d92:	4604      	mov	r4, r0
 8004d94:	4608      	mov	r0, r1
 8004d96:	4611      	mov	r1, r2
 8004d98:	2200      	movs	r2, #0
 8004d9a:	4d05      	ldr	r5, [pc, #20]	@ (8004db0 <_lseek_r+0x20>)
 8004d9c:	602a      	str	r2, [r5, #0]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	f7fc fe47 	bl	8001a32 <_lseek>
 8004da4:	1c43      	adds	r3, r0, #1
 8004da6:	d102      	bne.n	8004dae <_lseek_r+0x1e>
 8004da8:	682b      	ldr	r3, [r5, #0]
 8004daa:	b103      	cbz	r3, 8004dae <_lseek_r+0x1e>
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	bd38      	pop	{r3, r4, r5, pc}
 8004db0:	2000096c 	.word	0x2000096c

08004db4 <_read_r>:
 8004db4:	b538      	push	{r3, r4, r5, lr}
 8004db6:	4604      	mov	r4, r0
 8004db8:	4608      	mov	r0, r1
 8004dba:	4611      	mov	r1, r2
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	4d05      	ldr	r5, [pc, #20]	@ (8004dd4 <_read_r+0x20>)
 8004dc0:	602a      	str	r2, [r5, #0]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	f7fc fdd8 	bl	8001978 <_read>
 8004dc8:	1c43      	adds	r3, r0, #1
 8004dca:	d102      	bne.n	8004dd2 <_read_r+0x1e>
 8004dcc:	682b      	ldr	r3, [r5, #0]
 8004dce:	b103      	cbz	r3, 8004dd2 <_read_r+0x1e>
 8004dd0:	6023      	str	r3, [r4, #0]
 8004dd2:	bd38      	pop	{r3, r4, r5, pc}
 8004dd4:	2000096c 	.word	0x2000096c

08004dd8 <_write_r>:
 8004dd8:	b538      	push	{r3, r4, r5, lr}
 8004dda:	4604      	mov	r4, r0
 8004ddc:	4608      	mov	r0, r1
 8004dde:	4611      	mov	r1, r2
 8004de0:	2200      	movs	r2, #0
 8004de2:	4d05      	ldr	r5, [pc, #20]	@ (8004df8 <_write_r+0x20>)
 8004de4:	602a      	str	r2, [r5, #0]
 8004de6:	461a      	mov	r2, r3
 8004de8:	f7fc fde3 	bl	80019b2 <_write>
 8004dec:	1c43      	adds	r3, r0, #1
 8004dee:	d102      	bne.n	8004df6 <_write_r+0x1e>
 8004df0:	682b      	ldr	r3, [r5, #0]
 8004df2:	b103      	cbz	r3, 8004df6 <_write_r+0x1e>
 8004df4:	6023      	str	r3, [r4, #0]
 8004df6:	bd38      	pop	{r3, r4, r5, pc}
 8004df8:	2000096c 	.word	0x2000096c

08004dfc <__errno>:
 8004dfc:	4b01      	ldr	r3, [pc, #4]	@ (8004e04 <__errno+0x8>)
 8004dfe:	6818      	ldr	r0, [r3, #0]
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	20000018 	.word	0x20000018

08004e08 <__libc_init_array>:
 8004e08:	b570      	push	{r4, r5, r6, lr}
 8004e0a:	2600      	movs	r6, #0
 8004e0c:	4d0c      	ldr	r5, [pc, #48]	@ (8004e40 <__libc_init_array+0x38>)
 8004e0e:	4c0d      	ldr	r4, [pc, #52]	@ (8004e44 <__libc_init_array+0x3c>)
 8004e10:	1b64      	subs	r4, r4, r5
 8004e12:	10a4      	asrs	r4, r4, #2
 8004e14:	42a6      	cmp	r6, r4
 8004e16:	d109      	bne.n	8004e2c <__libc_init_array+0x24>
 8004e18:	f003 fece 	bl	8008bb8 <_init>
 8004e1c:	2600      	movs	r6, #0
 8004e1e:	4d0a      	ldr	r5, [pc, #40]	@ (8004e48 <__libc_init_array+0x40>)
 8004e20:	4c0a      	ldr	r4, [pc, #40]	@ (8004e4c <__libc_init_array+0x44>)
 8004e22:	1b64      	subs	r4, r4, r5
 8004e24:	10a4      	asrs	r4, r4, #2
 8004e26:	42a6      	cmp	r6, r4
 8004e28:	d105      	bne.n	8004e36 <__libc_init_array+0x2e>
 8004e2a:	bd70      	pop	{r4, r5, r6, pc}
 8004e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e30:	4798      	blx	r3
 8004e32:	3601      	adds	r6, #1
 8004e34:	e7ee      	b.n	8004e14 <__libc_init_array+0xc>
 8004e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e3a:	4798      	blx	r3
 8004e3c:	3601      	adds	r6, #1
 8004e3e:	e7f2      	b.n	8004e26 <__libc_init_array+0x1e>
 8004e40:	0800ab2c 	.word	0x0800ab2c
 8004e44:	0800ab2c 	.word	0x0800ab2c
 8004e48:	0800ab2c 	.word	0x0800ab2c
 8004e4c:	0800ab30 	.word	0x0800ab30

08004e50 <__retarget_lock_init_recursive>:
 8004e50:	4770      	bx	lr

08004e52 <__retarget_lock_acquire_recursive>:
 8004e52:	4770      	bx	lr

08004e54 <__retarget_lock_release_recursive>:
 8004e54:	4770      	bx	lr

08004e56 <memchr>:
 8004e56:	4603      	mov	r3, r0
 8004e58:	b510      	push	{r4, lr}
 8004e5a:	b2c9      	uxtb	r1, r1
 8004e5c:	4402      	add	r2, r0
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	4618      	mov	r0, r3
 8004e62:	d101      	bne.n	8004e68 <memchr+0x12>
 8004e64:	2000      	movs	r0, #0
 8004e66:	e003      	b.n	8004e70 <memchr+0x1a>
 8004e68:	7804      	ldrb	r4, [r0, #0]
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	428c      	cmp	r4, r1
 8004e6e:	d1f6      	bne.n	8004e5e <memchr+0x8>
 8004e70:	bd10      	pop	{r4, pc}
	...

08004e74 <nanf>:
 8004e74:	4800      	ldr	r0, [pc, #0]	@ (8004e78 <nanf+0x4>)
 8004e76:	4770      	bx	lr
 8004e78:	7fc00000 	.word	0x7fc00000

08004e7c <quorem>:
 8004e7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e80:	6903      	ldr	r3, [r0, #16]
 8004e82:	690c      	ldr	r4, [r1, #16]
 8004e84:	4607      	mov	r7, r0
 8004e86:	42a3      	cmp	r3, r4
 8004e88:	db7e      	blt.n	8004f88 <quorem+0x10c>
 8004e8a:	3c01      	subs	r4, #1
 8004e8c:	00a3      	lsls	r3, r4, #2
 8004e8e:	f100 0514 	add.w	r5, r0, #20
 8004e92:	f101 0814 	add.w	r8, r1, #20
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e9c:	9301      	str	r3, [sp, #4]
 8004e9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ea2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	fbb2 f6f3 	udiv	r6, r2, r3
 8004eae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004eb2:	d32e      	bcc.n	8004f12 <quorem+0x96>
 8004eb4:	f04f 0a00 	mov.w	sl, #0
 8004eb8:	46c4      	mov	ip, r8
 8004eba:	46ae      	mov	lr, r5
 8004ebc:	46d3      	mov	fp, sl
 8004ebe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004ec2:	b298      	uxth	r0, r3
 8004ec4:	fb06 a000 	mla	r0, r6, r0, sl
 8004ec8:	0c1b      	lsrs	r3, r3, #16
 8004eca:	0c02      	lsrs	r2, r0, #16
 8004ecc:	fb06 2303 	mla	r3, r6, r3, r2
 8004ed0:	f8de 2000 	ldr.w	r2, [lr]
 8004ed4:	b280      	uxth	r0, r0
 8004ed6:	b292      	uxth	r2, r2
 8004ed8:	1a12      	subs	r2, r2, r0
 8004eda:	445a      	add	r2, fp
 8004edc:	f8de 0000 	ldr.w	r0, [lr]
 8004ee0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004eea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004eee:	b292      	uxth	r2, r2
 8004ef0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ef4:	45e1      	cmp	r9, ip
 8004ef6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004efa:	f84e 2b04 	str.w	r2, [lr], #4
 8004efe:	d2de      	bcs.n	8004ebe <quorem+0x42>
 8004f00:	9b00      	ldr	r3, [sp, #0]
 8004f02:	58eb      	ldr	r3, [r5, r3]
 8004f04:	b92b      	cbnz	r3, 8004f12 <quorem+0x96>
 8004f06:	9b01      	ldr	r3, [sp, #4]
 8004f08:	3b04      	subs	r3, #4
 8004f0a:	429d      	cmp	r5, r3
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	d32f      	bcc.n	8004f70 <quorem+0xf4>
 8004f10:	613c      	str	r4, [r7, #16]
 8004f12:	4638      	mov	r0, r7
 8004f14:	f001 f9c4 	bl	80062a0 <__mcmp>
 8004f18:	2800      	cmp	r0, #0
 8004f1a:	db25      	blt.n	8004f68 <quorem+0xec>
 8004f1c:	4629      	mov	r1, r5
 8004f1e:	2000      	movs	r0, #0
 8004f20:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f24:	f8d1 c000 	ldr.w	ip, [r1]
 8004f28:	fa1f fe82 	uxth.w	lr, r2
 8004f2c:	fa1f f38c 	uxth.w	r3, ip
 8004f30:	eba3 030e 	sub.w	r3, r3, lr
 8004f34:	4403      	add	r3, r0
 8004f36:	0c12      	lsrs	r2, r2, #16
 8004f38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004f3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f46:	45c1      	cmp	r9, r8
 8004f48:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f4c:	f841 3b04 	str.w	r3, [r1], #4
 8004f50:	d2e6      	bcs.n	8004f20 <quorem+0xa4>
 8004f52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f5a:	b922      	cbnz	r2, 8004f66 <quorem+0xea>
 8004f5c:	3b04      	subs	r3, #4
 8004f5e:	429d      	cmp	r5, r3
 8004f60:	461a      	mov	r2, r3
 8004f62:	d30b      	bcc.n	8004f7c <quorem+0x100>
 8004f64:	613c      	str	r4, [r7, #16]
 8004f66:	3601      	adds	r6, #1
 8004f68:	4630      	mov	r0, r6
 8004f6a:	b003      	add	sp, #12
 8004f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f70:	6812      	ldr	r2, [r2, #0]
 8004f72:	3b04      	subs	r3, #4
 8004f74:	2a00      	cmp	r2, #0
 8004f76:	d1cb      	bne.n	8004f10 <quorem+0x94>
 8004f78:	3c01      	subs	r4, #1
 8004f7a:	e7c6      	b.n	8004f0a <quorem+0x8e>
 8004f7c:	6812      	ldr	r2, [r2, #0]
 8004f7e:	3b04      	subs	r3, #4
 8004f80:	2a00      	cmp	r2, #0
 8004f82:	d1ef      	bne.n	8004f64 <quorem+0xe8>
 8004f84:	3c01      	subs	r4, #1
 8004f86:	e7ea      	b.n	8004f5e <quorem+0xe2>
 8004f88:	2000      	movs	r0, #0
 8004f8a:	e7ee      	b.n	8004f6a <quorem+0xee>
 8004f8c:	0000      	movs	r0, r0
	...

08004f90 <_dtoa_r>:
 8004f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f94:	4614      	mov	r4, r2
 8004f96:	461d      	mov	r5, r3
 8004f98:	69c7      	ldr	r7, [r0, #28]
 8004f9a:	b097      	sub	sp, #92	@ 0x5c
 8004f9c:	4683      	mov	fp, r0
 8004f9e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004fa2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004fa4:	b97f      	cbnz	r7, 8004fc6 <_dtoa_r+0x36>
 8004fa6:	2010      	movs	r0, #16
 8004fa8:	f000 fe02 	bl	8005bb0 <malloc>
 8004fac:	4602      	mov	r2, r0
 8004fae:	f8cb 001c 	str.w	r0, [fp, #28]
 8004fb2:	b920      	cbnz	r0, 8004fbe <_dtoa_r+0x2e>
 8004fb4:	21ef      	movs	r1, #239	@ 0xef
 8004fb6:	4ba8      	ldr	r3, [pc, #672]	@ (8005258 <_dtoa_r+0x2c8>)
 8004fb8:	48a8      	ldr	r0, [pc, #672]	@ (800525c <_dtoa_r+0x2cc>)
 8004fba:	f003 f96d 	bl	8008298 <__assert_func>
 8004fbe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004fc2:	6007      	str	r7, [r0, #0]
 8004fc4:	60c7      	str	r7, [r0, #12]
 8004fc6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004fca:	6819      	ldr	r1, [r3, #0]
 8004fcc:	b159      	cbz	r1, 8004fe6 <_dtoa_r+0x56>
 8004fce:	685a      	ldr	r2, [r3, #4]
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	4093      	lsls	r3, r2
 8004fd4:	604a      	str	r2, [r1, #4]
 8004fd6:	608b      	str	r3, [r1, #8]
 8004fd8:	4658      	mov	r0, fp
 8004fda:	f000 fedf 	bl	8005d9c <_Bfree>
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004fe4:	601a      	str	r2, [r3, #0]
 8004fe6:	1e2b      	subs	r3, r5, #0
 8004fe8:	bfaf      	iteee	ge
 8004fea:	2300      	movge	r3, #0
 8004fec:	2201      	movlt	r2, #1
 8004fee:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004ff2:	9303      	strlt	r3, [sp, #12]
 8004ff4:	bfa8      	it	ge
 8004ff6:	6033      	strge	r3, [r6, #0]
 8004ff8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004ffc:	4b98      	ldr	r3, [pc, #608]	@ (8005260 <_dtoa_r+0x2d0>)
 8004ffe:	bfb8      	it	lt
 8005000:	6032      	strlt	r2, [r6, #0]
 8005002:	ea33 0308 	bics.w	r3, r3, r8
 8005006:	d112      	bne.n	800502e <_dtoa_r+0x9e>
 8005008:	f242 730f 	movw	r3, #9999	@ 0x270f
 800500c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005014:	4323      	orrs	r3, r4
 8005016:	f000 8550 	beq.w	8005aba <_dtoa_r+0xb2a>
 800501a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800501c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005264 <_dtoa_r+0x2d4>
 8005020:	2b00      	cmp	r3, #0
 8005022:	f000 8552 	beq.w	8005aca <_dtoa_r+0xb3a>
 8005026:	f10a 0303 	add.w	r3, sl, #3
 800502a:	f000 bd4c 	b.w	8005ac6 <_dtoa_r+0xb36>
 800502e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005032:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005036:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800503a:	2200      	movs	r2, #0
 800503c:	2300      	movs	r3, #0
 800503e:	f7fb fd1f 	bl	8000a80 <__aeabi_dcmpeq>
 8005042:	4607      	mov	r7, r0
 8005044:	b158      	cbz	r0, 800505e <_dtoa_r+0xce>
 8005046:	2301      	movs	r3, #1
 8005048:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800504a:	6013      	str	r3, [r2, #0]
 800504c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800504e:	b113      	cbz	r3, 8005056 <_dtoa_r+0xc6>
 8005050:	4b85      	ldr	r3, [pc, #532]	@ (8005268 <_dtoa_r+0x2d8>)
 8005052:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005054:	6013      	str	r3, [r2, #0]
 8005056:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800526c <_dtoa_r+0x2dc>
 800505a:	f000 bd36 	b.w	8005aca <_dtoa_r+0xb3a>
 800505e:	ab14      	add	r3, sp, #80	@ 0x50
 8005060:	9301      	str	r3, [sp, #4]
 8005062:	ab15      	add	r3, sp, #84	@ 0x54
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	4658      	mov	r0, fp
 8005068:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800506c:	f001 fa30 	bl	80064d0 <__d2b>
 8005070:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005074:	4681      	mov	r9, r0
 8005076:	2e00      	cmp	r6, #0
 8005078:	d077      	beq.n	800516a <_dtoa_r+0x1da>
 800507a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800507e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005080:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005088:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800508c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005090:	9712      	str	r7, [sp, #72]	@ 0x48
 8005092:	4619      	mov	r1, r3
 8005094:	2200      	movs	r2, #0
 8005096:	4b76      	ldr	r3, [pc, #472]	@ (8005270 <_dtoa_r+0x2e0>)
 8005098:	f7fb f8d2 	bl	8000240 <__aeabi_dsub>
 800509c:	a368      	add	r3, pc, #416	@ (adr r3, 8005240 <_dtoa_r+0x2b0>)
 800509e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a2:	f7fb fa85 	bl	80005b0 <__aeabi_dmul>
 80050a6:	a368      	add	r3, pc, #416	@ (adr r3, 8005248 <_dtoa_r+0x2b8>)
 80050a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ac:	f7fb f8ca 	bl	8000244 <__adddf3>
 80050b0:	4604      	mov	r4, r0
 80050b2:	4630      	mov	r0, r6
 80050b4:	460d      	mov	r5, r1
 80050b6:	f7fb fa11 	bl	80004dc <__aeabi_i2d>
 80050ba:	a365      	add	r3, pc, #404	@ (adr r3, 8005250 <_dtoa_r+0x2c0>)
 80050bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c0:	f7fb fa76 	bl	80005b0 <__aeabi_dmul>
 80050c4:	4602      	mov	r2, r0
 80050c6:	460b      	mov	r3, r1
 80050c8:	4620      	mov	r0, r4
 80050ca:	4629      	mov	r1, r5
 80050cc:	f7fb f8ba 	bl	8000244 <__adddf3>
 80050d0:	4604      	mov	r4, r0
 80050d2:	460d      	mov	r5, r1
 80050d4:	f7fb fd1c 	bl	8000b10 <__aeabi_d2iz>
 80050d8:	2200      	movs	r2, #0
 80050da:	4607      	mov	r7, r0
 80050dc:	2300      	movs	r3, #0
 80050de:	4620      	mov	r0, r4
 80050e0:	4629      	mov	r1, r5
 80050e2:	f7fb fcd7 	bl	8000a94 <__aeabi_dcmplt>
 80050e6:	b140      	cbz	r0, 80050fa <_dtoa_r+0x16a>
 80050e8:	4638      	mov	r0, r7
 80050ea:	f7fb f9f7 	bl	80004dc <__aeabi_i2d>
 80050ee:	4622      	mov	r2, r4
 80050f0:	462b      	mov	r3, r5
 80050f2:	f7fb fcc5 	bl	8000a80 <__aeabi_dcmpeq>
 80050f6:	b900      	cbnz	r0, 80050fa <_dtoa_r+0x16a>
 80050f8:	3f01      	subs	r7, #1
 80050fa:	2f16      	cmp	r7, #22
 80050fc:	d853      	bhi.n	80051a6 <_dtoa_r+0x216>
 80050fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005102:	4b5c      	ldr	r3, [pc, #368]	@ (8005274 <_dtoa_r+0x2e4>)
 8005104:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510c:	f7fb fcc2 	bl	8000a94 <__aeabi_dcmplt>
 8005110:	2800      	cmp	r0, #0
 8005112:	d04a      	beq.n	80051aa <_dtoa_r+0x21a>
 8005114:	2300      	movs	r3, #0
 8005116:	3f01      	subs	r7, #1
 8005118:	930f      	str	r3, [sp, #60]	@ 0x3c
 800511a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800511c:	1b9b      	subs	r3, r3, r6
 800511e:	1e5a      	subs	r2, r3, #1
 8005120:	bf46      	itte	mi
 8005122:	f1c3 0801 	rsbmi	r8, r3, #1
 8005126:	2300      	movmi	r3, #0
 8005128:	f04f 0800 	movpl.w	r8, #0
 800512c:	9209      	str	r2, [sp, #36]	@ 0x24
 800512e:	bf48      	it	mi
 8005130:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005132:	2f00      	cmp	r7, #0
 8005134:	db3b      	blt.n	80051ae <_dtoa_r+0x21e>
 8005136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005138:	970e      	str	r7, [sp, #56]	@ 0x38
 800513a:	443b      	add	r3, r7
 800513c:	9309      	str	r3, [sp, #36]	@ 0x24
 800513e:	2300      	movs	r3, #0
 8005140:	930a      	str	r3, [sp, #40]	@ 0x28
 8005142:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005144:	2b09      	cmp	r3, #9
 8005146:	d866      	bhi.n	8005216 <_dtoa_r+0x286>
 8005148:	2b05      	cmp	r3, #5
 800514a:	bfc4      	itt	gt
 800514c:	3b04      	subgt	r3, #4
 800514e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005150:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005152:	bfc8      	it	gt
 8005154:	2400      	movgt	r4, #0
 8005156:	f1a3 0302 	sub.w	r3, r3, #2
 800515a:	bfd8      	it	le
 800515c:	2401      	movle	r4, #1
 800515e:	2b03      	cmp	r3, #3
 8005160:	d864      	bhi.n	800522c <_dtoa_r+0x29c>
 8005162:	e8df f003 	tbb	[pc, r3]
 8005166:	382b      	.short	0x382b
 8005168:	5636      	.short	0x5636
 800516a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800516e:	441e      	add	r6, r3
 8005170:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005174:	2b20      	cmp	r3, #32
 8005176:	bfc1      	itttt	gt
 8005178:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800517c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005180:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005184:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005188:	bfd6      	itet	le
 800518a:	f1c3 0320 	rsble	r3, r3, #32
 800518e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005192:	fa04 f003 	lslle.w	r0, r4, r3
 8005196:	f7fb f991 	bl	80004bc <__aeabi_ui2d>
 800519a:	2201      	movs	r2, #1
 800519c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80051a0:	3e01      	subs	r6, #1
 80051a2:	9212      	str	r2, [sp, #72]	@ 0x48
 80051a4:	e775      	b.n	8005092 <_dtoa_r+0x102>
 80051a6:	2301      	movs	r3, #1
 80051a8:	e7b6      	b.n	8005118 <_dtoa_r+0x188>
 80051aa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80051ac:	e7b5      	b.n	800511a <_dtoa_r+0x18a>
 80051ae:	427b      	negs	r3, r7
 80051b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80051b2:	2300      	movs	r3, #0
 80051b4:	eba8 0807 	sub.w	r8, r8, r7
 80051b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80051ba:	e7c2      	b.n	8005142 <_dtoa_r+0x1b2>
 80051bc:	2300      	movs	r3, #0
 80051be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	dc35      	bgt.n	8005232 <_dtoa_r+0x2a2>
 80051c6:	2301      	movs	r3, #1
 80051c8:	461a      	mov	r2, r3
 80051ca:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80051ce:	9221      	str	r2, [sp, #132]	@ 0x84
 80051d0:	e00b      	b.n	80051ea <_dtoa_r+0x25a>
 80051d2:	2301      	movs	r3, #1
 80051d4:	e7f3      	b.n	80051be <_dtoa_r+0x22e>
 80051d6:	2300      	movs	r3, #0
 80051d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80051dc:	18fb      	adds	r3, r7, r3
 80051de:	9308      	str	r3, [sp, #32]
 80051e0:	3301      	adds	r3, #1
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	9307      	str	r3, [sp, #28]
 80051e6:	bfb8      	it	lt
 80051e8:	2301      	movlt	r3, #1
 80051ea:	2100      	movs	r1, #0
 80051ec:	2204      	movs	r2, #4
 80051ee:	f8db 001c 	ldr.w	r0, [fp, #28]
 80051f2:	f102 0514 	add.w	r5, r2, #20
 80051f6:	429d      	cmp	r5, r3
 80051f8:	d91f      	bls.n	800523a <_dtoa_r+0x2aa>
 80051fa:	6041      	str	r1, [r0, #4]
 80051fc:	4658      	mov	r0, fp
 80051fe:	f000 fd8d 	bl	8005d1c <_Balloc>
 8005202:	4682      	mov	sl, r0
 8005204:	2800      	cmp	r0, #0
 8005206:	d139      	bne.n	800527c <_dtoa_r+0x2ec>
 8005208:	4602      	mov	r2, r0
 800520a:	f240 11af 	movw	r1, #431	@ 0x1af
 800520e:	4b1a      	ldr	r3, [pc, #104]	@ (8005278 <_dtoa_r+0x2e8>)
 8005210:	e6d2      	b.n	8004fb8 <_dtoa_r+0x28>
 8005212:	2301      	movs	r3, #1
 8005214:	e7e0      	b.n	80051d8 <_dtoa_r+0x248>
 8005216:	2401      	movs	r4, #1
 8005218:	2300      	movs	r3, #0
 800521a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800521c:	9320      	str	r3, [sp, #128]	@ 0x80
 800521e:	f04f 33ff 	mov.w	r3, #4294967295
 8005222:	2200      	movs	r2, #0
 8005224:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005228:	2312      	movs	r3, #18
 800522a:	e7d0      	b.n	80051ce <_dtoa_r+0x23e>
 800522c:	2301      	movs	r3, #1
 800522e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005230:	e7f5      	b.n	800521e <_dtoa_r+0x28e>
 8005232:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005234:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005238:	e7d7      	b.n	80051ea <_dtoa_r+0x25a>
 800523a:	3101      	adds	r1, #1
 800523c:	0052      	lsls	r2, r2, #1
 800523e:	e7d8      	b.n	80051f2 <_dtoa_r+0x262>
 8005240:	636f4361 	.word	0x636f4361
 8005244:	3fd287a7 	.word	0x3fd287a7
 8005248:	8b60c8b3 	.word	0x8b60c8b3
 800524c:	3fc68a28 	.word	0x3fc68a28
 8005250:	509f79fb 	.word	0x509f79fb
 8005254:	3fd34413 	.word	0x3fd34413
 8005258:	0800a722 	.word	0x0800a722
 800525c:	0800a739 	.word	0x0800a739
 8005260:	7ff00000 	.word	0x7ff00000
 8005264:	0800a71e 	.word	0x0800a71e
 8005268:	0800aa79 	.word	0x0800aa79
 800526c:	0800aa78 	.word	0x0800aa78
 8005270:	3ff80000 	.word	0x3ff80000
 8005274:	0800a830 	.word	0x0800a830
 8005278:	0800a791 	.word	0x0800a791
 800527c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005280:	6018      	str	r0, [r3, #0]
 8005282:	9b07      	ldr	r3, [sp, #28]
 8005284:	2b0e      	cmp	r3, #14
 8005286:	f200 80a4 	bhi.w	80053d2 <_dtoa_r+0x442>
 800528a:	2c00      	cmp	r4, #0
 800528c:	f000 80a1 	beq.w	80053d2 <_dtoa_r+0x442>
 8005290:	2f00      	cmp	r7, #0
 8005292:	dd33      	ble.n	80052fc <_dtoa_r+0x36c>
 8005294:	4b86      	ldr	r3, [pc, #536]	@ (80054b0 <_dtoa_r+0x520>)
 8005296:	f007 020f 	and.w	r2, r7, #15
 800529a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800529e:	05f8      	lsls	r0, r7, #23
 80052a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80052a4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80052a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80052ac:	d516      	bpl.n	80052dc <_dtoa_r+0x34c>
 80052ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80052b2:	4b80      	ldr	r3, [pc, #512]	@ (80054b4 <_dtoa_r+0x524>)
 80052b4:	2603      	movs	r6, #3
 80052b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80052ba:	f7fb faa3 	bl	8000804 <__aeabi_ddiv>
 80052be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052c2:	f004 040f 	and.w	r4, r4, #15
 80052c6:	4d7b      	ldr	r5, [pc, #492]	@ (80054b4 <_dtoa_r+0x524>)
 80052c8:	b954      	cbnz	r4, 80052e0 <_dtoa_r+0x350>
 80052ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80052ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052d2:	f7fb fa97 	bl	8000804 <__aeabi_ddiv>
 80052d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052da:	e028      	b.n	800532e <_dtoa_r+0x39e>
 80052dc:	2602      	movs	r6, #2
 80052de:	e7f2      	b.n	80052c6 <_dtoa_r+0x336>
 80052e0:	07e1      	lsls	r1, r4, #31
 80052e2:	d508      	bpl.n	80052f6 <_dtoa_r+0x366>
 80052e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80052e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80052ec:	f7fb f960 	bl	80005b0 <__aeabi_dmul>
 80052f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80052f4:	3601      	adds	r6, #1
 80052f6:	1064      	asrs	r4, r4, #1
 80052f8:	3508      	adds	r5, #8
 80052fa:	e7e5      	b.n	80052c8 <_dtoa_r+0x338>
 80052fc:	f000 80d2 	beq.w	80054a4 <_dtoa_r+0x514>
 8005300:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005304:	427c      	negs	r4, r7
 8005306:	4b6a      	ldr	r3, [pc, #424]	@ (80054b0 <_dtoa_r+0x520>)
 8005308:	f004 020f 	and.w	r2, r4, #15
 800530c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005314:	f7fb f94c 	bl	80005b0 <__aeabi_dmul>
 8005318:	2602      	movs	r6, #2
 800531a:	2300      	movs	r3, #0
 800531c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005320:	4d64      	ldr	r5, [pc, #400]	@ (80054b4 <_dtoa_r+0x524>)
 8005322:	1124      	asrs	r4, r4, #4
 8005324:	2c00      	cmp	r4, #0
 8005326:	f040 80b2 	bne.w	800548e <_dtoa_r+0x4fe>
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1d3      	bne.n	80052d6 <_dtoa_r+0x346>
 800532e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005332:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005334:	2b00      	cmp	r3, #0
 8005336:	f000 80b7 	beq.w	80054a8 <_dtoa_r+0x518>
 800533a:	2200      	movs	r2, #0
 800533c:	4620      	mov	r0, r4
 800533e:	4629      	mov	r1, r5
 8005340:	4b5d      	ldr	r3, [pc, #372]	@ (80054b8 <_dtoa_r+0x528>)
 8005342:	f7fb fba7 	bl	8000a94 <__aeabi_dcmplt>
 8005346:	2800      	cmp	r0, #0
 8005348:	f000 80ae 	beq.w	80054a8 <_dtoa_r+0x518>
 800534c:	9b07      	ldr	r3, [sp, #28]
 800534e:	2b00      	cmp	r3, #0
 8005350:	f000 80aa 	beq.w	80054a8 <_dtoa_r+0x518>
 8005354:	9b08      	ldr	r3, [sp, #32]
 8005356:	2b00      	cmp	r3, #0
 8005358:	dd37      	ble.n	80053ca <_dtoa_r+0x43a>
 800535a:	1e7b      	subs	r3, r7, #1
 800535c:	4620      	mov	r0, r4
 800535e:	9304      	str	r3, [sp, #16]
 8005360:	2200      	movs	r2, #0
 8005362:	4629      	mov	r1, r5
 8005364:	4b55      	ldr	r3, [pc, #340]	@ (80054bc <_dtoa_r+0x52c>)
 8005366:	f7fb f923 	bl	80005b0 <__aeabi_dmul>
 800536a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800536e:	9c08      	ldr	r4, [sp, #32]
 8005370:	3601      	adds	r6, #1
 8005372:	4630      	mov	r0, r6
 8005374:	f7fb f8b2 	bl	80004dc <__aeabi_i2d>
 8005378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800537c:	f7fb f918 	bl	80005b0 <__aeabi_dmul>
 8005380:	2200      	movs	r2, #0
 8005382:	4b4f      	ldr	r3, [pc, #316]	@ (80054c0 <_dtoa_r+0x530>)
 8005384:	f7fa ff5e 	bl	8000244 <__adddf3>
 8005388:	4605      	mov	r5, r0
 800538a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800538e:	2c00      	cmp	r4, #0
 8005390:	f040 809a 	bne.w	80054c8 <_dtoa_r+0x538>
 8005394:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005398:	2200      	movs	r2, #0
 800539a:	4b4a      	ldr	r3, [pc, #296]	@ (80054c4 <_dtoa_r+0x534>)
 800539c:	f7fa ff50 	bl	8000240 <__aeabi_dsub>
 80053a0:	4602      	mov	r2, r0
 80053a2:	460b      	mov	r3, r1
 80053a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80053a8:	462a      	mov	r2, r5
 80053aa:	4633      	mov	r3, r6
 80053ac:	f7fb fb90 	bl	8000ad0 <__aeabi_dcmpgt>
 80053b0:	2800      	cmp	r0, #0
 80053b2:	f040 828e 	bne.w	80058d2 <_dtoa_r+0x942>
 80053b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053ba:	462a      	mov	r2, r5
 80053bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80053c0:	f7fb fb68 	bl	8000a94 <__aeabi_dcmplt>
 80053c4:	2800      	cmp	r0, #0
 80053c6:	f040 8127 	bne.w	8005618 <_dtoa_r+0x688>
 80053ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80053ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80053d2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f2c0 8163 	blt.w	80056a0 <_dtoa_r+0x710>
 80053da:	2f0e      	cmp	r7, #14
 80053dc:	f300 8160 	bgt.w	80056a0 <_dtoa_r+0x710>
 80053e0:	4b33      	ldr	r3, [pc, #204]	@ (80054b0 <_dtoa_r+0x520>)
 80053e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80053ea:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80053ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	da03      	bge.n	80053fc <_dtoa_r+0x46c>
 80053f4:	9b07      	ldr	r3, [sp, #28]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	f340 8100 	ble.w	80055fc <_dtoa_r+0x66c>
 80053fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005400:	4656      	mov	r6, sl
 8005402:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005406:	4620      	mov	r0, r4
 8005408:	4629      	mov	r1, r5
 800540a:	f7fb f9fb 	bl	8000804 <__aeabi_ddiv>
 800540e:	f7fb fb7f 	bl	8000b10 <__aeabi_d2iz>
 8005412:	4680      	mov	r8, r0
 8005414:	f7fb f862 	bl	80004dc <__aeabi_i2d>
 8005418:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800541c:	f7fb f8c8 	bl	80005b0 <__aeabi_dmul>
 8005420:	4602      	mov	r2, r0
 8005422:	460b      	mov	r3, r1
 8005424:	4620      	mov	r0, r4
 8005426:	4629      	mov	r1, r5
 8005428:	f7fa ff0a 	bl	8000240 <__aeabi_dsub>
 800542c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005430:	9d07      	ldr	r5, [sp, #28]
 8005432:	f806 4b01 	strb.w	r4, [r6], #1
 8005436:	eba6 040a 	sub.w	r4, r6, sl
 800543a:	42a5      	cmp	r5, r4
 800543c:	4602      	mov	r2, r0
 800543e:	460b      	mov	r3, r1
 8005440:	f040 8116 	bne.w	8005670 <_dtoa_r+0x6e0>
 8005444:	f7fa fefe 	bl	8000244 <__adddf3>
 8005448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800544c:	4604      	mov	r4, r0
 800544e:	460d      	mov	r5, r1
 8005450:	f7fb fb3e 	bl	8000ad0 <__aeabi_dcmpgt>
 8005454:	2800      	cmp	r0, #0
 8005456:	f040 80f8 	bne.w	800564a <_dtoa_r+0x6ba>
 800545a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800545e:	4620      	mov	r0, r4
 8005460:	4629      	mov	r1, r5
 8005462:	f7fb fb0d 	bl	8000a80 <__aeabi_dcmpeq>
 8005466:	b118      	cbz	r0, 8005470 <_dtoa_r+0x4e0>
 8005468:	f018 0f01 	tst.w	r8, #1
 800546c:	f040 80ed 	bne.w	800564a <_dtoa_r+0x6ba>
 8005470:	4649      	mov	r1, r9
 8005472:	4658      	mov	r0, fp
 8005474:	f000 fc92 	bl	8005d9c <_Bfree>
 8005478:	2300      	movs	r3, #0
 800547a:	7033      	strb	r3, [r6, #0]
 800547c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800547e:	3701      	adds	r7, #1
 8005480:	601f      	str	r7, [r3, #0]
 8005482:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 8320 	beq.w	8005aca <_dtoa_r+0xb3a>
 800548a:	601e      	str	r6, [r3, #0]
 800548c:	e31d      	b.n	8005aca <_dtoa_r+0xb3a>
 800548e:	07e2      	lsls	r2, r4, #31
 8005490:	d505      	bpl.n	800549e <_dtoa_r+0x50e>
 8005492:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005496:	f7fb f88b 	bl	80005b0 <__aeabi_dmul>
 800549a:	2301      	movs	r3, #1
 800549c:	3601      	adds	r6, #1
 800549e:	1064      	asrs	r4, r4, #1
 80054a0:	3508      	adds	r5, #8
 80054a2:	e73f      	b.n	8005324 <_dtoa_r+0x394>
 80054a4:	2602      	movs	r6, #2
 80054a6:	e742      	b.n	800532e <_dtoa_r+0x39e>
 80054a8:	9c07      	ldr	r4, [sp, #28]
 80054aa:	9704      	str	r7, [sp, #16]
 80054ac:	e761      	b.n	8005372 <_dtoa_r+0x3e2>
 80054ae:	bf00      	nop
 80054b0:	0800a830 	.word	0x0800a830
 80054b4:	0800a808 	.word	0x0800a808
 80054b8:	3ff00000 	.word	0x3ff00000
 80054bc:	40240000 	.word	0x40240000
 80054c0:	401c0000 	.word	0x401c0000
 80054c4:	40140000 	.word	0x40140000
 80054c8:	4b70      	ldr	r3, [pc, #448]	@ (800568c <_dtoa_r+0x6fc>)
 80054ca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80054cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80054d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80054d4:	4454      	add	r4, sl
 80054d6:	2900      	cmp	r1, #0
 80054d8:	d045      	beq.n	8005566 <_dtoa_r+0x5d6>
 80054da:	2000      	movs	r0, #0
 80054dc:	496c      	ldr	r1, [pc, #432]	@ (8005690 <_dtoa_r+0x700>)
 80054de:	f7fb f991 	bl	8000804 <__aeabi_ddiv>
 80054e2:	4633      	mov	r3, r6
 80054e4:	462a      	mov	r2, r5
 80054e6:	f7fa feab 	bl	8000240 <__aeabi_dsub>
 80054ea:	4656      	mov	r6, sl
 80054ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80054f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054f4:	f7fb fb0c 	bl	8000b10 <__aeabi_d2iz>
 80054f8:	4605      	mov	r5, r0
 80054fa:	f7fa ffef 	bl	80004dc <__aeabi_i2d>
 80054fe:	4602      	mov	r2, r0
 8005500:	460b      	mov	r3, r1
 8005502:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005506:	f7fa fe9b 	bl	8000240 <__aeabi_dsub>
 800550a:	4602      	mov	r2, r0
 800550c:	460b      	mov	r3, r1
 800550e:	3530      	adds	r5, #48	@ 0x30
 8005510:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005514:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005518:	f806 5b01 	strb.w	r5, [r6], #1
 800551c:	f7fb faba 	bl	8000a94 <__aeabi_dcmplt>
 8005520:	2800      	cmp	r0, #0
 8005522:	d163      	bne.n	80055ec <_dtoa_r+0x65c>
 8005524:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005528:	2000      	movs	r0, #0
 800552a:	495a      	ldr	r1, [pc, #360]	@ (8005694 <_dtoa_r+0x704>)
 800552c:	f7fa fe88 	bl	8000240 <__aeabi_dsub>
 8005530:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005534:	f7fb faae 	bl	8000a94 <__aeabi_dcmplt>
 8005538:	2800      	cmp	r0, #0
 800553a:	f040 8087 	bne.w	800564c <_dtoa_r+0x6bc>
 800553e:	42a6      	cmp	r6, r4
 8005540:	f43f af43 	beq.w	80053ca <_dtoa_r+0x43a>
 8005544:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005548:	2200      	movs	r2, #0
 800554a:	4b53      	ldr	r3, [pc, #332]	@ (8005698 <_dtoa_r+0x708>)
 800554c:	f7fb f830 	bl	80005b0 <__aeabi_dmul>
 8005550:	2200      	movs	r2, #0
 8005552:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800555a:	4b4f      	ldr	r3, [pc, #316]	@ (8005698 <_dtoa_r+0x708>)
 800555c:	f7fb f828 	bl	80005b0 <__aeabi_dmul>
 8005560:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005564:	e7c4      	b.n	80054f0 <_dtoa_r+0x560>
 8005566:	4631      	mov	r1, r6
 8005568:	4628      	mov	r0, r5
 800556a:	f7fb f821 	bl	80005b0 <__aeabi_dmul>
 800556e:	4656      	mov	r6, sl
 8005570:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005574:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005576:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800557a:	f7fb fac9 	bl	8000b10 <__aeabi_d2iz>
 800557e:	4605      	mov	r5, r0
 8005580:	f7fa ffac 	bl	80004dc <__aeabi_i2d>
 8005584:	4602      	mov	r2, r0
 8005586:	460b      	mov	r3, r1
 8005588:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800558c:	f7fa fe58 	bl	8000240 <__aeabi_dsub>
 8005590:	4602      	mov	r2, r0
 8005592:	460b      	mov	r3, r1
 8005594:	3530      	adds	r5, #48	@ 0x30
 8005596:	f806 5b01 	strb.w	r5, [r6], #1
 800559a:	42a6      	cmp	r6, r4
 800559c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80055a0:	f04f 0200 	mov.w	r2, #0
 80055a4:	d124      	bne.n	80055f0 <_dtoa_r+0x660>
 80055a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80055aa:	4b39      	ldr	r3, [pc, #228]	@ (8005690 <_dtoa_r+0x700>)
 80055ac:	f7fa fe4a 	bl	8000244 <__adddf3>
 80055b0:	4602      	mov	r2, r0
 80055b2:	460b      	mov	r3, r1
 80055b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055b8:	f7fb fa8a 	bl	8000ad0 <__aeabi_dcmpgt>
 80055bc:	2800      	cmp	r0, #0
 80055be:	d145      	bne.n	800564c <_dtoa_r+0x6bc>
 80055c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80055c4:	2000      	movs	r0, #0
 80055c6:	4932      	ldr	r1, [pc, #200]	@ (8005690 <_dtoa_r+0x700>)
 80055c8:	f7fa fe3a 	bl	8000240 <__aeabi_dsub>
 80055cc:	4602      	mov	r2, r0
 80055ce:	460b      	mov	r3, r1
 80055d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055d4:	f7fb fa5e 	bl	8000a94 <__aeabi_dcmplt>
 80055d8:	2800      	cmp	r0, #0
 80055da:	f43f aef6 	beq.w	80053ca <_dtoa_r+0x43a>
 80055de:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80055e0:	1e73      	subs	r3, r6, #1
 80055e2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80055e4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80055e8:	2b30      	cmp	r3, #48	@ 0x30
 80055ea:	d0f8      	beq.n	80055de <_dtoa_r+0x64e>
 80055ec:	9f04      	ldr	r7, [sp, #16]
 80055ee:	e73f      	b.n	8005470 <_dtoa_r+0x4e0>
 80055f0:	4b29      	ldr	r3, [pc, #164]	@ (8005698 <_dtoa_r+0x708>)
 80055f2:	f7fa ffdd 	bl	80005b0 <__aeabi_dmul>
 80055f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055fa:	e7bc      	b.n	8005576 <_dtoa_r+0x5e6>
 80055fc:	d10c      	bne.n	8005618 <_dtoa_r+0x688>
 80055fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005602:	2200      	movs	r2, #0
 8005604:	4b25      	ldr	r3, [pc, #148]	@ (800569c <_dtoa_r+0x70c>)
 8005606:	f7fa ffd3 	bl	80005b0 <__aeabi_dmul>
 800560a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800560e:	f7fb fa55 	bl	8000abc <__aeabi_dcmpge>
 8005612:	2800      	cmp	r0, #0
 8005614:	f000 815b 	beq.w	80058ce <_dtoa_r+0x93e>
 8005618:	2400      	movs	r4, #0
 800561a:	4625      	mov	r5, r4
 800561c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800561e:	4656      	mov	r6, sl
 8005620:	43db      	mvns	r3, r3
 8005622:	9304      	str	r3, [sp, #16]
 8005624:	2700      	movs	r7, #0
 8005626:	4621      	mov	r1, r4
 8005628:	4658      	mov	r0, fp
 800562a:	f000 fbb7 	bl	8005d9c <_Bfree>
 800562e:	2d00      	cmp	r5, #0
 8005630:	d0dc      	beq.n	80055ec <_dtoa_r+0x65c>
 8005632:	b12f      	cbz	r7, 8005640 <_dtoa_r+0x6b0>
 8005634:	42af      	cmp	r7, r5
 8005636:	d003      	beq.n	8005640 <_dtoa_r+0x6b0>
 8005638:	4639      	mov	r1, r7
 800563a:	4658      	mov	r0, fp
 800563c:	f000 fbae 	bl	8005d9c <_Bfree>
 8005640:	4629      	mov	r1, r5
 8005642:	4658      	mov	r0, fp
 8005644:	f000 fbaa 	bl	8005d9c <_Bfree>
 8005648:	e7d0      	b.n	80055ec <_dtoa_r+0x65c>
 800564a:	9704      	str	r7, [sp, #16]
 800564c:	4633      	mov	r3, r6
 800564e:	461e      	mov	r6, r3
 8005650:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005654:	2a39      	cmp	r2, #57	@ 0x39
 8005656:	d107      	bne.n	8005668 <_dtoa_r+0x6d8>
 8005658:	459a      	cmp	sl, r3
 800565a:	d1f8      	bne.n	800564e <_dtoa_r+0x6be>
 800565c:	9a04      	ldr	r2, [sp, #16]
 800565e:	3201      	adds	r2, #1
 8005660:	9204      	str	r2, [sp, #16]
 8005662:	2230      	movs	r2, #48	@ 0x30
 8005664:	f88a 2000 	strb.w	r2, [sl]
 8005668:	781a      	ldrb	r2, [r3, #0]
 800566a:	3201      	adds	r2, #1
 800566c:	701a      	strb	r2, [r3, #0]
 800566e:	e7bd      	b.n	80055ec <_dtoa_r+0x65c>
 8005670:	2200      	movs	r2, #0
 8005672:	4b09      	ldr	r3, [pc, #36]	@ (8005698 <_dtoa_r+0x708>)
 8005674:	f7fa ff9c 	bl	80005b0 <__aeabi_dmul>
 8005678:	2200      	movs	r2, #0
 800567a:	2300      	movs	r3, #0
 800567c:	4604      	mov	r4, r0
 800567e:	460d      	mov	r5, r1
 8005680:	f7fb f9fe 	bl	8000a80 <__aeabi_dcmpeq>
 8005684:	2800      	cmp	r0, #0
 8005686:	f43f aebc 	beq.w	8005402 <_dtoa_r+0x472>
 800568a:	e6f1      	b.n	8005470 <_dtoa_r+0x4e0>
 800568c:	0800a830 	.word	0x0800a830
 8005690:	3fe00000 	.word	0x3fe00000
 8005694:	3ff00000 	.word	0x3ff00000
 8005698:	40240000 	.word	0x40240000
 800569c:	40140000 	.word	0x40140000
 80056a0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80056a2:	2a00      	cmp	r2, #0
 80056a4:	f000 80db 	beq.w	800585e <_dtoa_r+0x8ce>
 80056a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80056aa:	2a01      	cmp	r2, #1
 80056ac:	f300 80bf 	bgt.w	800582e <_dtoa_r+0x89e>
 80056b0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80056b2:	2a00      	cmp	r2, #0
 80056b4:	f000 80b7 	beq.w	8005826 <_dtoa_r+0x896>
 80056b8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80056bc:	4646      	mov	r6, r8
 80056be:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80056c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056c2:	2101      	movs	r1, #1
 80056c4:	441a      	add	r2, r3
 80056c6:	4658      	mov	r0, fp
 80056c8:	4498      	add	r8, r3
 80056ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80056cc:	f000 fc64 	bl	8005f98 <__i2b>
 80056d0:	4605      	mov	r5, r0
 80056d2:	b15e      	cbz	r6, 80056ec <_dtoa_r+0x75c>
 80056d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	dd08      	ble.n	80056ec <_dtoa_r+0x75c>
 80056da:	42b3      	cmp	r3, r6
 80056dc:	bfa8      	it	ge
 80056de:	4633      	movge	r3, r6
 80056e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056e2:	eba8 0803 	sub.w	r8, r8, r3
 80056e6:	1af6      	subs	r6, r6, r3
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80056ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056ee:	b1f3      	cbz	r3, 800572e <_dtoa_r+0x79e>
 80056f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	f000 80b7 	beq.w	8005866 <_dtoa_r+0x8d6>
 80056f8:	b18c      	cbz	r4, 800571e <_dtoa_r+0x78e>
 80056fa:	4629      	mov	r1, r5
 80056fc:	4622      	mov	r2, r4
 80056fe:	4658      	mov	r0, fp
 8005700:	f000 fd08 	bl	8006114 <__pow5mult>
 8005704:	464a      	mov	r2, r9
 8005706:	4601      	mov	r1, r0
 8005708:	4605      	mov	r5, r0
 800570a:	4658      	mov	r0, fp
 800570c:	f000 fc5a 	bl	8005fc4 <__multiply>
 8005710:	4649      	mov	r1, r9
 8005712:	9004      	str	r0, [sp, #16]
 8005714:	4658      	mov	r0, fp
 8005716:	f000 fb41 	bl	8005d9c <_Bfree>
 800571a:	9b04      	ldr	r3, [sp, #16]
 800571c:	4699      	mov	r9, r3
 800571e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005720:	1b1a      	subs	r2, r3, r4
 8005722:	d004      	beq.n	800572e <_dtoa_r+0x79e>
 8005724:	4649      	mov	r1, r9
 8005726:	4658      	mov	r0, fp
 8005728:	f000 fcf4 	bl	8006114 <__pow5mult>
 800572c:	4681      	mov	r9, r0
 800572e:	2101      	movs	r1, #1
 8005730:	4658      	mov	r0, fp
 8005732:	f000 fc31 	bl	8005f98 <__i2b>
 8005736:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005738:	4604      	mov	r4, r0
 800573a:	2b00      	cmp	r3, #0
 800573c:	f000 81c9 	beq.w	8005ad2 <_dtoa_r+0xb42>
 8005740:	461a      	mov	r2, r3
 8005742:	4601      	mov	r1, r0
 8005744:	4658      	mov	r0, fp
 8005746:	f000 fce5 	bl	8006114 <__pow5mult>
 800574a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800574c:	4604      	mov	r4, r0
 800574e:	2b01      	cmp	r3, #1
 8005750:	f300 808f 	bgt.w	8005872 <_dtoa_r+0x8e2>
 8005754:	9b02      	ldr	r3, [sp, #8]
 8005756:	2b00      	cmp	r3, #0
 8005758:	f040 8087 	bne.w	800586a <_dtoa_r+0x8da>
 800575c:	9b03      	ldr	r3, [sp, #12]
 800575e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005762:	2b00      	cmp	r3, #0
 8005764:	f040 8083 	bne.w	800586e <_dtoa_r+0x8de>
 8005768:	9b03      	ldr	r3, [sp, #12]
 800576a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800576e:	0d1b      	lsrs	r3, r3, #20
 8005770:	051b      	lsls	r3, r3, #20
 8005772:	b12b      	cbz	r3, 8005780 <_dtoa_r+0x7f0>
 8005774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005776:	f108 0801 	add.w	r8, r8, #1
 800577a:	3301      	adds	r3, #1
 800577c:	9309      	str	r3, [sp, #36]	@ 0x24
 800577e:	2301      	movs	r3, #1
 8005780:	930a      	str	r3, [sp, #40]	@ 0x28
 8005782:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005784:	2b00      	cmp	r3, #0
 8005786:	f000 81aa 	beq.w	8005ade <_dtoa_r+0xb4e>
 800578a:	6923      	ldr	r3, [r4, #16]
 800578c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005790:	6918      	ldr	r0, [r3, #16]
 8005792:	f000 fbb5 	bl	8005f00 <__hi0bits>
 8005796:	f1c0 0020 	rsb	r0, r0, #32
 800579a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800579c:	4418      	add	r0, r3
 800579e:	f010 001f 	ands.w	r0, r0, #31
 80057a2:	d071      	beq.n	8005888 <_dtoa_r+0x8f8>
 80057a4:	f1c0 0320 	rsb	r3, r0, #32
 80057a8:	2b04      	cmp	r3, #4
 80057aa:	dd65      	ble.n	8005878 <_dtoa_r+0x8e8>
 80057ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057ae:	f1c0 001c 	rsb	r0, r0, #28
 80057b2:	4403      	add	r3, r0
 80057b4:	4480      	add	r8, r0
 80057b6:	4406      	add	r6, r0
 80057b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057ba:	f1b8 0f00 	cmp.w	r8, #0
 80057be:	dd05      	ble.n	80057cc <_dtoa_r+0x83c>
 80057c0:	4649      	mov	r1, r9
 80057c2:	4642      	mov	r2, r8
 80057c4:	4658      	mov	r0, fp
 80057c6:	f000 fcff 	bl	80061c8 <__lshift>
 80057ca:	4681      	mov	r9, r0
 80057cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	dd05      	ble.n	80057de <_dtoa_r+0x84e>
 80057d2:	4621      	mov	r1, r4
 80057d4:	461a      	mov	r2, r3
 80057d6:	4658      	mov	r0, fp
 80057d8:	f000 fcf6 	bl	80061c8 <__lshift>
 80057dc:	4604      	mov	r4, r0
 80057de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d053      	beq.n	800588c <_dtoa_r+0x8fc>
 80057e4:	4621      	mov	r1, r4
 80057e6:	4648      	mov	r0, r9
 80057e8:	f000 fd5a 	bl	80062a0 <__mcmp>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	da4d      	bge.n	800588c <_dtoa_r+0x8fc>
 80057f0:	1e7b      	subs	r3, r7, #1
 80057f2:	4649      	mov	r1, r9
 80057f4:	9304      	str	r3, [sp, #16]
 80057f6:	220a      	movs	r2, #10
 80057f8:	2300      	movs	r3, #0
 80057fa:	4658      	mov	r0, fp
 80057fc:	f000 faf0 	bl	8005de0 <__multadd>
 8005800:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005802:	4681      	mov	r9, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 816c 	beq.w	8005ae2 <_dtoa_r+0xb52>
 800580a:	2300      	movs	r3, #0
 800580c:	4629      	mov	r1, r5
 800580e:	220a      	movs	r2, #10
 8005810:	4658      	mov	r0, fp
 8005812:	f000 fae5 	bl	8005de0 <__multadd>
 8005816:	9b08      	ldr	r3, [sp, #32]
 8005818:	4605      	mov	r5, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	dc61      	bgt.n	80058e2 <_dtoa_r+0x952>
 800581e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005820:	2b02      	cmp	r3, #2
 8005822:	dc3b      	bgt.n	800589c <_dtoa_r+0x90c>
 8005824:	e05d      	b.n	80058e2 <_dtoa_r+0x952>
 8005826:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005828:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800582c:	e746      	b.n	80056bc <_dtoa_r+0x72c>
 800582e:	9b07      	ldr	r3, [sp, #28]
 8005830:	1e5c      	subs	r4, r3, #1
 8005832:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005834:	42a3      	cmp	r3, r4
 8005836:	bfbf      	itttt	lt
 8005838:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800583a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800583c:	1ae3      	sublt	r3, r4, r3
 800583e:	18d2      	addlt	r2, r2, r3
 8005840:	bfa8      	it	ge
 8005842:	1b1c      	subge	r4, r3, r4
 8005844:	9b07      	ldr	r3, [sp, #28]
 8005846:	bfbe      	ittt	lt
 8005848:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800584a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800584c:	2400      	movlt	r4, #0
 800584e:	2b00      	cmp	r3, #0
 8005850:	bfb5      	itete	lt
 8005852:	eba8 0603 	sublt.w	r6, r8, r3
 8005856:	4646      	movge	r6, r8
 8005858:	2300      	movlt	r3, #0
 800585a:	9b07      	ldrge	r3, [sp, #28]
 800585c:	e730      	b.n	80056c0 <_dtoa_r+0x730>
 800585e:	4646      	mov	r6, r8
 8005860:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005862:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005864:	e735      	b.n	80056d2 <_dtoa_r+0x742>
 8005866:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005868:	e75c      	b.n	8005724 <_dtoa_r+0x794>
 800586a:	2300      	movs	r3, #0
 800586c:	e788      	b.n	8005780 <_dtoa_r+0x7f0>
 800586e:	9b02      	ldr	r3, [sp, #8]
 8005870:	e786      	b.n	8005780 <_dtoa_r+0x7f0>
 8005872:	2300      	movs	r3, #0
 8005874:	930a      	str	r3, [sp, #40]	@ 0x28
 8005876:	e788      	b.n	800578a <_dtoa_r+0x7fa>
 8005878:	d09f      	beq.n	80057ba <_dtoa_r+0x82a>
 800587a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800587c:	331c      	adds	r3, #28
 800587e:	441a      	add	r2, r3
 8005880:	4498      	add	r8, r3
 8005882:	441e      	add	r6, r3
 8005884:	9209      	str	r2, [sp, #36]	@ 0x24
 8005886:	e798      	b.n	80057ba <_dtoa_r+0x82a>
 8005888:	4603      	mov	r3, r0
 800588a:	e7f6      	b.n	800587a <_dtoa_r+0x8ea>
 800588c:	9b07      	ldr	r3, [sp, #28]
 800588e:	9704      	str	r7, [sp, #16]
 8005890:	2b00      	cmp	r3, #0
 8005892:	dc20      	bgt.n	80058d6 <_dtoa_r+0x946>
 8005894:	9308      	str	r3, [sp, #32]
 8005896:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005898:	2b02      	cmp	r3, #2
 800589a:	dd1e      	ble.n	80058da <_dtoa_r+0x94a>
 800589c:	9b08      	ldr	r3, [sp, #32]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f47f aebc 	bne.w	800561c <_dtoa_r+0x68c>
 80058a4:	4621      	mov	r1, r4
 80058a6:	2205      	movs	r2, #5
 80058a8:	4658      	mov	r0, fp
 80058aa:	f000 fa99 	bl	8005de0 <__multadd>
 80058ae:	4601      	mov	r1, r0
 80058b0:	4604      	mov	r4, r0
 80058b2:	4648      	mov	r0, r9
 80058b4:	f000 fcf4 	bl	80062a0 <__mcmp>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	f77f aeaf 	ble.w	800561c <_dtoa_r+0x68c>
 80058be:	2331      	movs	r3, #49	@ 0x31
 80058c0:	4656      	mov	r6, sl
 80058c2:	f806 3b01 	strb.w	r3, [r6], #1
 80058c6:	9b04      	ldr	r3, [sp, #16]
 80058c8:	3301      	adds	r3, #1
 80058ca:	9304      	str	r3, [sp, #16]
 80058cc:	e6aa      	b.n	8005624 <_dtoa_r+0x694>
 80058ce:	9c07      	ldr	r4, [sp, #28]
 80058d0:	9704      	str	r7, [sp, #16]
 80058d2:	4625      	mov	r5, r4
 80058d4:	e7f3      	b.n	80058be <_dtoa_r+0x92e>
 80058d6:	9b07      	ldr	r3, [sp, #28]
 80058d8:	9308      	str	r3, [sp, #32]
 80058da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 8104 	beq.w	8005aea <_dtoa_r+0xb5a>
 80058e2:	2e00      	cmp	r6, #0
 80058e4:	dd05      	ble.n	80058f2 <_dtoa_r+0x962>
 80058e6:	4629      	mov	r1, r5
 80058e8:	4632      	mov	r2, r6
 80058ea:	4658      	mov	r0, fp
 80058ec:	f000 fc6c 	bl	80061c8 <__lshift>
 80058f0:	4605      	mov	r5, r0
 80058f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d05a      	beq.n	80059ae <_dtoa_r+0xa1e>
 80058f8:	4658      	mov	r0, fp
 80058fa:	6869      	ldr	r1, [r5, #4]
 80058fc:	f000 fa0e 	bl	8005d1c <_Balloc>
 8005900:	4606      	mov	r6, r0
 8005902:	b928      	cbnz	r0, 8005910 <_dtoa_r+0x980>
 8005904:	4602      	mov	r2, r0
 8005906:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800590a:	4b83      	ldr	r3, [pc, #524]	@ (8005b18 <_dtoa_r+0xb88>)
 800590c:	f7ff bb54 	b.w	8004fb8 <_dtoa_r+0x28>
 8005910:	692a      	ldr	r2, [r5, #16]
 8005912:	f105 010c 	add.w	r1, r5, #12
 8005916:	3202      	adds	r2, #2
 8005918:	0092      	lsls	r2, r2, #2
 800591a:	300c      	adds	r0, #12
 800591c:	f002 fca8 	bl	8008270 <memcpy>
 8005920:	2201      	movs	r2, #1
 8005922:	4631      	mov	r1, r6
 8005924:	4658      	mov	r0, fp
 8005926:	f000 fc4f 	bl	80061c8 <__lshift>
 800592a:	462f      	mov	r7, r5
 800592c:	4605      	mov	r5, r0
 800592e:	f10a 0301 	add.w	r3, sl, #1
 8005932:	9307      	str	r3, [sp, #28]
 8005934:	9b08      	ldr	r3, [sp, #32]
 8005936:	4453      	add	r3, sl
 8005938:	930b      	str	r3, [sp, #44]	@ 0x2c
 800593a:	9b02      	ldr	r3, [sp, #8]
 800593c:	f003 0301 	and.w	r3, r3, #1
 8005940:	930a      	str	r3, [sp, #40]	@ 0x28
 8005942:	9b07      	ldr	r3, [sp, #28]
 8005944:	4621      	mov	r1, r4
 8005946:	3b01      	subs	r3, #1
 8005948:	4648      	mov	r0, r9
 800594a:	9302      	str	r3, [sp, #8]
 800594c:	f7ff fa96 	bl	8004e7c <quorem>
 8005950:	4639      	mov	r1, r7
 8005952:	9008      	str	r0, [sp, #32]
 8005954:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005958:	4648      	mov	r0, r9
 800595a:	f000 fca1 	bl	80062a0 <__mcmp>
 800595e:	462a      	mov	r2, r5
 8005960:	9009      	str	r0, [sp, #36]	@ 0x24
 8005962:	4621      	mov	r1, r4
 8005964:	4658      	mov	r0, fp
 8005966:	f000 fcb7 	bl	80062d8 <__mdiff>
 800596a:	68c2      	ldr	r2, [r0, #12]
 800596c:	4606      	mov	r6, r0
 800596e:	bb02      	cbnz	r2, 80059b2 <_dtoa_r+0xa22>
 8005970:	4601      	mov	r1, r0
 8005972:	4648      	mov	r0, r9
 8005974:	f000 fc94 	bl	80062a0 <__mcmp>
 8005978:	4602      	mov	r2, r0
 800597a:	4631      	mov	r1, r6
 800597c:	4658      	mov	r0, fp
 800597e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005980:	f000 fa0c 	bl	8005d9c <_Bfree>
 8005984:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005986:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005988:	9e07      	ldr	r6, [sp, #28]
 800598a:	ea43 0102 	orr.w	r1, r3, r2
 800598e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005990:	4319      	orrs	r1, r3
 8005992:	d110      	bne.n	80059b6 <_dtoa_r+0xa26>
 8005994:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005998:	d029      	beq.n	80059ee <_dtoa_r+0xa5e>
 800599a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800599c:	2b00      	cmp	r3, #0
 800599e:	dd02      	ble.n	80059a6 <_dtoa_r+0xa16>
 80059a0:	9b08      	ldr	r3, [sp, #32]
 80059a2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80059a6:	9b02      	ldr	r3, [sp, #8]
 80059a8:	f883 8000 	strb.w	r8, [r3]
 80059ac:	e63b      	b.n	8005626 <_dtoa_r+0x696>
 80059ae:	4628      	mov	r0, r5
 80059b0:	e7bb      	b.n	800592a <_dtoa_r+0x99a>
 80059b2:	2201      	movs	r2, #1
 80059b4:	e7e1      	b.n	800597a <_dtoa_r+0x9ea>
 80059b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	db04      	blt.n	80059c6 <_dtoa_r+0xa36>
 80059bc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80059be:	430b      	orrs	r3, r1
 80059c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80059c2:	430b      	orrs	r3, r1
 80059c4:	d120      	bne.n	8005a08 <_dtoa_r+0xa78>
 80059c6:	2a00      	cmp	r2, #0
 80059c8:	dded      	ble.n	80059a6 <_dtoa_r+0xa16>
 80059ca:	4649      	mov	r1, r9
 80059cc:	2201      	movs	r2, #1
 80059ce:	4658      	mov	r0, fp
 80059d0:	f000 fbfa 	bl	80061c8 <__lshift>
 80059d4:	4621      	mov	r1, r4
 80059d6:	4681      	mov	r9, r0
 80059d8:	f000 fc62 	bl	80062a0 <__mcmp>
 80059dc:	2800      	cmp	r0, #0
 80059de:	dc03      	bgt.n	80059e8 <_dtoa_r+0xa58>
 80059e0:	d1e1      	bne.n	80059a6 <_dtoa_r+0xa16>
 80059e2:	f018 0f01 	tst.w	r8, #1
 80059e6:	d0de      	beq.n	80059a6 <_dtoa_r+0xa16>
 80059e8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80059ec:	d1d8      	bne.n	80059a0 <_dtoa_r+0xa10>
 80059ee:	2339      	movs	r3, #57	@ 0x39
 80059f0:	9a02      	ldr	r2, [sp, #8]
 80059f2:	7013      	strb	r3, [r2, #0]
 80059f4:	4633      	mov	r3, r6
 80059f6:	461e      	mov	r6, r3
 80059f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80059fc:	3b01      	subs	r3, #1
 80059fe:	2a39      	cmp	r2, #57	@ 0x39
 8005a00:	d052      	beq.n	8005aa8 <_dtoa_r+0xb18>
 8005a02:	3201      	adds	r2, #1
 8005a04:	701a      	strb	r2, [r3, #0]
 8005a06:	e60e      	b.n	8005626 <_dtoa_r+0x696>
 8005a08:	2a00      	cmp	r2, #0
 8005a0a:	dd07      	ble.n	8005a1c <_dtoa_r+0xa8c>
 8005a0c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005a10:	d0ed      	beq.n	80059ee <_dtoa_r+0xa5e>
 8005a12:	9a02      	ldr	r2, [sp, #8]
 8005a14:	f108 0301 	add.w	r3, r8, #1
 8005a18:	7013      	strb	r3, [r2, #0]
 8005a1a:	e604      	b.n	8005626 <_dtoa_r+0x696>
 8005a1c:	9b07      	ldr	r3, [sp, #28]
 8005a1e:	9a07      	ldr	r2, [sp, #28]
 8005a20:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005a24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d028      	beq.n	8005a7c <_dtoa_r+0xaec>
 8005a2a:	4649      	mov	r1, r9
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	220a      	movs	r2, #10
 8005a30:	4658      	mov	r0, fp
 8005a32:	f000 f9d5 	bl	8005de0 <__multadd>
 8005a36:	42af      	cmp	r7, r5
 8005a38:	4681      	mov	r9, r0
 8005a3a:	f04f 0300 	mov.w	r3, #0
 8005a3e:	f04f 020a 	mov.w	r2, #10
 8005a42:	4639      	mov	r1, r7
 8005a44:	4658      	mov	r0, fp
 8005a46:	d107      	bne.n	8005a58 <_dtoa_r+0xac8>
 8005a48:	f000 f9ca 	bl	8005de0 <__multadd>
 8005a4c:	4607      	mov	r7, r0
 8005a4e:	4605      	mov	r5, r0
 8005a50:	9b07      	ldr	r3, [sp, #28]
 8005a52:	3301      	adds	r3, #1
 8005a54:	9307      	str	r3, [sp, #28]
 8005a56:	e774      	b.n	8005942 <_dtoa_r+0x9b2>
 8005a58:	f000 f9c2 	bl	8005de0 <__multadd>
 8005a5c:	4629      	mov	r1, r5
 8005a5e:	4607      	mov	r7, r0
 8005a60:	2300      	movs	r3, #0
 8005a62:	220a      	movs	r2, #10
 8005a64:	4658      	mov	r0, fp
 8005a66:	f000 f9bb 	bl	8005de0 <__multadd>
 8005a6a:	4605      	mov	r5, r0
 8005a6c:	e7f0      	b.n	8005a50 <_dtoa_r+0xac0>
 8005a6e:	9b08      	ldr	r3, [sp, #32]
 8005a70:	2700      	movs	r7, #0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	bfcc      	ite	gt
 8005a76:	461e      	movgt	r6, r3
 8005a78:	2601      	movle	r6, #1
 8005a7a:	4456      	add	r6, sl
 8005a7c:	4649      	mov	r1, r9
 8005a7e:	2201      	movs	r2, #1
 8005a80:	4658      	mov	r0, fp
 8005a82:	f000 fba1 	bl	80061c8 <__lshift>
 8005a86:	4621      	mov	r1, r4
 8005a88:	4681      	mov	r9, r0
 8005a8a:	f000 fc09 	bl	80062a0 <__mcmp>
 8005a8e:	2800      	cmp	r0, #0
 8005a90:	dcb0      	bgt.n	80059f4 <_dtoa_r+0xa64>
 8005a92:	d102      	bne.n	8005a9a <_dtoa_r+0xb0a>
 8005a94:	f018 0f01 	tst.w	r8, #1
 8005a98:	d1ac      	bne.n	80059f4 <_dtoa_r+0xa64>
 8005a9a:	4633      	mov	r3, r6
 8005a9c:	461e      	mov	r6, r3
 8005a9e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005aa2:	2a30      	cmp	r2, #48	@ 0x30
 8005aa4:	d0fa      	beq.n	8005a9c <_dtoa_r+0xb0c>
 8005aa6:	e5be      	b.n	8005626 <_dtoa_r+0x696>
 8005aa8:	459a      	cmp	sl, r3
 8005aaa:	d1a4      	bne.n	80059f6 <_dtoa_r+0xa66>
 8005aac:	9b04      	ldr	r3, [sp, #16]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	9304      	str	r3, [sp, #16]
 8005ab2:	2331      	movs	r3, #49	@ 0x31
 8005ab4:	f88a 3000 	strb.w	r3, [sl]
 8005ab8:	e5b5      	b.n	8005626 <_dtoa_r+0x696>
 8005aba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005abc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005b1c <_dtoa_r+0xb8c>
 8005ac0:	b11b      	cbz	r3, 8005aca <_dtoa_r+0xb3a>
 8005ac2:	f10a 0308 	add.w	r3, sl, #8
 8005ac6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	4650      	mov	r0, sl
 8005acc:	b017      	add	sp, #92	@ 0x5c
 8005ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ad2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	f77f ae3d 	ble.w	8005754 <_dtoa_r+0x7c4>
 8005ada:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005adc:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ade:	2001      	movs	r0, #1
 8005ae0:	e65b      	b.n	800579a <_dtoa_r+0x80a>
 8005ae2:	9b08      	ldr	r3, [sp, #32]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f77f aed6 	ble.w	8005896 <_dtoa_r+0x906>
 8005aea:	4656      	mov	r6, sl
 8005aec:	4621      	mov	r1, r4
 8005aee:	4648      	mov	r0, r9
 8005af0:	f7ff f9c4 	bl	8004e7c <quorem>
 8005af4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005af8:	9b08      	ldr	r3, [sp, #32]
 8005afa:	f806 8b01 	strb.w	r8, [r6], #1
 8005afe:	eba6 020a 	sub.w	r2, r6, sl
 8005b02:	4293      	cmp	r3, r2
 8005b04:	ddb3      	ble.n	8005a6e <_dtoa_r+0xade>
 8005b06:	4649      	mov	r1, r9
 8005b08:	2300      	movs	r3, #0
 8005b0a:	220a      	movs	r2, #10
 8005b0c:	4658      	mov	r0, fp
 8005b0e:	f000 f967 	bl	8005de0 <__multadd>
 8005b12:	4681      	mov	r9, r0
 8005b14:	e7ea      	b.n	8005aec <_dtoa_r+0xb5c>
 8005b16:	bf00      	nop
 8005b18:	0800a791 	.word	0x0800a791
 8005b1c:	0800a715 	.word	0x0800a715

08005b20 <_free_r>:
 8005b20:	b538      	push	{r3, r4, r5, lr}
 8005b22:	4605      	mov	r5, r0
 8005b24:	2900      	cmp	r1, #0
 8005b26:	d040      	beq.n	8005baa <_free_r+0x8a>
 8005b28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b2c:	1f0c      	subs	r4, r1, #4
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	bfb8      	it	lt
 8005b32:	18e4      	addlt	r4, r4, r3
 8005b34:	f000 f8e6 	bl	8005d04 <__malloc_lock>
 8005b38:	4a1c      	ldr	r2, [pc, #112]	@ (8005bac <_free_r+0x8c>)
 8005b3a:	6813      	ldr	r3, [r2, #0]
 8005b3c:	b933      	cbnz	r3, 8005b4c <_free_r+0x2c>
 8005b3e:	6063      	str	r3, [r4, #4]
 8005b40:	6014      	str	r4, [r2, #0]
 8005b42:	4628      	mov	r0, r5
 8005b44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b48:	f000 b8e2 	b.w	8005d10 <__malloc_unlock>
 8005b4c:	42a3      	cmp	r3, r4
 8005b4e:	d908      	bls.n	8005b62 <_free_r+0x42>
 8005b50:	6820      	ldr	r0, [r4, #0]
 8005b52:	1821      	adds	r1, r4, r0
 8005b54:	428b      	cmp	r3, r1
 8005b56:	bf01      	itttt	eq
 8005b58:	6819      	ldreq	r1, [r3, #0]
 8005b5a:	685b      	ldreq	r3, [r3, #4]
 8005b5c:	1809      	addeq	r1, r1, r0
 8005b5e:	6021      	streq	r1, [r4, #0]
 8005b60:	e7ed      	b.n	8005b3e <_free_r+0x1e>
 8005b62:	461a      	mov	r2, r3
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	b10b      	cbz	r3, 8005b6c <_free_r+0x4c>
 8005b68:	42a3      	cmp	r3, r4
 8005b6a:	d9fa      	bls.n	8005b62 <_free_r+0x42>
 8005b6c:	6811      	ldr	r1, [r2, #0]
 8005b6e:	1850      	adds	r0, r2, r1
 8005b70:	42a0      	cmp	r0, r4
 8005b72:	d10b      	bne.n	8005b8c <_free_r+0x6c>
 8005b74:	6820      	ldr	r0, [r4, #0]
 8005b76:	4401      	add	r1, r0
 8005b78:	1850      	adds	r0, r2, r1
 8005b7a:	4283      	cmp	r3, r0
 8005b7c:	6011      	str	r1, [r2, #0]
 8005b7e:	d1e0      	bne.n	8005b42 <_free_r+0x22>
 8005b80:	6818      	ldr	r0, [r3, #0]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	4408      	add	r0, r1
 8005b86:	6010      	str	r0, [r2, #0]
 8005b88:	6053      	str	r3, [r2, #4]
 8005b8a:	e7da      	b.n	8005b42 <_free_r+0x22>
 8005b8c:	d902      	bls.n	8005b94 <_free_r+0x74>
 8005b8e:	230c      	movs	r3, #12
 8005b90:	602b      	str	r3, [r5, #0]
 8005b92:	e7d6      	b.n	8005b42 <_free_r+0x22>
 8005b94:	6820      	ldr	r0, [r4, #0]
 8005b96:	1821      	adds	r1, r4, r0
 8005b98:	428b      	cmp	r3, r1
 8005b9a:	bf01      	itttt	eq
 8005b9c:	6819      	ldreq	r1, [r3, #0]
 8005b9e:	685b      	ldreq	r3, [r3, #4]
 8005ba0:	1809      	addeq	r1, r1, r0
 8005ba2:	6021      	streq	r1, [r4, #0]
 8005ba4:	6063      	str	r3, [r4, #4]
 8005ba6:	6054      	str	r4, [r2, #4]
 8005ba8:	e7cb      	b.n	8005b42 <_free_r+0x22>
 8005baa:	bd38      	pop	{r3, r4, r5, pc}
 8005bac:	20000978 	.word	0x20000978

08005bb0 <malloc>:
 8005bb0:	4b02      	ldr	r3, [pc, #8]	@ (8005bbc <malloc+0xc>)
 8005bb2:	4601      	mov	r1, r0
 8005bb4:	6818      	ldr	r0, [r3, #0]
 8005bb6:	f000 b825 	b.w	8005c04 <_malloc_r>
 8005bba:	bf00      	nop
 8005bbc:	20000018 	.word	0x20000018

08005bc0 <sbrk_aligned>:
 8005bc0:	b570      	push	{r4, r5, r6, lr}
 8005bc2:	4e0f      	ldr	r6, [pc, #60]	@ (8005c00 <sbrk_aligned+0x40>)
 8005bc4:	460c      	mov	r4, r1
 8005bc6:	6831      	ldr	r1, [r6, #0]
 8005bc8:	4605      	mov	r5, r0
 8005bca:	b911      	cbnz	r1, 8005bd2 <sbrk_aligned+0x12>
 8005bcc:	f002 fb40 	bl	8008250 <_sbrk_r>
 8005bd0:	6030      	str	r0, [r6, #0]
 8005bd2:	4621      	mov	r1, r4
 8005bd4:	4628      	mov	r0, r5
 8005bd6:	f002 fb3b 	bl	8008250 <_sbrk_r>
 8005bda:	1c43      	adds	r3, r0, #1
 8005bdc:	d103      	bne.n	8005be6 <sbrk_aligned+0x26>
 8005bde:	f04f 34ff 	mov.w	r4, #4294967295
 8005be2:	4620      	mov	r0, r4
 8005be4:	bd70      	pop	{r4, r5, r6, pc}
 8005be6:	1cc4      	adds	r4, r0, #3
 8005be8:	f024 0403 	bic.w	r4, r4, #3
 8005bec:	42a0      	cmp	r0, r4
 8005bee:	d0f8      	beq.n	8005be2 <sbrk_aligned+0x22>
 8005bf0:	1a21      	subs	r1, r4, r0
 8005bf2:	4628      	mov	r0, r5
 8005bf4:	f002 fb2c 	bl	8008250 <_sbrk_r>
 8005bf8:	3001      	adds	r0, #1
 8005bfa:	d1f2      	bne.n	8005be2 <sbrk_aligned+0x22>
 8005bfc:	e7ef      	b.n	8005bde <sbrk_aligned+0x1e>
 8005bfe:	bf00      	nop
 8005c00:	20000974 	.word	0x20000974

08005c04 <_malloc_r>:
 8005c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c08:	1ccd      	adds	r5, r1, #3
 8005c0a:	f025 0503 	bic.w	r5, r5, #3
 8005c0e:	3508      	adds	r5, #8
 8005c10:	2d0c      	cmp	r5, #12
 8005c12:	bf38      	it	cc
 8005c14:	250c      	movcc	r5, #12
 8005c16:	2d00      	cmp	r5, #0
 8005c18:	4606      	mov	r6, r0
 8005c1a:	db01      	blt.n	8005c20 <_malloc_r+0x1c>
 8005c1c:	42a9      	cmp	r1, r5
 8005c1e:	d904      	bls.n	8005c2a <_malloc_r+0x26>
 8005c20:	230c      	movs	r3, #12
 8005c22:	6033      	str	r3, [r6, #0]
 8005c24:	2000      	movs	r0, #0
 8005c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d00 <_malloc_r+0xfc>
 8005c2e:	f000 f869 	bl	8005d04 <__malloc_lock>
 8005c32:	f8d8 3000 	ldr.w	r3, [r8]
 8005c36:	461c      	mov	r4, r3
 8005c38:	bb44      	cbnz	r4, 8005c8c <_malloc_r+0x88>
 8005c3a:	4629      	mov	r1, r5
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	f7ff ffbf 	bl	8005bc0 <sbrk_aligned>
 8005c42:	1c43      	adds	r3, r0, #1
 8005c44:	4604      	mov	r4, r0
 8005c46:	d158      	bne.n	8005cfa <_malloc_r+0xf6>
 8005c48:	f8d8 4000 	ldr.w	r4, [r8]
 8005c4c:	4627      	mov	r7, r4
 8005c4e:	2f00      	cmp	r7, #0
 8005c50:	d143      	bne.n	8005cda <_malloc_r+0xd6>
 8005c52:	2c00      	cmp	r4, #0
 8005c54:	d04b      	beq.n	8005cee <_malloc_r+0xea>
 8005c56:	6823      	ldr	r3, [r4, #0]
 8005c58:	4639      	mov	r1, r7
 8005c5a:	4630      	mov	r0, r6
 8005c5c:	eb04 0903 	add.w	r9, r4, r3
 8005c60:	f002 faf6 	bl	8008250 <_sbrk_r>
 8005c64:	4581      	cmp	r9, r0
 8005c66:	d142      	bne.n	8005cee <_malloc_r+0xea>
 8005c68:	6821      	ldr	r1, [r4, #0]
 8005c6a:	4630      	mov	r0, r6
 8005c6c:	1a6d      	subs	r5, r5, r1
 8005c6e:	4629      	mov	r1, r5
 8005c70:	f7ff ffa6 	bl	8005bc0 <sbrk_aligned>
 8005c74:	3001      	adds	r0, #1
 8005c76:	d03a      	beq.n	8005cee <_malloc_r+0xea>
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	442b      	add	r3, r5
 8005c7c:	6023      	str	r3, [r4, #0]
 8005c7e:	f8d8 3000 	ldr.w	r3, [r8]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	bb62      	cbnz	r2, 8005ce0 <_malloc_r+0xdc>
 8005c86:	f8c8 7000 	str.w	r7, [r8]
 8005c8a:	e00f      	b.n	8005cac <_malloc_r+0xa8>
 8005c8c:	6822      	ldr	r2, [r4, #0]
 8005c8e:	1b52      	subs	r2, r2, r5
 8005c90:	d420      	bmi.n	8005cd4 <_malloc_r+0xd0>
 8005c92:	2a0b      	cmp	r2, #11
 8005c94:	d917      	bls.n	8005cc6 <_malloc_r+0xc2>
 8005c96:	1961      	adds	r1, r4, r5
 8005c98:	42a3      	cmp	r3, r4
 8005c9a:	6025      	str	r5, [r4, #0]
 8005c9c:	bf18      	it	ne
 8005c9e:	6059      	strne	r1, [r3, #4]
 8005ca0:	6863      	ldr	r3, [r4, #4]
 8005ca2:	bf08      	it	eq
 8005ca4:	f8c8 1000 	streq.w	r1, [r8]
 8005ca8:	5162      	str	r2, [r4, r5]
 8005caa:	604b      	str	r3, [r1, #4]
 8005cac:	4630      	mov	r0, r6
 8005cae:	f000 f82f 	bl	8005d10 <__malloc_unlock>
 8005cb2:	f104 000b 	add.w	r0, r4, #11
 8005cb6:	1d23      	adds	r3, r4, #4
 8005cb8:	f020 0007 	bic.w	r0, r0, #7
 8005cbc:	1ac2      	subs	r2, r0, r3
 8005cbe:	bf1c      	itt	ne
 8005cc0:	1a1b      	subne	r3, r3, r0
 8005cc2:	50a3      	strne	r3, [r4, r2]
 8005cc4:	e7af      	b.n	8005c26 <_malloc_r+0x22>
 8005cc6:	6862      	ldr	r2, [r4, #4]
 8005cc8:	42a3      	cmp	r3, r4
 8005cca:	bf0c      	ite	eq
 8005ccc:	f8c8 2000 	streq.w	r2, [r8]
 8005cd0:	605a      	strne	r2, [r3, #4]
 8005cd2:	e7eb      	b.n	8005cac <_malloc_r+0xa8>
 8005cd4:	4623      	mov	r3, r4
 8005cd6:	6864      	ldr	r4, [r4, #4]
 8005cd8:	e7ae      	b.n	8005c38 <_malloc_r+0x34>
 8005cda:	463c      	mov	r4, r7
 8005cdc:	687f      	ldr	r7, [r7, #4]
 8005cde:	e7b6      	b.n	8005c4e <_malloc_r+0x4a>
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	42a3      	cmp	r3, r4
 8005ce6:	d1fb      	bne.n	8005ce0 <_malloc_r+0xdc>
 8005ce8:	2300      	movs	r3, #0
 8005cea:	6053      	str	r3, [r2, #4]
 8005cec:	e7de      	b.n	8005cac <_malloc_r+0xa8>
 8005cee:	230c      	movs	r3, #12
 8005cf0:	4630      	mov	r0, r6
 8005cf2:	6033      	str	r3, [r6, #0]
 8005cf4:	f000 f80c 	bl	8005d10 <__malloc_unlock>
 8005cf8:	e794      	b.n	8005c24 <_malloc_r+0x20>
 8005cfa:	6005      	str	r5, [r0, #0]
 8005cfc:	e7d6      	b.n	8005cac <_malloc_r+0xa8>
 8005cfe:	bf00      	nop
 8005d00:	20000978 	.word	0x20000978

08005d04 <__malloc_lock>:
 8005d04:	4801      	ldr	r0, [pc, #4]	@ (8005d0c <__malloc_lock+0x8>)
 8005d06:	f7ff b8a4 	b.w	8004e52 <__retarget_lock_acquire_recursive>
 8005d0a:	bf00      	nop
 8005d0c:	20000970 	.word	0x20000970

08005d10 <__malloc_unlock>:
 8005d10:	4801      	ldr	r0, [pc, #4]	@ (8005d18 <__malloc_unlock+0x8>)
 8005d12:	f7ff b89f 	b.w	8004e54 <__retarget_lock_release_recursive>
 8005d16:	bf00      	nop
 8005d18:	20000970 	.word	0x20000970

08005d1c <_Balloc>:
 8005d1c:	b570      	push	{r4, r5, r6, lr}
 8005d1e:	69c6      	ldr	r6, [r0, #28]
 8005d20:	4604      	mov	r4, r0
 8005d22:	460d      	mov	r5, r1
 8005d24:	b976      	cbnz	r6, 8005d44 <_Balloc+0x28>
 8005d26:	2010      	movs	r0, #16
 8005d28:	f7ff ff42 	bl	8005bb0 <malloc>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	61e0      	str	r0, [r4, #28]
 8005d30:	b920      	cbnz	r0, 8005d3c <_Balloc+0x20>
 8005d32:	216b      	movs	r1, #107	@ 0x6b
 8005d34:	4b17      	ldr	r3, [pc, #92]	@ (8005d94 <_Balloc+0x78>)
 8005d36:	4818      	ldr	r0, [pc, #96]	@ (8005d98 <_Balloc+0x7c>)
 8005d38:	f002 faae 	bl	8008298 <__assert_func>
 8005d3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d40:	6006      	str	r6, [r0, #0]
 8005d42:	60c6      	str	r6, [r0, #12]
 8005d44:	69e6      	ldr	r6, [r4, #28]
 8005d46:	68f3      	ldr	r3, [r6, #12]
 8005d48:	b183      	cbz	r3, 8005d6c <_Balloc+0x50>
 8005d4a:	69e3      	ldr	r3, [r4, #28]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005d52:	b9b8      	cbnz	r0, 8005d84 <_Balloc+0x68>
 8005d54:	2101      	movs	r1, #1
 8005d56:	fa01 f605 	lsl.w	r6, r1, r5
 8005d5a:	1d72      	adds	r2, r6, #5
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	0092      	lsls	r2, r2, #2
 8005d60:	f002 fab8 	bl	80082d4 <_calloc_r>
 8005d64:	b160      	cbz	r0, 8005d80 <_Balloc+0x64>
 8005d66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d6a:	e00e      	b.n	8005d8a <_Balloc+0x6e>
 8005d6c:	2221      	movs	r2, #33	@ 0x21
 8005d6e:	2104      	movs	r1, #4
 8005d70:	4620      	mov	r0, r4
 8005d72:	f002 faaf 	bl	80082d4 <_calloc_r>
 8005d76:	69e3      	ldr	r3, [r4, #28]
 8005d78:	60f0      	str	r0, [r6, #12]
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1e4      	bne.n	8005d4a <_Balloc+0x2e>
 8005d80:	2000      	movs	r0, #0
 8005d82:	bd70      	pop	{r4, r5, r6, pc}
 8005d84:	6802      	ldr	r2, [r0, #0]
 8005d86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005d90:	e7f7      	b.n	8005d82 <_Balloc+0x66>
 8005d92:	bf00      	nop
 8005d94:	0800a722 	.word	0x0800a722
 8005d98:	0800a7a2 	.word	0x0800a7a2

08005d9c <_Bfree>:
 8005d9c:	b570      	push	{r4, r5, r6, lr}
 8005d9e:	69c6      	ldr	r6, [r0, #28]
 8005da0:	4605      	mov	r5, r0
 8005da2:	460c      	mov	r4, r1
 8005da4:	b976      	cbnz	r6, 8005dc4 <_Bfree+0x28>
 8005da6:	2010      	movs	r0, #16
 8005da8:	f7ff ff02 	bl	8005bb0 <malloc>
 8005dac:	4602      	mov	r2, r0
 8005dae:	61e8      	str	r0, [r5, #28]
 8005db0:	b920      	cbnz	r0, 8005dbc <_Bfree+0x20>
 8005db2:	218f      	movs	r1, #143	@ 0x8f
 8005db4:	4b08      	ldr	r3, [pc, #32]	@ (8005dd8 <_Bfree+0x3c>)
 8005db6:	4809      	ldr	r0, [pc, #36]	@ (8005ddc <_Bfree+0x40>)
 8005db8:	f002 fa6e 	bl	8008298 <__assert_func>
 8005dbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005dc0:	6006      	str	r6, [r0, #0]
 8005dc2:	60c6      	str	r6, [r0, #12]
 8005dc4:	b13c      	cbz	r4, 8005dd6 <_Bfree+0x3a>
 8005dc6:	69eb      	ldr	r3, [r5, #28]
 8005dc8:	6862      	ldr	r2, [r4, #4]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005dd0:	6021      	str	r1, [r4, #0]
 8005dd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005dd6:	bd70      	pop	{r4, r5, r6, pc}
 8005dd8:	0800a722 	.word	0x0800a722
 8005ddc:	0800a7a2 	.word	0x0800a7a2

08005de0 <__multadd>:
 8005de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005de4:	4607      	mov	r7, r0
 8005de6:	460c      	mov	r4, r1
 8005de8:	461e      	mov	r6, r3
 8005dea:	2000      	movs	r0, #0
 8005dec:	690d      	ldr	r5, [r1, #16]
 8005dee:	f101 0c14 	add.w	ip, r1, #20
 8005df2:	f8dc 3000 	ldr.w	r3, [ip]
 8005df6:	3001      	adds	r0, #1
 8005df8:	b299      	uxth	r1, r3
 8005dfa:	fb02 6101 	mla	r1, r2, r1, r6
 8005dfe:	0c1e      	lsrs	r6, r3, #16
 8005e00:	0c0b      	lsrs	r3, r1, #16
 8005e02:	fb02 3306 	mla	r3, r2, r6, r3
 8005e06:	b289      	uxth	r1, r1
 8005e08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e0c:	4285      	cmp	r5, r0
 8005e0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e12:	f84c 1b04 	str.w	r1, [ip], #4
 8005e16:	dcec      	bgt.n	8005df2 <__multadd+0x12>
 8005e18:	b30e      	cbz	r6, 8005e5e <__multadd+0x7e>
 8005e1a:	68a3      	ldr	r3, [r4, #8]
 8005e1c:	42ab      	cmp	r3, r5
 8005e1e:	dc19      	bgt.n	8005e54 <__multadd+0x74>
 8005e20:	6861      	ldr	r1, [r4, #4]
 8005e22:	4638      	mov	r0, r7
 8005e24:	3101      	adds	r1, #1
 8005e26:	f7ff ff79 	bl	8005d1c <_Balloc>
 8005e2a:	4680      	mov	r8, r0
 8005e2c:	b928      	cbnz	r0, 8005e3a <__multadd+0x5a>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	21ba      	movs	r1, #186	@ 0xba
 8005e32:	4b0c      	ldr	r3, [pc, #48]	@ (8005e64 <__multadd+0x84>)
 8005e34:	480c      	ldr	r0, [pc, #48]	@ (8005e68 <__multadd+0x88>)
 8005e36:	f002 fa2f 	bl	8008298 <__assert_func>
 8005e3a:	6922      	ldr	r2, [r4, #16]
 8005e3c:	f104 010c 	add.w	r1, r4, #12
 8005e40:	3202      	adds	r2, #2
 8005e42:	0092      	lsls	r2, r2, #2
 8005e44:	300c      	adds	r0, #12
 8005e46:	f002 fa13 	bl	8008270 <memcpy>
 8005e4a:	4621      	mov	r1, r4
 8005e4c:	4638      	mov	r0, r7
 8005e4e:	f7ff ffa5 	bl	8005d9c <_Bfree>
 8005e52:	4644      	mov	r4, r8
 8005e54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e58:	3501      	adds	r5, #1
 8005e5a:	615e      	str	r6, [r3, #20]
 8005e5c:	6125      	str	r5, [r4, #16]
 8005e5e:	4620      	mov	r0, r4
 8005e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e64:	0800a791 	.word	0x0800a791
 8005e68:	0800a7a2 	.word	0x0800a7a2

08005e6c <__s2b>:
 8005e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e70:	4615      	mov	r5, r2
 8005e72:	2209      	movs	r2, #9
 8005e74:	461f      	mov	r7, r3
 8005e76:	3308      	adds	r3, #8
 8005e78:	460c      	mov	r4, r1
 8005e7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005e7e:	4606      	mov	r6, r0
 8005e80:	2201      	movs	r2, #1
 8005e82:	2100      	movs	r1, #0
 8005e84:	429a      	cmp	r2, r3
 8005e86:	db09      	blt.n	8005e9c <__s2b+0x30>
 8005e88:	4630      	mov	r0, r6
 8005e8a:	f7ff ff47 	bl	8005d1c <_Balloc>
 8005e8e:	b940      	cbnz	r0, 8005ea2 <__s2b+0x36>
 8005e90:	4602      	mov	r2, r0
 8005e92:	21d3      	movs	r1, #211	@ 0xd3
 8005e94:	4b18      	ldr	r3, [pc, #96]	@ (8005ef8 <__s2b+0x8c>)
 8005e96:	4819      	ldr	r0, [pc, #100]	@ (8005efc <__s2b+0x90>)
 8005e98:	f002 f9fe 	bl	8008298 <__assert_func>
 8005e9c:	0052      	lsls	r2, r2, #1
 8005e9e:	3101      	adds	r1, #1
 8005ea0:	e7f0      	b.n	8005e84 <__s2b+0x18>
 8005ea2:	9b08      	ldr	r3, [sp, #32]
 8005ea4:	2d09      	cmp	r5, #9
 8005ea6:	6143      	str	r3, [r0, #20]
 8005ea8:	f04f 0301 	mov.w	r3, #1
 8005eac:	6103      	str	r3, [r0, #16]
 8005eae:	dd16      	ble.n	8005ede <__s2b+0x72>
 8005eb0:	f104 0909 	add.w	r9, r4, #9
 8005eb4:	46c8      	mov	r8, r9
 8005eb6:	442c      	add	r4, r5
 8005eb8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005ebc:	4601      	mov	r1, r0
 8005ebe:	220a      	movs	r2, #10
 8005ec0:	4630      	mov	r0, r6
 8005ec2:	3b30      	subs	r3, #48	@ 0x30
 8005ec4:	f7ff ff8c 	bl	8005de0 <__multadd>
 8005ec8:	45a0      	cmp	r8, r4
 8005eca:	d1f5      	bne.n	8005eb8 <__s2b+0x4c>
 8005ecc:	f1a5 0408 	sub.w	r4, r5, #8
 8005ed0:	444c      	add	r4, r9
 8005ed2:	1b2d      	subs	r5, r5, r4
 8005ed4:	1963      	adds	r3, r4, r5
 8005ed6:	42bb      	cmp	r3, r7
 8005ed8:	db04      	blt.n	8005ee4 <__s2b+0x78>
 8005eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ede:	2509      	movs	r5, #9
 8005ee0:	340a      	adds	r4, #10
 8005ee2:	e7f6      	b.n	8005ed2 <__s2b+0x66>
 8005ee4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005ee8:	4601      	mov	r1, r0
 8005eea:	220a      	movs	r2, #10
 8005eec:	4630      	mov	r0, r6
 8005eee:	3b30      	subs	r3, #48	@ 0x30
 8005ef0:	f7ff ff76 	bl	8005de0 <__multadd>
 8005ef4:	e7ee      	b.n	8005ed4 <__s2b+0x68>
 8005ef6:	bf00      	nop
 8005ef8:	0800a791 	.word	0x0800a791
 8005efc:	0800a7a2 	.word	0x0800a7a2

08005f00 <__hi0bits>:
 8005f00:	4603      	mov	r3, r0
 8005f02:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005f06:	bf3a      	itte	cc
 8005f08:	0403      	lslcc	r3, r0, #16
 8005f0a:	2010      	movcc	r0, #16
 8005f0c:	2000      	movcs	r0, #0
 8005f0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f12:	bf3c      	itt	cc
 8005f14:	021b      	lslcc	r3, r3, #8
 8005f16:	3008      	addcc	r0, #8
 8005f18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f1c:	bf3c      	itt	cc
 8005f1e:	011b      	lslcc	r3, r3, #4
 8005f20:	3004      	addcc	r0, #4
 8005f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f26:	bf3c      	itt	cc
 8005f28:	009b      	lslcc	r3, r3, #2
 8005f2a:	3002      	addcc	r0, #2
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	db05      	blt.n	8005f3c <__hi0bits+0x3c>
 8005f30:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005f34:	f100 0001 	add.w	r0, r0, #1
 8005f38:	bf08      	it	eq
 8005f3a:	2020      	moveq	r0, #32
 8005f3c:	4770      	bx	lr

08005f3e <__lo0bits>:
 8005f3e:	6803      	ldr	r3, [r0, #0]
 8005f40:	4602      	mov	r2, r0
 8005f42:	f013 0007 	ands.w	r0, r3, #7
 8005f46:	d00b      	beq.n	8005f60 <__lo0bits+0x22>
 8005f48:	07d9      	lsls	r1, r3, #31
 8005f4a:	d421      	bmi.n	8005f90 <__lo0bits+0x52>
 8005f4c:	0798      	lsls	r0, r3, #30
 8005f4e:	bf49      	itett	mi
 8005f50:	085b      	lsrmi	r3, r3, #1
 8005f52:	089b      	lsrpl	r3, r3, #2
 8005f54:	2001      	movmi	r0, #1
 8005f56:	6013      	strmi	r3, [r2, #0]
 8005f58:	bf5c      	itt	pl
 8005f5a:	2002      	movpl	r0, #2
 8005f5c:	6013      	strpl	r3, [r2, #0]
 8005f5e:	4770      	bx	lr
 8005f60:	b299      	uxth	r1, r3
 8005f62:	b909      	cbnz	r1, 8005f68 <__lo0bits+0x2a>
 8005f64:	2010      	movs	r0, #16
 8005f66:	0c1b      	lsrs	r3, r3, #16
 8005f68:	b2d9      	uxtb	r1, r3
 8005f6a:	b909      	cbnz	r1, 8005f70 <__lo0bits+0x32>
 8005f6c:	3008      	adds	r0, #8
 8005f6e:	0a1b      	lsrs	r3, r3, #8
 8005f70:	0719      	lsls	r1, r3, #28
 8005f72:	bf04      	itt	eq
 8005f74:	091b      	lsreq	r3, r3, #4
 8005f76:	3004      	addeq	r0, #4
 8005f78:	0799      	lsls	r1, r3, #30
 8005f7a:	bf04      	itt	eq
 8005f7c:	089b      	lsreq	r3, r3, #2
 8005f7e:	3002      	addeq	r0, #2
 8005f80:	07d9      	lsls	r1, r3, #31
 8005f82:	d403      	bmi.n	8005f8c <__lo0bits+0x4e>
 8005f84:	085b      	lsrs	r3, r3, #1
 8005f86:	f100 0001 	add.w	r0, r0, #1
 8005f8a:	d003      	beq.n	8005f94 <__lo0bits+0x56>
 8005f8c:	6013      	str	r3, [r2, #0]
 8005f8e:	4770      	bx	lr
 8005f90:	2000      	movs	r0, #0
 8005f92:	4770      	bx	lr
 8005f94:	2020      	movs	r0, #32
 8005f96:	4770      	bx	lr

08005f98 <__i2b>:
 8005f98:	b510      	push	{r4, lr}
 8005f9a:	460c      	mov	r4, r1
 8005f9c:	2101      	movs	r1, #1
 8005f9e:	f7ff febd 	bl	8005d1c <_Balloc>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	b928      	cbnz	r0, 8005fb2 <__i2b+0x1a>
 8005fa6:	f240 1145 	movw	r1, #325	@ 0x145
 8005faa:	4b04      	ldr	r3, [pc, #16]	@ (8005fbc <__i2b+0x24>)
 8005fac:	4804      	ldr	r0, [pc, #16]	@ (8005fc0 <__i2b+0x28>)
 8005fae:	f002 f973 	bl	8008298 <__assert_func>
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	6144      	str	r4, [r0, #20]
 8005fb6:	6103      	str	r3, [r0, #16]
 8005fb8:	bd10      	pop	{r4, pc}
 8005fba:	bf00      	nop
 8005fbc:	0800a791 	.word	0x0800a791
 8005fc0:	0800a7a2 	.word	0x0800a7a2

08005fc4 <__multiply>:
 8005fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc8:	4614      	mov	r4, r2
 8005fca:	690a      	ldr	r2, [r1, #16]
 8005fcc:	6923      	ldr	r3, [r4, #16]
 8005fce:	460f      	mov	r7, r1
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	bfa2      	ittt	ge
 8005fd4:	4623      	movge	r3, r4
 8005fd6:	460c      	movge	r4, r1
 8005fd8:	461f      	movge	r7, r3
 8005fda:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005fde:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005fe2:	68a3      	ldr	r3, [r4, #8]
 8005fe4:	6861      	ldr	r1, [r4, #4]
 8005fe6:	eb0a 0609 	add.w	r6, sl, r9
 8005fea:	42b3      	cmp	r3, r6
 8005fec:	b085      	sub	sp, #20
 8005fee:	bfb8      	it	lt
 8005ff0:	3101      	addlt	r1, #1
 8005ff2:	f7ff fe93 	bl	8005d1c <_Balloc>
 8005ff6:	b930      	cbnz	r0, 8006006 <__multiply+0x42>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005ffe:	4b43      	ldr	r3, [pc, #268]	@ (800610c <__multiply+0x148>)
 8006000:	4843      	ldr	r0, [pc, #268]	@ (8006110 <__multiply+0x14c>)
 8006002:	f002 f949 	bl	8008298 <__assert_func>
 8006006:	f100 0514 	add.w	r5, r0, #20
 800600a:	462b      	mov	r3, r5
 800600c:	2200      	movs	r2, #0
 800600e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006012:	4543      	cmp	r3, r8
 8006014:	d321      	bcc.n	800605a <__multiply+0x96>
 8006016:	f107 0114 	add.w	r1, r7, #20
 800601a:	f104 0214 	add.w	r2, r4, #20
 800601e:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006022:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006026:	9302      	str	r3, [sp, #8]
 8006028:	1b13      	subs	r3, r2, r4
 800602a:	3b15      	subs	r3, #21
 800602c:	f023 0303 	bic.w	r3, r3, #3
 8006030:	3304      	adds	r3, #4
 8006032:	f104 0715 	add.w	r7, r4, #21
 8006036:	42ba      	cmp	r2, r7
 8006038:	bf38      	it	cc
 800603a:	2304      	movcc	r3, #4
 800603c:	9301      	str	r3, [sp, #4]
 800603e:	9b02      	ldr	r3, [sp, #8]
 8006040:	9103      	str	r1, [sp, #12]
 8006042:	428b      	cmp	r3, r1
 8006044:	d80c      	bhi.n	8006060 <__multiply+0x9c>
 8006046:	2e00      	cmp	r6, #0
 8006048:	dd03      	ble.n	8006052 <__multiply+0x8e>
 800604a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800604e:	2b00      	cmp	r3, #0
 8006050:	d05a      	beq.n	8006108 <__multiply+0x144>
 8006052:	6106      	str	r6, [r0, #16]
 8006054:	b005      	add	sp, #20
 8006056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800605a:	f843 2b04 	str.w	r2, [r3], #4
 800605e:	e7d8      	b.n	8006012 <__multiply+0x4e>
 8006060:	f8b1 a000 	ldrh.w	sl, [r1]
 8006064:	f1ba 0f00 	cmp.w	sl, #0
 8006068:	d023      	beq.n	80060b2 <__multiply+0xee>
 800606a:	46a9      	mov	r9, r5
 800606c:	f04f 0c00 	mov.w	ip, #0
 8006070:	f104 0e14 	add.w	lr, r4, #20
 8006074:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006078:	f8d9 3000 	ldr.w	r3, [r9]
 800607c:	fa1f fb87 	uxth.w	fp, r7
 8006080:	b29b      	uxth	r3, r3
 8006082:	fb0a 330b 	mla	r3, sl, fp, r3
 8006086:	4463      	add	r3, ip
 8006088:	f8d9 c000 	ldr.w	ip, [r9]
 800608c:	0c3f      	lsrs	r7, r7, #16
 800608e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006092:	fb0a c707 	mla	r7, sl, r7, ip
 8006096:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800609a:	b29b      	uxth	r3, r3
 800609c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80060a0:	4572      	cmp	r2, lr
 80060a2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80060a6:	f849 3b04 	str.w	r3, [r9], #4
 80060aa:	d8e3      	bhi.n	8006074 <__multiply+0xb0>
 80060ac:	9b01      	ldr	r3, [sp, #4]
 80060ae:	f845 c003 	str.w	ip, [r5, r3]
 80060b2:	9b03      	ldr	r3, [sp, #12]
 80060b4:	3104      	adds	r1, #4
 80060b6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80060ba:	f1b9 0f00 	cmp.w	r9, #0
 80060be:	d021      	beq.n	8006104 <__multiply+0x140>
 80060c0:	46ae      	mov	lr, r5
 80060c2:	f04f 0a00 	mov.w	sl, #0
 80060c6:	682b      	ldr	r3, [r5, #0]
 80060c8:	f104 0c14 	add.w	ip, r4, #20
 80060cc:	f8bc b000 	ldrh.w	fp, [ip]
 80060d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	fb09 770b 	mla	r7, r9, fp, r7
 80060da:	4457      	add	r7, sl
 80060dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80060e0:	f84e 3b04 	str.w	r3, [lr], #4
 80060e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80060e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060ec:	f8be 3000 	ldrh.w	r3, [lr]
 80060f0:	4562      	cmp	r2, ip
 80060f2:	fb09 330a 	mla	r3, r9, sl, r3
 80060f6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80060fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060fe:	d8e5      	bhi.n	80060cc <__multiply+0x108>
 8006100:	9f01      	ldr	r7, [sp, #4]
 8006102:	51eb      	str	r3, [r5, r7]
 8006104:	3504      	adds	r5, #4
 8006106:	e79a      	b.n	800603e <__multiply+0x7a>
 8006108:	3e01      	subs	r6, #1
 800610a:	e79c      	b.n	8006046 <__multiply+0x82>
 800610c:	0800a791 	.word	0x0800a791
 8006110:	0800a7a2 	.word	0x0800a7a2

08006114 <__pow5mult>:
 8006114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006118:	4615      	mov	r5, r2
 800611a:	f012 0203 	ands.w	r2, r2, #3
 800611e:	4607      	mov	r7, r0
 8006120:	460e      	mov	r6, r1
 8006122:	d007      	beq.n	8006134 <__pow5mult+0x20>
 8006124:	4c25      	ldr	r4, [pc, #148]	@ (80061bc <__pow5mult+0xa8>)
 8006126:	3a01      	subs	r2, #1
 8006128:	2300      	movs	r3, #0
 800612a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800612e:	f7ff fe57 	bl	8005de0 <__multadd>
 8006132:	4606      	mov	r6, r0
 8006134:	10ad      	asrs	r5, r5, #2
 8006136:	d03d      	beq.n	80061b4 <__pow5mult+0xa0>
 8006138:	69fc      	ldr	r4, [r7, #28]
 800613a:	b97c      	cbnz	r4, 800615c <__pow5mult+0x48>
 800613c:	2010      	movs	r0, #16
 800613e:	f7ff fd37 	bl	8005bb0 <malloc>
 8006142:	4602      	mov	r2, r0
 8006144:	61f8      	str	r0, [r7, #28]
 8006146:	b928      	cbnz	r0, 8006154 <__pow5mult+0x40>
 8006148:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800614c:	4b1c      	ldr	r3, [pc, #112]	@ (80061c0 <__pow5mult+0xac>)
 800614e:	481d      	ldr	r0, [pc, #116]	@ (80061c4 <__pow5mult+0xb0>)
 8006150:	f002 f8a2 	bl	8008298 <__assert_func>
 8006154:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006158:	6004      	str	r4, [r0, #0]
 800615a:	60c4      	str	r4, [r0, #12]
 800615c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006160:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006164:	b94c      	cbnz	r4, 800617a <__pow5mult+0x66>
 8006166:	f240 2171 	movw	r1, #625	@ 0x271
 800616a:	4638      	mov	r0, r7
 800616c:	f7ff ff14 	bl	8005f98 <__i2b>
 8006170:	2300      	movs	r3, #0
 8006172:	4604      	mov	r4, r0
 8006174:	f8c8 0008 	str.w	r0, [r8, #8]
 8006178:	6003      	str	r3, [r0, #0]
 800617a:	f04f 0900 	mov.w	r9, #0
 800617e:	07eb      	lsls	r3, r5, #31
 8006180:	d50a      	bpl.n	8006198 <__pow5mult+0x84>
 8006182:	4631      	mov	r1, r6
 8006184:	4622      	mov	r2, r4
 8006186:	4638      	mov	r0, r7
 8006188:	f7ff ff1c 	bl	8005fc4 <__multiply>
 800618c:	4680      	mov	r8, r0
 800618e:	4631      	mov	r1, r6
 8006190:	4638      	mov	r0, r7
 8006192:	f7ff fe03 	bl	8005d9c <_Bfree>
 8006196:	4646      	mov	r6, r8
 8006198:	106d      	asrs	r5, r5, #1
 800619a:	d00b      	beq.n	80061b4 <__pow5mult+0xa0>
 800619c:	6820      	ldr	r0, [r4, #0]
 800619e:	b938      	cbnz	r0, 80061b0 <__pow5mult+0x9c>
 80061a0:	4622      	mov	r2, r4
 80061a2:	4621      	mov	r1, r4
 80061a4:	4638      	mov	r0, r7
 80061a6:	f7ff ff0d 	bl	8005fc4 <__multiply>
 80061aa:	6020      	str	r0, [r4, #0]
 80061ac:	f8c0 9000 	str.w	r9, [r0]
 80061b0:	4604      	mov	r4, r0
 80061b2:	e7e4      	b.n	800617e <__pow5mult+0x6a>
 80061b4:	4630      	mov	r0, r6
 80061b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061ba:	bf00      	nop
 80061bc:	0800a7fc 	.word	0x0800a7fc
 80061c0:	0800a722 	.word	0x0800a722
 80061c4:	0800a7a2 	.word	0x0800a7a2

080061c8 <__lshift>:
 80061c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061cc:	460c      	mov	r4, r1
 80061ce:	4607      	mov	r7, r0
 80061d0:	4691      	mov	r9, r2
 80061d2:	6923      	ldr	r3, [r4, #16]
 80061d4:	6849      	ldr	r1, [r1, #4]
 80061d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80061da:	68a3      	ldr	r3, [r4, #8]
 80061dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80061e0:	f108 0601 	add.w	r6, r8, #1
 80061e4:	42b3      	cmp	r3, r6
 80061e6:	db0b      	blt.n	8006200 <__lshift+0x38>
 80061e8:	4638      	mov	r0, r7
 80061ea:	f7ff fd97 	bl	8005d1c <_Balloc>
 80061ee:	4605      	mov	r5, r0
 80061f0:	b948      	cbnz	r0, 8006206 <__lshift+0x3e>
 80061f2:	4602      	mov	r2, r0
 80061f4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80061f8:	4b27      	ldr	r3, [pc, #156]	@ (8006298 <__lshift+0xd0>)
 80061fa:	4828      	ldr	r0, [pc, #160]	@ (800629c <__lshift+0xd4>)
 80061fc:	f002 f84c 	bl	8008298 <__assert_func>
 8006200:	3101      	adds	r1, #1
 8006202:	005b      	lsls	r3, r3, #1
 8006204:	e7ee      	b.n	80061e4 <__lshift+0x1c>
 8006206:	2300      	movs	r3, #0
 8006208:	f100 0114 	add.w	r1, r0, #20
 800620c:	f100 0210 	add.w	r2, r0, #16
 8006210:	4618      	mov	r0, r3
 8006212:	4553      	cmp	r3, sl
 8006214:	db33      	blt.n	800627e <__lshift+0xb6>
 8006216:	6920      	ldr	r0, [r4, #16]
 8006218:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800621c:	f104 0314 	add.w	r3, r4, #20
 8006220:	f019 091f 	ands.w	r9, r9, #31
 8006224:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006228:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800622c:	d02b      	beq.n	8006286 <__lshift+0xbe>
 800622e:	468a      	mov	sl, r1
 8006230:	2200      	movs	r2, #0
 8006232:	f1c9 0e20 	rsb	lr, r9, #32
 8006236:	6818      	ldr	r0, [r3, #0]
 8006238:	fa00 f009 	lsl.w	r0, r0, r9
 800623c:	4310      	orrs	r0, r2
 800623e:	f84a 0b04 	str.w	r0, [sl], #4
 8006242:	f853 2b04 	ldr.w	r2, [r3], #4
 8006246:	459c      	cmp	ip, r3
 8006248:	fa22 f20e 	lsr.w	r2, r2, lr
 800624c:	d8f3      	bhi.n	8006236 <__lshift+0x6e>
 800624e:	ebac 0304 	sub.w	r3, ip, r4
 8006252:	3b15      	subs	r3, #21
 8006254:	f023 0303 	bic.w	r3, r3, #3
 8006258:	3304      	adds	r3, #4
 800625a:	f104 0015 	add.w	r0, r4, #21
 800625e:	4584      	cmp	ip, r0
 8006260:	bf38      	it	cc
 8006262:	2304      	movcc	r3, #4
 8006264:	50ca      	str	r2, [r1, r3]
 8006266:	b10a      	cbz	r2, 800626c <__lshift+0xa4>
 8006268:	f108 0602 	add.w	r6, r8, #2
 800626c:	3e01      	subs	r6, #1
 800626e:	4638      	mov	r0, r7
 8006270:	4621      	mov	r1, r4
 8006272:	612e      	str	r6, [r5, #16]
 8006274:	f7ff fd92 	bl	8005d9c <_Bfree>
 8006278:	4628      	mov	r0, r5
 800627a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800627e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006282:	3301      	adds	r3, #1
 8006284:	e7c5      	b.n	8006212 <__lshift+0x4a>
 8006286:	3904      	subs	r1, #4
 8006288:	f853 2b04 	ldr.w	r2, [r3], #4
 800628c:	459c      	cmp	ip, r3
 800628e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006292:	d8f9      	bhi.n	8006288 <__lshift+0xc0>
 8006294:	e7ea      	b.n	800626c <__lshift+0xa4>
 8006296:	bf00      	nop
 8006298:	0800a791 	.word	0x0800a791
 800629c:	0800a7a2 	.word	0x0800a7a2

080062a0 <__mcmp>:
 80062a0:	4603      	mov	r3, r0
 80062a2:	690a      	ldr	r2, [r1, #16]
 80062a4:	6900      	ldr	r0, [r0, #16]
 80062a6:	b530      	push	{r4, r5, lr}
 80062a8:	1a80      	subs	r0, r0, r2
 80062aa:	d10e      	bne.n	80062ca <__mcmp+0x2a>
 80062ac:	3314      	adds	r3, #20
 80062ae:	3114      	adds	r1, #20
 80062b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80062b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80062b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80062bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80062c0:	4295      	cmp	r5, r2
 80062c2:	d003      	beq.n	80062cc <__mcmp+0x2c>
 80062c4:	d205      	bcs.n	80062d2 <__mcmp+0x32>
 80062c6:	f04f 30ff 	mov.w	r0, #4294967295
 80062ca:	bd30      	pop	{r4, r5, pc}
 80062cc:	42a3      	cmp	r3, r4
 80062ce:	d3f3      	bcc.n	80062b8 <__mcmp+0x18>
 80062d0:	e7fb      	b.n	80062ca <__mcmp+0x2a>
 80062d2:	2001      	movs	r0, #1
 80062d4:	e7f9      	b.n	80062ca <__mcmp+0x2a>
	...

080062d8 <__mdiff>:
 80062d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062dc:	4689      	mov	r9, r1
 80062de:	4606      	mov	r6, r0
 80062e0:	4611      	mov	r1, r2
 80062e2:	4648      	mov	r0, r9
 80062e4:	4614      	mov	r4, r2
 80062e6:	f7ff ffdb 	bl	80062a0 <__mcmp>
 80062ea:	1e05      	subs	r5, r0, #0
 80062ec:	d112      	bne.n	8006314 <__mdiff+0x3c>
 80062ee:	4629      	mov	r1, r5
 80062f0:	4630      	mov	r0, r6
 80062f2:	f7ff fd13 	bl	8005d1c <_Balloc>
 80062f6:	4602      	mov	r2, r0
 80062f8:	b928      	cbnz	r0, 8006306 <__mdiff+0x2e>
 80062fa:	f240 2137 	movw	r1, #567	@ 0x237
 80062fe:	4b3e      	ldr	r3, [pc, #248]	@ (80063f8 <__mdiff+0x120>)
 8006300:	483e      	ldr	r0, [pc, #248]	@ (80063fc <__mdiff+0x124>)
 8006302:	f001 ffc9 	bl	8008298 <__assert_func>
 8006306:	2301      	movs	r3, #1
 8006308:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800630c:	4610      	mov	r0, r2
 800630e:	b003      	add	sp, #12
 8006310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006314:	bfbc      	itt	lt
 8006316:	464b      	movlt	r3, r9
 8006318:	46a1      	movlt	r9, r4
 800631a:	4630      	mov	r0, r6
 800631c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006320:	bfba      	itte	lt
 8006322:	461c      	movlt	r4, r3
 8006324:	2501      	movlt	r5, #1
 8006326:	2500      	movge	r5, #0
 8006328:	f7ff fcf8 	bl	8005d1c <_Balloc>
 800632c:	4602      	mov	r2, r0
 800632e:	b918      	cbnz	r0, 8006338 <__mdiff+0x60>
 8006330:	f240 2145 	movw	r1, #581	@ 0x245
 8006334:	4b30      	ldr	r3, [pc, #192]	@ (80063f8 <__mdiff+0x120>)
 8006336:	e7e3      	b.n	8006300 <__mdiff+0x28>
 8006338:	f100 0b14 	add.w	fp, r0, #20
 800633c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006340:	f109 0310 	add.w	r3, r9, #16
 8006344:	60c5      	str	r5, [r0, #12]
 8006346:	f04f 0c00 	mov.w	ip, #0
 800634a:	f109 0514 	add.w	r5, r9, #20
 800634e:	46d9      	mov	r9, fp
 8006350:	6926      	ldr	r6, [r4, #16]
 8006352:	f104 0e14 	add.w	lr, r4, #20
 8006356:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800635a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800635e:	9301      	str	r3, [sp, #4]
 8006360:	9b01      	ldr	r3, [sp, #4]
 8006362:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006366:	f853 af04 	ldr.w	sl, [r3, #4]!
 800636a:	b281      	uxth	r1, r0
 800636c:	9301      	str	r3, [sp, #4]
 800636e:	fa1f f38a 	uxth.w	r3, sl
 8006372:	1a5b      	subs	r3, r3, r1
 8006374:	0c00      	lsrs	r0, r0, #16
 8006376:	4463      	add	r3, ip
 8006378:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800637c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006380:	b29b      	uxth	r3, r3
 8006382:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006386:	4576      	cmp	r6, lr
 8006388:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800638c:	f849 3b04 	str.w	r3, [r9], #4
 8006390:	d8e6      	bhi.n	8006360 <__mdiff+0x88>
 8006392:	1b33      	subs	r3, r6, r4
 8006394:	3b15      	subs	r3, #21
 8006396:	f023 0303 	bic.w	r3, r3, #3
 800639a:	3415      	adds	r4, #21
 800639c:	3304      	adds	r3, #4
 800639e:	42a6      	cmp	r6, r4
 80063a0:	bf38      	it	cc
 80063a2:	2304      	movcc	r3, #4
 80063a4:	441d      	add	r5, r3
 80063a6:	445b      	add	r3, fp
 80063a8:	461e      	mov	r6, r3
 80063aa:	462c      	mov	r4, r5
 80063ac:	4544      	cmp	r4, r8
 80063ae:	d30e      	bcc.n	80063ce <__mdiff+0xf6>
 80063b0:	f108 0103 	add.w	r1, r8, #3
 80063b4:	1b49      	subs	r1, r1, r5
 80063b6:	f021 0103 	bic.w	r1, r1, #3
 80063ba:	3d03      	subs	r5, #3
 80063bc:	45a8      	cmp	r8, r5
 80063be:	bf38      	it	cc
 80063c0:	2100      	movcc	r1, #0
 80063c2:	440b      	add	r3, r1
 80063c4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80063c8:	b199      	cbz	r1, 80063f2 <__mdiff+0x11a>
 80063ca:	6117      	str	r7, [r2, #16]
 80063cc:	e79e      	b.n	800630c <__mdiff+0x34>
 80063ce:	46e6      	mov	lr, ip
 80063d0:	f854 1b04 	ldr.w	r1, [r4], #4
 80063d4:	fa1f fc81 	uxth.w	ip, r1
 80063d8:	44f4      	add	ip, lr
 80063da:	0c08      	lsrs	r0, r1, #16
 80063dc:	4471      	add	r1, lr
 80063de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80063e2:	b289      	uxth	r1, r1
 80063e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80063e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80063ec:	f846 1b04 	str.w	r1, [r6], #4
 80063f0:	e7dc      	b.n	80063ac <__mdiff+0xd4>
 80063f2:	3f01      	subs	r7, #1
 80063f4:	e7e6      	b.n	80063c4 <__mdiff+0xec>
 80063f6:	bf00      	nop
 80063f8:	0800a791 	.word	0x0800a791
 80063fc:	0800a7a2 	.word	0x0800a7a2

08006400 <__ulp>:
 8006400:	4b0e      	ldr	r3, [pc, #56]	@ (800643c <__ulp+0x3c>)
 8006402:	400b      	ands	r3, r1
 8006404:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006408:	2b00      	cmp	r3, #0
 800640a:	dc08      	bgt.n	800641e <__ulp+0x1e>
 800640c:	425b      	negs	r3, r3
 800640e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006412:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006416:	da04      	bge.n	8006422 <__ulp+0x22>
 8006418:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800641c:	4113      	asrs	r3, r2
 800641e:	2200      	movs	r2, #0
 8006420:	e008      	b.n	8006434 <__ulp+0x34>
 8006422:	f1a2 0314 	sub.w	r3, r2, #20
 8006426:	2b1e      	cmp	r3, #30
 8006428:	bfd6      	itet	le
 800642a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800642e:	2201      	movgt	r2, #1
 8006430:	40da      	lsrle	r2, r3
 8006432:	2300      	movs	r3, #0
 8006434:	4619      	mov	r1, r3
 8006436:	4610      	mov	r0, r2
 8006438:	4770      	bx	lr
 800643a:	bf00      	nop
 800643c:	7ff00000 	.word	0x7ff00000

08006440 <__b2d>:
 8006440:	6902      	ldr	r2, [r0, #16]
 8006442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006444:	f100 0614 	add.w	r6, r0, #20
 8006448:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800644c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006450:	4f1e      	ldr	r7, [pc, #120]	@ (80064cc <__b2d+0x8c>)
 8006452:	4620      	mov	r0, r4
 8006454:	f7ff fd54 	bl	8005f00 <__hi0bits>
 8006458:	4603      	mov	r3, r0
 800645a:	f1c0 0020 	rsb	r0, r0, #32
 800645e:	2b0a      	cmp	r3, #10
 8006460:	f1a2 0504 	sub.w	r5, r2, #4
 8006464:	6008      	str	r0, [r1, #0]
 8006466:	dc12      	bgt.n	800648e <__b2d+0x4e>
 8006468:	42ae      	cmp	r6, r5
 800646a:	bf2c      	ite	cs
 800646c:	2200      	movcs	r2, #0
 800646e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006472:	f1c3 0c0b 	rsb	ip, r3, #11
 8006476:	3315      	adds	r3, #21
 8006478:	fa24 fe0c 	lsr.w	lr, r4, ip
 800647c:	fa04 f303 	lsl.w	r3, r4, r3
 8006480:	fa22 f20c 	lsr.w	r2, r2, ip
 8006484:	ea4e 0107 	orr.w	r1, lr, r7
 8006488:	431a      	orrs	r2, r3
 800648a:	4610      	mov	r0, r2
 800648c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800648e:	42ae      	cmp	r6, r5
 8006490:	bf36      	itet	cc
 8006492:	f1a2 0508 	subcc.w	r5, r2, #8
 8006496:	2200      	movcs	r2, #0
 8006498:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800649c:	3b0b      	subs	r3, #11
 800649e:	d012      	beq.n	80064c6 <__b2d+0x86>
 80064a0:	f1c3 0720 	rsb	r7, r3, #32
 80064a4:	fa22 f107 	lsr.w	r1, r2, r7
 80064a8:	409c      	lsls	r4, r3
 80064aa:	430c      	orrs	r4, r1
 80064ac:	42b5      	cmp	r5, r6
 80064ae:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80064b2:	bf94      	ite	ls
 80064b4:	2400      	movls	r4, #0
 80064b6:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80064ba:	409a      	lsls	r2, r3
 80064bc:	40fc      	lsrs	r4, r7
 80064be:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80064c2:	4322      	orrs	r2, r4
 80064c4:	e7e1      	b.n	800648a <__b2d+0x4a>
 80064c6:	ea44 0107 	orr.w	r1, r4, r7
 80064ca:	e7de      	b.n	800648a <__b2d+0x4a>
 80064cc:	3ff00000 	.word	0x3ff00000

080064d0 <__d2b>:
 80064d0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80064d4:	2101      	movs	r1, #1
 80064d6:	4690      	mov	r8, r2
 80064d8:	4699      	mov	r9, r3
 80064da:	9e08      	ldr	r6, [sp, #32]
 80064dc:	f7ff fc1e 	bl	8005d1c <_Balloc>
 80064e0:	4604      	mov	r4, r0
 80064e2:	b930      	cbnz	r0, 80064f2 <__d2b+0x22>
 80064e4:	4602      	mov	r2, r0
 80064e6:	f240 310f 	movw	r1, #783	@ 0x30f
 80064ea:	4b23      	ldr	r3, [pc, #140]	@ (8006578 <__d2b+0xa8>)
 80064ec:	4823      	ldr	r0, [pc, #140]	@ (800657c <__d2b+0xac>)
 80064ee:	f001 fed3 	bl	8008298 <__assert_func>
 80064f2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80064f6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80064fa:	b10d      	cbz	r5, 8006500 <__d2b+0x30>
 80064fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006500:	9301      	str	r3, [sp, #4]
 8006502:	f1b8 0300 	subs.w	r3, r8, #0
 8006506:	d024      	beq.n	8006552 <__d2b+0x82>
 8006508:	4668      	mov	r0, sp
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	f7ff fd17 	bl	8005f3e <__lo0bits>
 8006510:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006514:	b1d8      	cbz	r0, 800654e <__d2b+0x7e>
 8006516:	f1c0 0320 	rsb	r3, r0, #32
 800651a:	fa02 f303 	lsl.w	r3, r2, r3
 800651e:	430b      	orrs	r3, r1
 8006520:	40c2      	lsrs	r2, r0
 8006522:	6163      	str	r3, [r4, #20]
 8006524:	9201      	str	r2, [sp, #4]
 8006526:	9b01      	ldr	r3, [sp, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	bf0c      	ite	eq
 800652c:	2201      	moveq	r2, #1
 800652e:	2202      	movne	r2, #2
 8006530:	61a3      	str	r3, [r4, #24]
 8006532:	6122      	str	r2, [r4, #16]
 8006534:	b1ad      	cbz	r5, 8006562 <__d2b+0x92>
 8006536:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800653a:	4405      	add	r5, r0
 800653c:	6035      	str	r5, [r6, #0]
 800653e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006544:	6018      	str	r0, [r3, #0]
 8006546:	4620      	mov	r0, r4
 8006548:	b002      	add	sp, #8
 800654a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800654e:	6161      	str	r1, [r4, #20]
 8006550:	e7e9      	b.n	8006526 <__d2b+0x56>
 8006552:	a801      	add	r0, sp, #4
 8006554:	f7ff fcf3 	bl	8005f3e <__lo0bits>
 8006558:	9b01      	ldr	r3, [sp, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	6163      	str	r3, [r4, #20]
 800655e:	3020      	adds	r0, #32
 8006560:	e7e7      	b.n	8006532 <__d2b+0x62>
 8006562:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006566:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800656a:	6030      	str	r0, [r6, #0]
 800656c:	6918      	ldr	r0, [r3, #16]
 800656e:	f7ff fcc7 	bl	8005f00 <__hi0bits>
 8006572:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006576:	e7e4      	b.n	8006542 <__d2b+0x72>
 8006578:	0800a791 	.word	0x0800a791
 800657c:	0800a7a2 	.word	0x0800a7a2

08006580 <__ratio>:
 8006580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006584:	b085      	sub	sp, #20
 8006586:	e9cd 1000 	strd	r1, r0, [sp]
 800658a:	a902      	add	r1, sp, #8
 800658c:	f7ff ff58 	bl	8006440 <__b2d>
 8006590:	468b      	mov	fp, r1
 8006592:	4606      	mov	r6, r0
 8006594:	460f      	mov	r7, r1
 8006596:	9800      	ldr	r0, [sp, #0]
 8006598:	a903      	add	r1, sp, #12
 800659a:	f7ff ff51 	bl	8006440 <__b2d>
 800659e:	460d      	mov	r5, r1
 80065a0:	9b01      	ldr	r3, [sp, #4]
 80065a2:	4689      	mov	r9, r1
 80065a4:	6919      	ldr	r1, [r3, #16]
 80065a6:	9b00      	ldr	r3, [sp, #0]
 80065a8:	4604      	mov	r4, r0
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	4630      	mov	r0, r6
 80065ae:	1ac9      	subs	r1, r1, r3
 80065b0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80065b4:	1a9b      	subs	r3, r3, r2
 80065b6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	bfcd      	iteet	gt
 80065be:	463a      	movgt	r2, r7
 80065c0:	462a      	movle	r2, r5
 80065c2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80065c6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80065ca:	bfd8      	it	le
 80065cc:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80065d0:	464b      	mov	r3, r9
 80065d2:	4622      	mov	r2, r4
 80065d4:	4659      	mov	r1, fp
 80065d6:	f7fa f915 	bl	8000804 <__aeabi_ddiv>
 80065da:	b005      	add	sp, #20
 80065dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080065e0 <__copybits>:
 80065e0:	3901      	subs	r1, #1
 80065e2:	b570      	push	{r4, r5, r6, lr}
 80065e4:	1149      	asrs	r1, r1, #5
 80065e6:	6914      	ldr	r4, [r2, #16]
 80065e8:	3101      	adds	r1, #1
 80065ea:	f102 0314 	add.w	r3, r2, #20
 80065ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80065f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80065f6:	1f05      	subs	r5, r0, #4
 80065f8:	42a3      	cmp	r3, r4
 80065fa:	d30c      	bcc.n	8006616 <__copybits+0x36>
 80065fc:	1aa3      	subs	r3, r4, r2
 80065fe:	3b11      	subs	r3, #17
 8006600:	f023 0303 	bic.w	r3, r3, #3
 8006604:	3211      	adds	r2, #17
 8006606:	42a2      	cmp	r2, r4
 8006608:	bf88      	it	hi
 800660a:	2300      	movhi	r3, #0
 800660c:	4418      	add	r0, r3
 800660e:	2300      	movs	r3, #0
 8006610:	4288      	cmp	r0, r1
 8006612:	d305      	bcc.n	8006620 <__copybits+0x40>
 8006614:	bd70      	pop	{r4, r5, r6, pc}
 8006616:	f853 6b04 	ldr.w	r6, [r3], #4
 800661a:	f845 6f04 	str.w	r6, [r5, #4]!
 800661e:	e7eb      	b.n	80065f8 <__copybits+0x18>
 8006620:	f840 3b04 	str.w	r3, [r0], #4
 8006624:	e7f4      	b.n	8006610 <__copybits+0x30>

08006626 <__any_on>:
 8006626:	f100 0214 	add.w	r2, r0, #20
 800662a:	6900      	ldr	r0, [r0, #16]
 800662c:	114b      	asrs	r3, r1, #5
 800662e:	4298      	cmp	r0, r3
 8006630:	b510      	push	{r4, lr}
 8006632:	db11      	blt.n	8006658 <__any_on+0x32>
 8006634:	dd0a      	ble.n	800664c <__any_on+0x26>
 8006636:	f011 011f 	ands.w	r1, r1, #31
 800663a:	d007      	beq.n	800664c <__any_on+0x26>
 800663c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006640:	fa24 f001 	lsr.w	r0, r4, r1
 8006644:	fa00 f101 	lsl.w	r1, r0, r1
 8006648:	428c      	cmp	r4, r1
 800664a:	d10b      	bne.n	8006664 <__any_on+0x3e>
 800664c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006650:	4293      	cmp	r3, r2
 8006652:	d803      	bhi.n	800665c <__any_on+0x36>
 8006654:	2000      	movs	r0, #0
 8006656:	bd10      	pop	{r4, pc}
 8006658:	4603      	mov	r3, r0
 800665a:	e7f7      	b.n	800664c <__any_on+0x26>
 800665c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006660:	2900      	cmp	r1, #0
 8006662:	d0f5      	beq.n	8006650 <__any_on+0x2a>
 8006664:	2001      	movs	r0, #1
 8006666:	e7f6      	b.n	8006656 <__any_on+0x30>

08006668 <sulp>:
 8006668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800666c:	460f      	mov	r7, r1
 800666e:	4690      	mov	r8, r2
 8006670:	f7ff fec6 	bl	8006400 <__ulp>
 8006674:	4604      	mov	r4, r0
 8006676:	460d      	mov	r5, r1
 8006678:	f1b8 0f00 	cmp.w	r8, #0
 800667c:	d011      	beq.n	80066a2 <sulp+0x3a>
 800667e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006682:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006686:	2b00      	cmp	r3, #0
 8006688:	dd0b      	ble.n	80066a2 <sulp+0x3a>
 800668a:	2400      	movs	r4, #0
 800668c:	051b      	lsls	r3, r3, #20
 800668e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006692:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006696:	4622      	mov	r2, r4
 8006698:	462b      	mov	r3, r5
 800669a:	f7f9 ff89 	bl	80005b0 <__aeabi_dmul>
 800669e:	4604      	mov	r4, r0
 80066a0:	460d      	mov	r5, r1
 80066a2:	4620      	mov	r0, r4
 80066a4:	4629      	mov	r1, r5
 80066a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066aa:	0000      	movs	r0, r0
 80066ac:	0000      	movs	r0, r0
	...

080066b0 <_strtod_l>:
 80066b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b4:	b09f      	sub	sp, #124	@ 0x7c
 80066b6:	9217      	str	r2, [sp, #92]	@ 0x5c
 80066b8:	2200      	movs	r2, #0
 80066ba:	460c      	mov	r4, r1
 80066bc:	921a      	str	r2, [sp, #104]	@ 0x68
 80066be:	f04f 0a00 	mov.w	sl, #0
 80066c2:	f04f 0b00 	mov.w	fp, #0
 80066c6:	460a      	mov	r2, r1
 80066c8:	9005      	str	r0, [sp, #20]
 80066ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80066cc:	7811      	ldrb	r1, [r2, #0]
 80066ce:	292b      	cmp	r1, #43	@ 0x2b
 80066d0:	d048      	beq.n	8006764 <_strtod_l+0xb4>
 80066d2:	d836      	bhi.n	8006742 <_strtod_l+0x92>
 80066d4:	290d      	cmp	r1, #13
 80066d6:	d830      	bhi.n	800673a <_strtod_l+0x8a>
 80066d8:	2908      	cmp	r1, #8
 80066da:	d830      	bhi.n	800673e <_strtod_l+0x8e>
 80066dc:	2900      	cmp	r1, #0
 80066de:	d039      	beq.n	8006754 <_strtod_l+0xa4>
 80066e0:	2200      	movs	r2, #0
 80066e2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80066e4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80066e6:	782a      	ldrb	r2, [r5, #0]
 80066e8:	2a30      	cmp	r2, #48	@ 0x30
 80066ea:	f040 80b1 	bne.w	8006850 <_strtod_l+0x1a0>
 80066ee:	786a      	ldrb	r2, [r5, #1]
 80066f0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80066f4:	2a58      	cmp	r2, #88	@ 0x58
 80066f6:	d16c      	bne.n	80067d2 <_strtod_l+0x122>
 80066f8:	9302      	str	r3, [sp, #8]
 80066fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066fc:	4a8e      	ldr	r2, [pc, #568]	@ (8006938 <_strtod_l+0x288>)
 80066fe:	9301      	str	r3, [sp, #4]
 8006700:	ab1a      	add	r3, sp, #104	@ 0x68
 8006702:	9300      	str	r3, [sp, #0]
 8006704:	9805      	ldr	r0, [sp, #20]
 8006706:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006708:	a919      	add	r1, sp, #100	@ 0x64
 800670a:	f001 fe5f 	bl	80083cc <__gethex>
 800670e:	f010 060f 	ands.w	r6, r0, #15
 8006712:	4604      	mov	r4, r0
 8006714:	d005      	beq.n	8006722 <_strtod_l+0x72>
 8006716:	2e06      	cmp	r6, #6
 8006718:	d126      	bne.n	8006768 <_strtod_l+0xb8>
 800671a:	2300      	movs	r3, #0
 800671c:	3501      	adds	r5, #1
 800671e:	9519      	str	r5, [sp, #100]	@ 0x64
 8006720:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006722:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006724:	2b00      	cmp	r3, #0
 8006726:	f040 8584 	bne.w	8007232 <_strtod_l+0xb82>
 800672a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800672c:	b1bb      	cbz	r3, 800675e <_strtod_l+0xae>
 800672e:	4650      	mov	r0, sl
 8006730:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006734:	b01f      	add	sp, #124	@ 0x7c
 8006736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800673a:	2920      	cmp	r1, #32
 800673c:	d1d0      	bne.n	80066e0 <_strtod_l+0x30>
 800673e:	3201      	adds	r2, #1
 8006740:	e7c3      	b.n	80066ca <_strtod_l+0x1a>
 8006742:	292d      	cmp	r1, #45	@ 0x2d
 8006744:	d1cc      	bne.n	80066e0 <_strtod_l+0x30>
 8006746:	2101      	movs	r1, #1
 8006748:	910b      	str	r1, [sp, #44]	@ 0x2c
 800674a:	1c51      	adds	r1, r2, #1
 800674c:	9119      	str	r1, [sp, #100]	@ 0x64
 800674e:	7852      	ldrb	r2, [r2, #1]
 8006750:	2a00      	cmp	r2, #0
 8006752:	d1c7      	bne.n	80066e4 <_strtod_l+0x34>
 8006754:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006756:	9419      	str	r4, [sp, #100]	@ 0x64
 8006758:	2b00      	cmp	r3, #0
 800675a:	f040 8568 	bne.w	800722e <_strtod_l+0xb7e>
 800675e:	4650      	mov	r0, sl
 8006760:	4659      	mov	r1, fp
 8006762:	e7e7      	b.n	8006734 <_strtod_l+0x84>
 8006764:	2100      	movs	r1, #0
 8006766:	e7ef      	b.n	8006748 <_strtod_l+0x98>
 8006768:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800676a:	b13a      	cbz	r2, 800677c <_strtod_l+0xcc>
 800676c:	2135      	movs	r1, #53	@ 0x35
 800676e:	a81c      	add	r0, sp, #112	@ 0x70
 8006770:	f7ff ff36 	bl	80065e0 <__copybits>
 8006774:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006776:	9805      	ldr	r0, [sp, #20]
 8006778:	f7ff fb10 	bl	8005d9c <_Bfree>
 800677c:	3e01      	subs	r6, #1
 800677e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006780:	2e04      	cmp	r6, #4
 8006782:	d806      	bhi.n	8006792 <_strtod_l+0xe2>
 8006784:	e8df f006 	tbb	[pc, r6]
 8006788:	201d0314 	.word	0x201d0314
 800678c:	14          	.byte	0x14
 800678d:	00          	.byte	0x00
 800678e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006792:	05e1      	lsls	r1, r4, #23
 8006794:	bf48      	it	mi
 8006796:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800679a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800679e:	0d1b      	lsrs	r3, r3, #20
 80067a0:	051b      	lsls	r3, r3, #20
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1bd      	bne.n	8006722 <_strtod_l+0x72>
 80067a6:	f7fe fb29 	bl	8004dfc <__errno>
 80067aa:	2322      	movs	r3, #34	@ 0x22
 80067ac:	6003      	str	r3, [r0, #0]
 80067ae:	e7b8      	b.n	8006722 <_strtod_l+0x72>
 80067b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80067b4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80067b8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80067bc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80067c0:	e7e7      	b.n	8006792 <_strtod_l+0xe2>
 80067c2:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800693c <_strtod_l+0x28c>
 80067c6:	e7e4      	b.n	8006792 <_strtod_l+0xe2>
 80067c8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80067cc:	f04f 3aff 	mov.w	sl, #4294967295
 80067d0:	e7df      	b.n	8006792 <_strtod_l+0xe2>
 80067d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067d4:	1c5a      	adds	r2, r3, #1
 80067d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80067d8:	785b      	ldrb	r3, [r3, #1]
 80067da:	2b30      	cmp	r3, #48	@ 0x30
 80067dc:	d0f9      	beq.n	80067d2 <_strtod_l+0x122>
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d09f      	beq.n	8006722 <_strtod_l+0x72>
 80067e2:	2301      	movs	r3, #1
 80067e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80067e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067e8:	220a      	movs	r2, #10
 80067ea:	930c      	str	r3, [sp, #48]	@ 0x30
 80067ec:	2300      	movs	r3, #0
 80067ee:	461f      	mov	r7, r3
 80067f0:	9308      	str	r3, [sp, #32]
 80067f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80067f4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80067f6:	7805      	ldrb	r5, [r0, #0]
 80067f8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80067fc:	b2d9      	uxtb	r1, r3
 80067fe:	2909      	cmp	r1, #9
 8006800:	d928      	bls.n	8006854 <_strtod_l+0x1a4>
 8006802:	2201      	movs	r2, #1
 8006804:	494e      	ldr	r1, [pc, #312]	@ (8006940 <_strtod_l+0x290>)
 8006806:	f001 fcef 	bl	80081e8 <strncmp>
 800680a:	2800      	cmp	r0, #0
 800680c:	d032      	beq.n	8006874 <_strtod_l+0x1c4>
 800680e:	2000      	movs	r0, #0
 8006810:	462a      	mov	r2, r5
 8006812:	4681      	mov	r9, r0
 8006814:	463d      	mov	r5, r7
 8006816:	4603      	mov	r3, r0
 8006818:	2a65      	cmp	r2, #101	@ 0x65
 800681a:	d001      	beq.n	8006820 <_strtod_l+0x170>
 800681c:	2a45      	cmp	r2, #69	@ 0x45
 800681e:	d114      	bne.n	800684a <_strtod_l+0x19a>
 8006820:	b91d      	cbnz	r5, 800682a <_strtod_l+0x17a>
 8006822:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006824:	4302      	orrs	r2, r0
 8006826:	d095      	beq.n	8006754 <_strtod_l+0xa4>
 8006828:	2500      	movs	r5, #0
 800682a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800682c:	1c62      	adds	r2, r4, #1
 800682e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006830:	7862      	ldrb	r2, [r4, #1]
 8006832:	2a2b      	cmp	r2, #43	@ 0x2b
 8006834:	d077      	beq.n	8006926 <_strtod_l+0x276>
 8006836:	2a2d      	cmp	r2, #45	@ 0x2d
 8006838:	d07b      	beq.n	8006932 <_strtod_l+0x282>
 800683a:	f04f 0c00 	mov.w	ip, #0
 800683e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006842:	2909      	cmp	r1, #9
 8006844:	f240 8082 	bls.w	800694c <_strtod_l+0x29c>
 8006848:	9419      	str	r4, [sp, #100]	@ 0x64
 800684a:	f04f 0800 	mov.w	r8, #0
 800684e:	e0a2      	b.n	8006996 <_strtod_l+0x2e6>
 8006850:	2300      	movs	r3, #0
 8006852:	e7c7      	b.n	80067e4 <_strtod_l+0x134>
 8006854:	2f08      	cmp	r7, #8
 8006856:	bfd5      	itete	le
 8006858:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800685a:	9908      	ldrgt	r1, [sp, #32]
 800685c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006860:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006864:	f100 0001 	add.w	r0, r0, #1
 8006868:	bfd4      	ite	le
 800686a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800686c:	9308      	strgt	r3, [sp, #32]
 800686e:	3701      	adds	r7, #1
 8006870:	9019      	str	r0, [sp, #100]	@ 0x64
 8006872:	e7bf      	b.n	80067f4 <_strtod_l+0x144>
 8006874:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006876:	1c5a      	adds	r2, r3, #1
 8006878:	9219      	str	r2, [sp, #100]	@ 0x64
 800687a:	785a      	ldrb	r2, [r3, #1]
 800687c:	b37f      	cbz	r7, 80068de <_strtod_l+0x22e>
 800687e:	4681      	mov	r9, r0
 8006880:	463d      	mov	r5, r7
 8006882:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006886:	2b09      	cmp	r3, #9
 8006888:	d912      	bls.n	80068b0 <_strtod_l+0x200>
 800688a:	2301      	movs	r3, #1
 800688c:	e7c4      	b.n	8006818 <_strtod_l+0x168>
 800688e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006890:	3001      	adds	r0, #1
 8006892:	1c5a      	adds	r2, r3, #1
 8006894:	9219      	str	r2, [sp, #100]	@ 0x64
 8006896:	785a      	ldrb	r2, [r3, #1]
 8006898:	2a30      	cmp	r2, #48	@ 0x30
 800689a:	d0f8      	beq.n	800688e <_strtod_l+0x1de>
 800689c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80068a0:	2b08      	cmp	r3, #8
 80068a2:	f200 84cb 	bhi.w	800723c <_strtod_l+0xb8c>
 80068a6:	4681      	mov	r9, r0
 80068a8:	2000      	movs	r0, #0
 80068aa:	4605      	mov	r5, r0
 80068ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80068ae:	930c      	str	r3, [sp, #48]	@ 0x30
 80068b0:	3a30      	subs	r2, #48	@ 0x30
 80068b2:	f100 0301 	add.w	r3, r0, #1
 80068b6:	d02a      	beq.n	800690e <_strtod_l+0x25e>
 80068b8:	4499      	add	r9, r3
 80068ba:	210a      	movs	r1, #10
 80068bc:	462b      	mov	r3, r5
 80068be:	eb00 0c05 	add.w	ip, r0, r5
 80068c2:	4563      	cmp	r3, ip
 80068c4:	d10d      	bne.n	80068e2 <_strtod_l+0x232>
 80068c6:	1c69      	adds	r1, r5, #1
 80068c8:	4401      	add	r1, r0
 80068ca:	4428      	add	r0, r5
 80068cc:	2808      	cmp	r0, #8
 80068ce:	dc16      	bgt.n	80068fe <_strtod_l+0x24e>
 80068d0:	230a      	movs	r3, #10
 80068d2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80068d4:	fb03 2300 	mla	r3, r3, r0, r2
 80068d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80068da:	2300      	movs	r3, #0
 80068dc:	e018      	b.n	8006910 <_strtod_l+0x260>
 80068de:	4638      	mov	r0, r7
 80068e0:	e7da      	b.n	8006898 <_strtod_l+0x1e8>
 80068e2:	2b08      	cmp	r3, #8
 80068e4:	f103 0301 	add.w	r3, r3, #1
 80068e8:	dc03      	bgt.n	80068f2 <_strtod_l+0x242>
 80068ea:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80068ec:	434e      	muls	r6, r1
 80068ee:	960a      	str	r6, [sp, #40]	@ 0x28
 80068f0:	e7e7      	b.n	80068c2 <_strtod_l+0x212>
 80068f2:	2b10      	cmp	r3, #16
 80068f4:	bfde      	ittt	le
 80068f6:	9e08      	ldrle	r6, [sp, #32]
 80068f8:	434e      	mulle	r6, r1
 80068fa:	9608      	strle	r6, [sp, #32]
 80068fc:	e7e1      	b.n	80068c2 <_strtod_l+0x212>
 80068fe:	280f      	cmp	r0, #15
 8006900:	dceb      	bgt.n	80068da <_strtod_l+0x22a>
 8006902:	230a      	movs	r3, #10
 8006904:	9808      	ldr	r0, [sp, #32]
 8006906:	fb03 2300 	mla	r3, r3, r0, r2
 800690a:	9308      	str	r3, [sp, #32]
 800690c:	e7e5      	b.n	80068da <_strtod_l+0x22a>
 800690e:	4629      	mov	r1, r5
 8006910:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006912:	460d      	mov	r5, r1
 8006914:	1c50      	adds	r0, r2, #1
 8006916:	9019      	str	r0, [sp, #100]	@ 0x64
 8006918:	7852      	ldrb	r2, [r2, #1]
 800691a:	4618      	mov	r0, r3
 800691c:	e7b1      	b.n	8006882 <_strtod_l+0x1d2>
 800691e:	f04f 0900 	mov.w	r9, #0
 8006922:	2301      	movs	r3, #1
 8006924:	e77d      	b.n	8006822 <_strtod_l+0x172>
 8006926:	f04f 0c00 	mov.w	ip, #0
 800692a:	1ca2      	adds	r2, r4, #2
 800692c:	9219      	str	r2, [sp, #100]	@ 0x64
 800692e:	78a2      	ldrb	r2, [r4, #2]
 8006930:	e785      	b.n	800683e <_strtod_l+0x18e>
 8006932:	f04f 0c01 	mov.w	ip, #1
 8006936:	e7f8      	b.n	800692a <_strtod_l+0x27a>
 8006938:	0800a910 	.word	0x0800a910
 800693c:	7ff00000 	.word	0x7ff00000
 8006940:	0800a8f8 	.word	0x0800a8f8
 8006944:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006946:	1c51      	adds	r1, r2, #1
 8006948:	9119      	str	r1, [sp, #100]	@ 0x64
 800694a:	7852      	ldrb	r2, [r2, #1]
 800694c:	2a30      	cmp	r2, #48	@ 0x30
 800694e:	d0f9      	beq.n	8006944 <_strtod_l+0x294>
 8006950:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006954:	2908      	cmp	r1, #8
 8006956:	f63f af78 	bhi.w	800684a <_strtod_l+0x19a>
 800695a:	f04f 080a 	mov.w	r8, #10
 800695e:	3a30      	subs	r2, #48	@ 0x30
 8006960:	920e      	str	r2, [sp, #56]	@ 0x38
 8006962:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006964:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006966:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006968:	1c56      	adds	r6, r2, #1
 800696a:	9619      	str	r6, [sp, #100]	@ 0x64
 800696c:	7852      	ldrb	r2, [r2, #1]
 800696e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006972:	f1be 0f09 	cmp.w	lr, #9
 8006976:	d939      	bls.n	80069ec <_strtod_l+0x33c>
 8006978:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800697a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800697e:	1a76      	subs	r6, r6, r1
 8006980:	2e08      	cmp	r6, #8
 8006982:	dc03      	bgt.n	800698c <_strtod_l+0x2dc>
 8006984:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006986:	4588      	cmp	r8, r1
 8006988:	bfa8      	it	ge
 800698a:	4688      	movge	r8, r1
 800698c:	f1bc 0f00 	cmp.w	ip, #0
 8006990:	d001      	beq.n	8006996 <_strtod_l+0x2e6>
 8006992:	f1c8 0800 	rsb	r8, r8, #0
 8006996:	2d00      	cmp	r5, #0
 8006998:	d14e      	bne.n	8006a38 <_strtod_l+0x388>
 800699a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800699c:	4308      	orrs	r0, r1
 800699e:	f47f aec0 	bne.w	8006722 <_strtod_l+0x72>
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	f47f aed6 	bne.w	8006754 <_strtod_l+0xa4>
 80069a8:	2a69      	cmp	r2, #105	@ 0x69
 80069aa:	d028      	beq.n	80069fe <_strtod_l+0x34e>
 80069ac:	dc25      	bgt.n	80069fa <_strtod_l+0x34a>
 80069ae:	2a49      	cmp	r2, #73	@ 0x49
 80069b0:	d025      	beq.n	80069fe <_strtod_l+0x34e>
 80069b2:	2a4e      	cmp	r2, #78	@ 0x4e
 80069b4:	f47f aece 	bne.w	8006754 <_strtod_l+0xa4>
 80069b8:	499a      	ldr	r1, [pc, #616]	@ (8006c24 <_strtod_l+0x574>)
 80069ba:	a819      	add	r0, sp, #100	@ 0x64
 80069bc:	f001 ff28 	bl	8008810 <__match>
 80069c0:	2800      	cmp	r0, #0
 80069c2:	f43f aec7 	beq.w	8006754 <_strtod_l+0xa4>
 80069c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	2b28      	cmp	r3, #40	@ 0x28
 80069cc:	d12e      	bne.n	8006a2c <_strtod_l+0x37c>
 80069ce:	4996      	ldr	r1, [pc, #600]	@ (8006c28 <_strtod_l+0x578>)
 80069d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80069d2:	a819      	add	r0, sp, #100	@ 0x64
 80069d4:	f001 ff30 	bl	8008838 <__hexnan>
 80069d8:	2805      	cmp	r0, #5
 80069da:	d127      	bne.n	8006a2c <_strtod_l+0x37c>
 80069dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80069de:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80069e2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80069e6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80069ea:	e69a      	b.n	8006722 <_strtod_l+0x72>
 80069ec:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80069ee:	fb08 2101 	mla	r1, r8, r1, r2
 80069f2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80069f6:	920e      	str	r2, [sp, #56]	@ 0x38
 80069f8:	e7b5      	b.n	8006966 <_strtod_l+0x2b6>
 80069fa:	2a6e      	cmp	r2, #110	@ 0x6e
 80069fc:	e7da      	b.n	80069b4 <_strtod_l+0x304>
 80069fe:	498b      	ldr	r1, [pc, #556]	@ (8006c2c <_strtod_l+0x57c>)
 8006a00:	a819      	add	r0, sp, #100	@ 0x64
 8006a02:	f001 ff05 	bl	8008810 <__match>
 8006a06:	2800      	cmp	r0, #0
 8006a08:	f43f aea4 	beq.w	8006754 <_strtod_l+0xa4>
 8006a0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a0e:	4988      	ldr	r1, [pc, #544]	@ (8006c30 <_strtod_l+0x580>)
 8006a10:	3b01      	subs	r3, #1
 8006a12:	a819      	add	r0, sp, #100	@ 0x64
 8006a14:	9319      	str	r3, [sp, #100]	@ 0x64
 8006a16:	f001 fefb 	bl	8008810 <__match>
 8006a1a:	b910      	cbnz	r0, 8006a22 <_strtod_l+0x372>
 8006a1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006a1e:	3301      	adds	r3, #1
 8006a20:	9319      	str	r3, [sp, #100]	@ 0x64
 8006a22:	f04f 0a00 	mov.w	sl, #0
 8006a26:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8006c34 <_strtod_l+0x584>
 8006a2a:	e67a      	b.n	8006722 <_strtod_l+0x72>
 8006a2c:	4882      	ldr	r0, [pc, #520]	@ (8006c38 <_strtod_l+0x588>)
 8006a2e:	f001 fc2d 	bl	800828c <nan>
 8006a32:	4682      	mov	sl, r0
 8006a34:	468b      	mov	fp, r1
 8006a36:	e674      	b.n	8006722 <_strtod_l+0x72>
 8006a38:	eba8 0309 	sub.w	r3, r8, r9
 8006a3c:	2f00      	cmp	r7, #0
 8006a3e:	bf08      	it	eq
 8006a40:	462f      	moveq	r7, r5
 8006a42:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006a44:	2d10      	cmp	r5, #16
 8006a46:	462c      	mov	r4, r5
 8006a48:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a4a:	bfa8      	it	ge
 8006a4c:	2410      	movge	r4, #16
 8006a4e:	f7f9 fd35 	bl	80004bc <__aeabi_ui2d>
 8006a52:	2d09      	cmp	r5, #9
 8006a54:	4682      	mov	sl, r0
 8006a56:	468b      	mov	fp, r1
 8006a58:	dc11      	bgt.n	8006a7e <_strtod_l+0x3ce>
 8006a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	f43f ae60 	beq.w	8006722 <_strtod_l+0x72>
 8006a62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a64:	dd76      	ble.n	8006b54 <_strtod_l+0x4a4>
 8006a66:	2b16      	cmp	r3, #22
 8006a68:	dc5d      	bgt.n	8006b26 <_strtod_l+0x476>
 8006a6a:	4974      	ldr	r1, [pc, #464]	@ (8006c3c <_strtod_l+0x58c>)
 8006a6c:	4652      	mov	r2, sl
 8006a6e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006a72:	465b      	mov	r3, fp
 8006a74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a78:	f7f9 fd9a 	bl	80005b0 <__aeabi_dmul>
 8006a7c:	e7d9      	b.n	8006a32 <_strtod_l+0x382>
 8006a7e:	4b6f      	ldr	r3, [pc, #444]	@ (8006c3c <_strtod_l+0x58c>)
 8006a80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006a84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006a88:	f7f9 fd92 	bl	80005b0 <__aeabi_dmul>
 8006a8c:	4682      	mov	sl, r0
 8006a8e:	9808      	ldr	r0, [sp, #32]
 8006a90:	468b      	mov	fp, r1
 8006a92:	f7f9 fd13 	bl	80004bc <__aeabi_ui2d>
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	4650      	mov	r0, sl
 8006a9c:	4659      	mov	r1, fp
 8006a9e:	f7f9 fbd1 	bl	8000244 <__adddf3>
 8006aa2:	2d0f      	cmp	r5, #15
 8006aa4:	4682      	mov	sl, r0
 8006aa6:	468b      	mov	fp, r1
 8006aa8:	ddd7      	ble.n	8006a5a <_strtod_l+0x3aa>
 8006aaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aac:	1b2c      	subs	r4, r5, r4
 8006aae:	441c      	add	r4, r3
 8006ab0:	2c00      	cmp	r4, #0
 8006ab2:	f340 8096 	ble.w	8006be2 <_strtod_l+0x532>
 8006ab6:	f014 030f 	ands.w	r3, r4, #15
 8006aba:	d00a      	beq.n	8006ad2 <_strtod_l+0x422>
 8006abc:	495f      	ldr	r1, [pc, #380]	@ (8006c3c <_strtod_l+0x58c>)
 8006abe:	4652      	mov	r2, sl
 8006ac0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ac4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ac8:	465b      	mov	r3, fp
 8006aca:	f7f9 fd71 	bl	80005b0 <__aeabi_dmul>
 8006ace:	4682      	mov	sl, r0
 8006ad0:	468b      	mov	fp, r1
 8006ad2:	f034 040f 	bics.w	r4, r4, #15
 8006ad6:	d073      	beq.n	8006bc0 <_strtod_l+0x510>
 8006ad8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006adc:	dd48      	ble.n	8006b70 <_strtod_l+0x4c0>
 8006ade:	2400      	movs	r4, #0
 8006ae0:	46a0      	mov	r8, r4
 8006ae2:	46a1      	mov	r9, r4
 8006ae4:	940a      	str	r4, [sp, #40]	@ 0x28
 8006ae6:	2322      	movs	r3, #34	@ 0x22
 8006ae8:	f04f 0a00 	mov.w	sl, #0
 8006aec:	9a05      	ldr	r2, [sp, #20]
 8006aee:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8006c34 <_strtod_l+0x584>
 8006af2:	6013      	str	r3, [r2, #0]
 8006af4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	f43f ae13 	beq.w	8006722 <_strtod_l+0x72>
 8006afc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006afe:	9805      	ldr	r0, [sp, #20]
 8006b00:	f7ff f94c 	bl	8005d9c <_Bfree>
 8006b04:	4649      	mov	r1, r9
 8006b06:	9805      	ldr	r0, [sp, #20]
 8006b08:	f7ff f948 	bl	8005d9c <_Bfree>
 8006b0c:	4641      	mov	r1, r8
 8006b0e:	9805      	ldr	r0, [sp, #20]
 8006b10:	f7ff f944 	bl	8005d9c <_Bfree>
 8006b14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006b16:	9805      	ldr	r0, [sp, #20]
 8006b18:	f7ff f940 	bl	8005d9c <_Bfree>
 8006b1c:	4621      	mov	r1, r4
 8006b1e:	9805      	ldr	r0, [sp, #20]
 8006b20:	f7ff f93c 	bl	8005d9c <_Bfree>
 8006b24:	e5fd      	b.n	8006722 <_strtod_l+0x72>
 8006b26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b28:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	dbbc      	blt.n	8006aaa <_strtod_l+0x3fa>
 8006b30:	4c42      	ldr	r4, [pc, #264]	@ (8006c3c <_strtod_l+0x58c>)
 8006b32:	f1c5 050f 	rsb	r5, r5, #15
 8006b36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006b3a:	4652      	mov	r2, sl
 8006b3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b40:	465b      	mov	r3, fp
 8006b42:	f7f9 fd35 	bl	80005b0 <__aeabi_dmul>
 8006b46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b48:	1b5d      	subs	r5, r3, r5
 8006b4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006b4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006b52:	e791      	b.n	8006a78 <_strtod_l+0x3c8>
 8006b54:	3316      	adds	r3, #22
 8006b56:	dba8      	blt.n	8006aaa <_strtod_l+0x3fa>
 8006b58:	4b38      	ldr	r3, [pc, #224]	@ (8006c3c <_strtod_l+0x58c>)
 8006b5a:	eba9 0808 	sub.w	r8, r9, r8
 8006b5e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006b62:	4650      	mov	r0, sl
 8006b64:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006b68:	4659      	mov	r1, fp
 8006b6a:	f7f9 fe4b 	bl	8000804 <__aeabi_ddiv>
 8006b6e:	e760      	b.n	8006a32 <_strtod_l+0x382>
 8006b70:	4b33      	ldr	r3, [pc, #204]	@ (8006c40 <_strtod_l+0x590>)
 8006b72:	4650      	mov	r0, sl
 8006b74:	9308      	str	r3, [sp, #32]
 8006b76:	2300      	movs	r3, #0
 8006b78:	4659      	mov	r1, fp
 8006b7a:	461e      	mov	r6, r3
 8006b7c:	1124      	asrs	r4, r4, #4
 8006b7e:	2c01      	cmp	r4, #1
 8006b80:	dc21      	bgt.n	8006bc6 <_strtod_l+0x516>
 8006b82:	b10b      	cbz	r3, 8006b88 <_strtod_l+0x4d8>
 8006b84:	4682      	mov	sl, r0
 8006b86:	468b      	mov	fp, r1
 8006b88:	492d      	ldr	r1, [pc, #180]	@ (8006c40 <_strtod_l+0x590>)
 8006b8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006b8e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006b92:	4652      	mov	r2, sl
 8006b94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b98:	465b      	mov	r3, fp
 8006b9a:	f7f9 fd09 	bl	80005b0 <__aeabi_dmul>
 8006b9e:	4b25      	ldr	r3, [pc, #148]	@ (8006c34 <_strtod_l+0x584>)
 8006ba0:	460a      	mov	r2, r1
 8006ba2:	400b      	ands	r3, r1
 8006ba4:	4927      	ldr	r1, [pc, #156]	@ (8006c44 <_strtod_l+0x594>)
 8006ba6:	4682      	mov	sl, r0
 8006ba8:	428b      	cmp	r3, r1
 8006baa:	d898      	bhi.n	8006ade <_strtod_l+0x42e>
 8006bac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006bb0:	428b      	cmp	r3, r1
 8006bb2:	bf86      	itte	hi
 8006bb4:	f04f 3aff 	movhi.w	sl, #4294967295
 8006bb8:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006c48 <_strtod_l+0x598>
 8006bbc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	9308      	str	r3, [sp, #32]
 8006bc4:	e07a      	b.n	8006cbc <_strtod_l+0x60c>
 8006bc6:	07e2      	lsls	r2, r4, #31
 8006bc8:	d505      	bpl.n	8006bd6 <_strtod_l+0x526>
 8006bca:	9b08      	ldr	r3, [sp, #32]
 8006bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd0:	f7f9 fcee 	bl	80005b0 <__aeabi_dmul>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	9a08      	ldr	r2, [sp, #32]
 8006bd8:	3601      	adds	r6, #1
 8006bda:	3208      	adds	r2, #8
 8006bdc:	1064      	asrs	r4, r4, #1
 8006bde:	9208      	str	r2, [sp, #32]
 8006be0:	e7cd      	b.n	8006b7e <_strtod_l+0x4ce>
 8006be2:	d0ed      	beq.n	8006bc0 <_strtod_l+0x510>
 8006be4:	4264      	negs	r4, r4
 8006be6:	f014 020f 	ands.w	r2, r4, #15
 8006bea:	d00a      	beq.n	8006c02 <_strtod_l+0x552>
 8006bec:	4b13      	ldr	r3, [pc, #76]	@ (8006c3c <_strtod_l+0x58c>)
 8006bee:	4650      	mov	r0, sl
 8006bf0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bf4:	4659      	mov	r1, fp
 8006bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bfa:	f7f9 fe03 	bl	8000804 <__aeabi_ddiv>
 8006bfe:	4682      	mov	sl, r0
 8006c00:	468b      	mov	fp, r1
 8006c02:	1124      	asrs	r4, r4, #4
 8006c04:	d0dc      	beq.n	8006bc0 <_strtod_l+0x510>
 8006c06:	2c1f      	cmp	r4, #31
 8006c08:	dd20      	ble.n	8006c4c <_strtod_l+0x59c>
 8006c0a:	2400      	movs	r4, #0
 8006c0c:	46a0      	mov	r8, r4
 8006c0e:	46a1      	mov	r9, r4
 8006c10:	940a      	str	r4, [sp, #40]	@ 0x28
 8006c12:	2322      	movs	r3, #34	@ 0x22
 8006c14:	9a05      	ldr	r2, [sp, #20]
 8006c16:	f04f 0a00 	mov.w	sl, #0
 8006c1a:	f04f 0b00 	mov.w	fp, #0
 8006c1e:	6013      	str	r3, [r2, #0]
 8006c20:	e768      	b.n	8006af4 <_strtod_l+0x444>
 8006c22:	bf00      	nop
 8006c24:	0800a6eb 	.word	0x0800a6eb
 8006c28:	0800a8fc 	.word	0x0800a8fc
 8006c2c:	0800a6e3 	.word	0x0800a6e3
 8006c30:	0800a718 	.word	0x0800a718
 8006c34:	7ff00000 	.word	0x7ff00000
 8006c38:	0800aac0 	.word	0x0800aac0
 8006c3c:	0800a830 	.word	0x0800a830
 8006c40:	0800a808 	.word	0x0800a808
 8006c44:	7ca00000 	.word	0x7ca00000
 8006c48:	7fefffff 	.word	0x7fefffff
 8006c4c:	f014 0310 	ands.w	r3, r4, #16
 8006c50:	bf18      	it	ne
 8006c52:	236a      	movne	r3, #106	@ 0x6a
 8006c54:	4650      	mov	r0, sl
 8006c56:	9308      	str	r3, [sp, #32]
 8006c58:	4659      	mov	r1, fp
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	4ea9      	ldr	r6, [pc, #676]	@ (8006f04 <_strtod_l+0x854>)
 8006c5e:	07e2      	lsls	r2, r4, #31
 8006c60:	d504      	bpl.n	8006c6c <_strtod_l+0x5bc>
 8006c62:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006c66:	f7f9 fca3 	bl	80005b0 <__aeabi_dmul>
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	1064      	asrs	r4, r4, #1
 8006c6e:	f106 0608 	add.w	r6, r6, #8
 8006c72:	d1f4      	bne.n	8006c5e <_strtod_l+0x5ae>
 8006c74:	b10b      	cbz	r3, 8006c7a <_strtod_l+0x5ca>
 8006c76:	4682      	mov	sl, r0
 8006c78:	468b      	mov	fp, r1
 8006c7a:	9b08      	ldr	r3, [sp, #32]
 8006c7c:	b1b3      	cbz	r3, 8006cac <_strtod_l+0x5fc>
 8006c7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006c82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	4659      	mov	r1, fp
 8006c8a:	dd0f      	ble.n	8006cac <_strtod_l+0x5fc>
 8006c8c:	2b1f      	cmp	r3, #31
 8006c8e:	dd57      	ble.n	8006d40 <_strtod_l+0x690>
 8006c90:	2b34      	cmp	r3, #52	@ 0x34
 8006c92:	bfd8      	it	le
 8006c94:	f04f 33ff 	movle.w	r3, #4294967295
 8006c98:	f04f 0a00 	mov.w	sl, #0
 8006c9c:	bfcf      	iteee	gt
 8006c9e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006ca2:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006ca6:	4093      	lslle	r3, r2
 8006ca8:	ea03 0b01 	andle.w	fp, r3, r1
 8006cac:	2200      	movs	r2, #0
 8006cae:	2300      	movs	r3, #0
 8006cb0:	4650      	mov	r0, sl
 8006cb2:	4659      	mov	r1, fp
 8006cb4:	f7f9 fee4 	bl	8000a80 <__aeabi_dcmpeq>
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	d1a6      	bne.n	8006c0a <_strtod_l+0x55a>
 8006cbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cbe:	463a      	mov	r2, r7
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006cc4:	462b      	mov	r3, r5
 8006cc6:	9805      	ldr	r0, [sp, #20]
 8006cc8:	f7ff f8d0 	bl	8005e6c <__s2b>
 8006ccc:	900a      	str	r0, [sp, #40]	@ 0x28
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	f43f af05 	beq.w	8006ade <_strtod_l+0x42e>
 8006cd4:	2400      	movs	r4, #0
 8006cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cd8:	eba9 0308 	sub.w	r3, r9, r8
 8006cdc:	2a00      	cmp	r2, #0
 8006cde:	bfa8      	it	ge
 8006ce0:	2300      	movge	r3, #0
 8006ce2:	46a0      	mov	r8, r4
 8006ce4:	9312      	str	r3, [sp, #72]	@ 0x48
 8006ce6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006cea:	9316      	str	r3, [sp, #88]	@ 0x58
 8006cec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cee:	9805      	ldr	r0, [sp, #20]
 8006cf0:	6859      	ldr	r1, [r3, #4]
 8006cf2:	f7ff f813 	bl	8005d1c <_Balloc>
 8006cf6:	4681      	mov	r9, r0
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	f43f aef4 	beq.w	8006ae6 <_strtod_l+0x436>
 8006cfe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d00:	300c      	adds	r0, #12
 8006d02:	691a      	ldr	r2, [r3, #16]
 8006d04:	f103 010c 	add.w	r1, r3, #12
 8006d08:	3202      	adds	r2, #2
 8006d0a:	0092      	lsls	r2, r2, #2
 8006d0c:	f001 fab0 	bl	8008270 <memcpy>
 8006d10:	ab1c      	add	r3, sp, #112	@ 0x70
 8006d12:	9301      	str	r3, [sp, #4]
 8006d14:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	4652      	mov	r2, sl
 8006d1a:	465b      	mov	r3, fp
 8006d1c:	9805      	ldr	r0, [sp, #20]
 8006d1e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006d22:	f7ff fbd5 	bl	80064d0 <__d2b>
 8006d26:	901a      	str	r0, [sp, #104]	@ 0x68
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	f43f aedc 	beq.w	8006ae6 <_strtod_l+0x436>
 8006d2e:	2101      	movs	r1, #1
 8006d30:	9805      	ldr	r0, [sp, #20]
 8006d32:	f7ff f931 	bl	8005f98 <__i2b>
 8006d36:	4680      	mov	r8, r0
 8006d38:	b948      	cbnz	r0, 8006d4e <_strtod_l+0x69e>
 8006d3a:	f04f 0800 	mov.w	r8, #0
 8006d3e:	e6d2      	b.n	8006ae6 <_strtod_l+0x436>
 8006d40:	f04f 32ff 	mov.w	r2, #4294967295
 8006d44:	fa02 f303 	lsl.w	r3, r2, r3
 8006d48:	ea03 0a0a 	and.w	sl, r3, sl
 8006d4c:	e7ae      	b.n	8006cac <_strtod_l+0x5fc>
 8006d4e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006d50:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006d52:	2d00      	cmp	r5, #0
 8006d54:	bfab      	itete	ge
 8006d56:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006d58:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006d5a:	18ef      	addge	r7, r5, r3
 8006d5c:	1b5e      	sublt	r6, r3, r5
 8006d5e:	9b08      	ldr	r3, [sp, #32]
 8006d60:	bfa8      	it	ge
 8006d62:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006d64:	eba5 0503 	sub.w	r5, r5, r3
 8006d68:	4415      	add	r5, r2
 8006d6a:	4b67      	ldr	r3, [pc, #412]	@ (8006f08 <_strtod_l+0x858>)
 8006d6c:	f105 35ff 	add.w	r5, r5, #4294967295
 8006d70:	bfb8      	it	lt
 8006d72:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006d74:	429d      	cmp	r5, r3
 8006d76:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006d7a:	da50      	bge.n	8006e1e <_strtod_l+0x76e>
 8006d7c:	1b5b      	subs	r3, r3, r5
 8006d7e:	2b1f      	cmp	r3, #31
 8006d80:	f04f 0101 	mov.w	r1, #1
 8006d84:	eba2 0203 	sub.w	r2, r2, r3
 8006d88:	dc3d      	bgt.n	8006e06 <_strtod_l+0x756>
 8006d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d8e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d90:	2300      	movs	r3, #0
 8006d92:	9310      	str	r3, [sp, #64]	@ 0x40
 8006d94:	18bd      	adds	r5, r7, r2
 8006d96:	9b08      	ldr	r3, [sp, #32]
 8006d98:	42af      	cmp	r7, r5
 8006d9a:	4416      	add	r6, r2
 8006d9c:	441e      	add	r6, r3
 8006d9e:	463b      	mov	r3, r7
 8006da0:	bfa8      	it	ge
 8006da2:	462b      	movge	r3, r5
 8006da4:	42b3      	cmp	r3, r6
 8006da6:	bfa8      	it	ge
 8006da8:	4633      	movge	r3, r6
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	bfc2      	ittt	gt
 8006dae:	1aed      	subgt	r5, r5, r3
 8006db0:	1af6      	subgt	r6, r6, r3
 8006db2:	1aff      	subgt	r7, r7, r3
 8006db4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	dd16      	ble.n	8006de8 <_strtod_l+0x738>
 8006dba:	4641      	mov	r1, r8
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	9805      	ldr	r0, [sp, #20]
 8006dc0:	f7ff f9a8 	bl	8006114 <__pow5mult>
 8006dc4:	4680      	mov	r8, r0
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	d0b7      	beq.n	8006d3a <_strtod_l+0x68a>
 8006dca:	4601      	mov	r1, r0
 8006dcc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006dce:	9805      	ldr	r0, [sp, #20]
 8006dd0:	f7ff f8f8 	bl	8005fc4 <__multiply>
 8006dd4:	900e      	str	r0, [sp, #56]	@ 0x38
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	f43f ae85 	beq.w	8006ae6 <_strtod_l+0x436>
 8006ddc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006dde:	9805      	ldr	r0, [sp, #20]
 8006de0:	f7fe ffdc 	bl	8005d9c <_Bfree>
 8006de4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006de6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006de8:	2d00      	cmp	r5, #0
 8006dea:	dc1d      	bgt.n	8006e28 <_strtod_l+0x778>
 8006dec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	dd23      	ble.n	8006e3a <_strtod_l+0x78a>
 8006df2:	4649      	mov	r1, r9
 8006df4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006df6:	9805      	ldr	r0, [sp, #20]
 8006df8:	f7ff f98c 	bl	8006114 <__pow5mult>
 8006dfc:	4681      	mov	r9, r0
 8006dfe:	b9e0      	cbnz	r0, 8006e3a <_strtod_l+0x78a>
 8006e00:	f04f 0900 	mov.w	r9, #0
 8006e04:	e66f      	b.n	8006ae6 <_strtod_l+0x436>
 8006e06:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006e0a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006e0e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006e12:	35e2      	adds	r5, #226	@ 0xe2
 8006e14:	fa01 f305 	lsl.w	r3, r1, r5
 8006e18:	9310      	str	r3, [sp, #64]	@ 0x40
 8006e1a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006e1c:	e7ba      	b.n	8006d94 <_strtod_l+0x6e4>
 8006e1e:	2300      	movs	r3, #0
 8006e20:	9310      	str	r3, [sp, #64]	@ 0x40
 8006e22:	2301      	movs	r3, #1
 8006e24:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e26:	e7b5      	b.n	8006d94 <_strtod_l+0x6e4>
 8006e28:	462a      	mov	r2, r5
 8006e2a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e2c:	9805      	ldr	r0, [sp, #20]
 8006e2e:	f7ff f9cb 	bl	80061c8 <__lshift>
 8006e32:	901a      	str	r0, [sp, #104]	@ 0x68
 8006e34:	2800      	cmp	r0, #0
 8006e36:	d1d9      	bne.n	8006dec <_strtod_l+0x73c>
 8006e38:	e655      	b.n	8006ae6 <_strtod_l+0x436>
 8006e3a:	2e00      	cmp	r6, #0
 8006e3c:	dd07      	ble.n	8006e4e <_strtod_l+0x79e>
 8006e3e:	4649      	mov	r1, r9
 8006e40:	4632      	mov	r2, r6
 8006e42:	9805      	ldr	r0, [sp, #20]
 8006e44:	f7ff f9c0 	bl	80061c8 <__lshift>
 8006e48:	4681      	mov	r9, r0
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	d0d8      	beq.n	8006e00 <_strtod_l+0x750>
 8006e4e:	2f00      	cmp	r7, #0
 8006e50:	dd08      	ble.n	8006e64 <_strtod_l+0x7b4>
 8006e52:	4641      	mov	r1, r8
 8006e54:	463a      	mov	r2, r7
 8006e56:	9805      	ldr	r0, [sp, #20]
 8006e58:	f7ff f9b6 	bl	80061c8 <__lshift>
 8006e5c:	4680      	mov	r8, r0
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	f43f ae41 	beq.w	8006ae6 <_strtod_l+0x436>
 8006e64:	464a      	mov	r2, r9
 8006e66:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006e68:	9805      	ldr	r0, [sp, #20]
 8006e6a:	f7ff fa35 	bl	80062d8 <__mdiff>
 8006e6e:	4604      	mov	r4, r0
 8006e70:	2800      	cmp	r0, #0
 8006e72:	f43f ae38 	beq.w	8006ae6 <_strtod_l+0x436>
 8006e76:	68c3      	ldr	r3, [r0, #12]
 8006e78:	4641      	mov	r1, r8
 8006e7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	60c3      	str	r3, [r0, #12]
 8006e80:	f7ff fa0e 	bl	80062a0 <__mcmp>
 8006e84:	2800      	cmp	r0, #0
 8006e86:	da45      	bge.n	8006f14 <_strtod_l+0x864>
 8006e88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e8a:	ea53 030a 	orrs.w	r3, r3, sl
 8006e8e:	d16b      	bne.n	8006f68 <_strtod_l+0x8b8>
 8006e90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d167      	bne.n	8006f68 <_strtod_l+0x8b8>
 8006e98:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006e9c:	0d1b      	lsrs	r3, r3, #20
 8006e9e:	051b      	lsls	r3, r3, #20
 8006ea0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006ea4:	d960      	bls.n	8006f68 <_strtod_l+0x8b8>
 8006ea6:	6963      	ldr	r3, [r4, #20]
 8006ea8:	b913      	cbnz	r3, 8006eb0 <_strtod_l+0x800>
 8006eaa:	6923      	ldr	r3, [r4, #16]
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	dd5b      	ble.n	8006f68 <_strtod_l+0x8b8>
 8006eb0:	4621      	mov	r1, r4
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	9805      	ldr	r0, [sp, #20]
 8006eb6:	f7ff f987 	bl	80061c8 <__lshift>
 8006eba:	4641      	mov	r1, r8
 8006ebc:	4604      	mov	r4, r0
 8006ebe:	f7ff f9ef 	bl	80062a0 <__mcmp>
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	dd50      	ble.n	8006f68 <_strtod_l+0x8b8>
 8006ec6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006eca:	9a08      	ldr	r2, [sp, #32]
 8006ecc:	0d1b      	lsrs	r3, r3, #20
 8006ece:	051b      	lsls	r3, r3, #20
 8006ed0:	2a00      	cmp	r2, #0
 8006ed2:	d06a      	beq.n	8006faa <_strtod_l+0x8fa>
 8006ed4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006ed8:	d867      	bhi.n	8006faa <_strtod_l+0x8fa>
 8006eda:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006ede:	f67f ae98 	bls.w	8006c12 <_strtod_l+0x562>
 8006ee2:	4650      	mov	r0, sl
 8006ee4:	4659      	mov	r1, fp
 8006ee6:	4b09      	ldr	r3, [pc, #36]	@ (8006f0c <_strtod_l+0x85c>)
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f7f9 fb61 	bl	80005b0 <__aeabi_dmul>
 8006eee:	4b08      	ldr	r3, [pc, #32]	@ (8006f10 <_strtod_l+0x860>)
 8006ef0:	4682      	mov	sl, r0
 8006ef2:	400b      	ands	r3, r1
 8006ef4:	468b      	mov	fp, r1
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	f47f ae00 	bne.w	8006afc <_strtod_l+0x44c>
 8006efc:	2322      	movs	r3, #34	@ 0x22
 8006efe:	9a05      	ldr	r2, [sp, #20]
 8006f00:	6013      	str	r3, [r2, #0]
 8006f02:	e5fb      	b.n	8006afc <_strtod_l+0x44c>
 8006f04:	0800a928 	.word	0x0800a928
 8006f08:	fffffc02 	.word	0xfffffc02
 8006f0c:	39500000 	.word	0x39500000
 8006f10:	7ff00000 	.word	0x7ff00000
 8006f14:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8006f18:	d165      	bne.n	8006fe6 <_strtod_l+0x936>
 8006f1a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006f1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006f20:	b35a      	cbz	r2, 8006f7a <_strtod_l+0x8ca>
 8006f22:	4a99      	ldr	r2, [pc, #612]	@ (8007188 <_strtod_l+0xad8>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d12b      	bne.n	8006f80 <_strtod_l+0x8d0>
 8006f28:	9b08      	ldr	r3, [sp, #32]
 8006f2a:	4651      	mov	r1, sl
 8006f2c:	b303      	cbz	r3, 8006f70 <_strtod_l+0x8c0>
 8006f2e:	465a      	mov	r2, fp
 8006f30:	4b96      	ldr	r3, [pc, #600]	@ (800718c <_strtod_l+0xadc>)
 8006f32:	4013      	ands	r3, r2
 8006f34:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006f38:	f04f 32ff 	mov.w	r2, #4294967295
 8006f3c:	d81b      	bhi.n	8006f76 <_strtod_l+0x8c6>
 8006f3e:	0d1b      	lsrs	r3, r3, #20
 8006f40:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006f44:	fa02 f303 	lsl.w	r3, r2, r3
 8006f48:	4299      	cmp	r1, r3
 8006f4a:	d119      	bne.n	8006f80 <_strtod_l+0x8d0>
 8006f4c:	4b90      	ldr	r3, [pc, #576]	@ (8007190 <_strtod_l+0xae0>)
 8006f4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d102      	bne.n	8006f5a <_strtod_l+0x8aa>
 8006f54:	3101      	adds	r1, #1
 8006f56:	f43f adc6 	beq.w	8006ae6 <_strtod_l+0x436>
 8006f5a:	f04f 0a00 	mov.w	sl, #0
 8006f5e:	4b8b      	ldr	r3, [pc, #556]	@ (800718c <_strtod_l+0xadc>)
 8006f60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f62:	401a      	ands	r2, r3
 8006f64:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006f68:	9b08      	ldr	r3, [sp, #32]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d1b9      	bne.n	8006ee2 <_strtod_l+0x832>
 8006f6e:	e5c5      	b.n	8006afc <_strtod_l+0x44c>
 8006f70:	f04f 33ff 	mov.w	r3, #4294967295
 8006f74:	e7e8      	b.n	8006f48 <_strtod_l+0x898>
 8006f76:	4613      	mov	r3, r2
 8006f78:	e7e6      	b.n	8006f48 <_strtod_l+0x898>
 8006f7a:	ea53 030a 	orrs.w	r3, r3, sl
 8006f7e:	d0a2      	beq.n	8006ec6 <_strtod_l+0x816>
 8006f80:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f82:	b1db      	cbz	r3, 8006fbc <_strtod_l+0x90c>
 8006f84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f86:	4213      	tst	r3, r2
 8006f88:	d0ee      	beq.n	8006f68 <_strtod_l+0x8b8>
 8006f8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f8c:	4650      	mov	r0, sl
 8006f8e:	4659      	mov	r1, fp
 8006f90:	9a08      	ldr	r2, [sp, #32]
 8006f92:	b1bb      	cbz	r3, 8006fc4 <_strtod_l+0x914>
 8006f94:	f7ff fb68 	bl	8006668 <sulp>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fa0:	f7f9 f950 	bl	8000244 <__adddf3>
 8006fa4:	4682      	mov	sl, r0
 8006fa6:	468b      	mov	fp, r1
 8006fa8:	e7de      	b.n	8006f68 <_strtod_l+0x8b8>
 8006faa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006fae:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006fb2:	f04f 3aff 	mov.w	sl, #4294967295
 8006fb6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006fba:	e7d5      	b.n	8006f68 <_strtod_l+0x8b8>
 8006fbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006fbe:	ea13 0f0a 	tst.w	r3, sl
 8006fc2:	e7e1      	b.n	8006f88 <_strtod_l+0x8d8>
 8006fc4:	f7ff fb50 	bl	8006668 <sulp>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fd0:	f7f9 f936 	bl	8000240 <__aeabi_dsub>
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	4682      	mov	sl, r0
 8006fda:	468b      	mov	fp, r1
 8006fdc:	f7f9 fd50 	bl	8000a80 <__aeabi_dcmpeq>
 8006fe0:	2800      	cmp	r0, #0
 8006fe2:	d0c1      	beq.n	8006f68 <_strtod_l+0x8b8>
 8006fe4:	e615      	b.n	8006c12 <_strtod_l+0x562>
 8006fe6:	4641      	mov	r1, r8
 8006fe8:	4620      	mov	r0, r4
 8006fea:	f7ff fac9 	bl	8006580 <__ratio>
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006ff4:	4606      	mov	r6, r0
 8006ff6:	460f      	mov	r7, r1
 8006ff8:	f7f9 fd56 	bl	8000aa8 <__aeabi_dcmple>
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	d06d      	beq.n	80070dc <_strtod_l+0xa2c>
 8007000:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007002:	2b00      	cmp	r3, #0
 8007004:	d178      	bne.n	80070f8 <_strtod_l+0xa48>
 8007006:	f1ba 0f00 	cmp.w	sl, #0
 800700a:	d156      	bne.n	80070ba <_strtod_l+0xa0a>
 800700c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800700e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007012:	2b00      	cmp	r3, #0
 8007014:	d158      	bne.n	80070c8 <_strtod_l+0xa18>
 8007016:	2200      	movs	r2, #0
 8007018:	4630      	mov	r0, r6
 800701a:	4639      	mov	r1, r7
 800701c:	4b5d      	ldr	r3, [pc, #372]	@ (8007194 <_strtod_l+0xae4>)
 800701e:	f7f9 fd39 	bl	8000a94 <__aeabi_dcmplt>
 8007022:	2800      	cmp	r0, #0
 8007024:	d157      	bne.n	80070d6 <_strtod_l+0xa26>
 8007026:	4630      	mov	r0, r6
 8007028:	4639      	mov	r1, r7
 800702a:	2200      	movs	r2, #0
 800702c:	4b5a      	ldr	r3, [pc, #360]	@ (8007198 <_strtod_l+0xae8>)
 800702e:	f7f9 fabf 	bl	80005b0 <__aeabi_dmul>
 8007032:	4606      	mov	r6, r0
 8007034:	460f      	mov	r7, r1
 8007036:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800703a:	9606      	str	r6, [sp, #24]
 800703c:	9307      	str	r3, [sp, #28]
 800703e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007042:	4d52      	ldr	r5, [pc, #328]	@ (800718c <_strtod_l+0xadc>)
 8007044:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007048:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800704a:	401d      	ands	r5, r3
 800704c:	4b53      	ldr	r3, [pc, #332]	@ (800719c <_strtod_l+0xaec>)
 800704e:	429d      	cmp	r5, r3
 8007050:	f040 80aa 	bne.w	80071a8 <_strtod_l+0xaf8>
 8007054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007056:	4650      	mov	r0, sl
 8007058:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800705c:	4659      	mov	r1, fp
 800705e:	f7ff f9cf 	bl	8006400 <__ulp>
 8007062:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007066:	f7f9 faa3 	bl	80005b0 <__aeabi_dmul>
 800706a:	4652      	mov	r2, sl
 800706c:	465b      	mov	r3, fp
 800706e:	f7f9 f8e9 	bl	8000244 <__adddf3>
 8007072:	460b      	mov	r3, r1
 8007074:	4945      	ldr	r1, [pc, #276]	@ (800718c <_strtod_l+0xadc>)
 8007076:	4a4a      	ldr	r2, [pc, #296]	@ (80071a0 <_strtod_l+0xaf0>)
 8007078:	4019      	ands	r1, r3
 800707a:	4291      	cmp	r1, r2
 800707c:	4682      	mov	sl, r0
 800707e:	d942      	bls.n	8007106 <_strtod_l+0xa56>
 8007080:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007082:	4b43      	ldr	r3, [pc, #268]	@ (8007190 <_strtod_l+0xae0>)
 8007084:	429a      	cmp	r2, r3
 8007086:	d103      	bne.n	8007090 <_strtod_l+0x9e0>
 8007088:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800708a:	3301      	adds	r3, #1
 800708c:	f43f ad2b 	beq.w	8006ae6 <_strtod_l+0x436>
 8007090:	f04f 3aff 	mov.w	sl, #4294967295
 8007094:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8007190 <_strtod_l+0xae0>
 8007098:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800709a:	9805      	ldr	r0, [sp, #20]
 800709c:	f7fe fe7e 	bl	8005d9c <_Bfree>
 80070a0:	4649      	mov	r1, r9
 80070a2:	9805      	ldr	r0, [sp, #20]
 80070a4:	f7fe fe7a 	bl	8005d9c <_Bfree>
 80070a8:	4641      	mov	r1, r8
 80070aa:	9805      	ldr	r0, [sp, #20]
 80070ac:	f7fe fe76 	bl	8005d9c <_Bfree>
 80070b0:	4621      	mov	r1, r4
 80070b2:	9805      	ldr	r0, [sp, #20]
 80070b4:	f7fe fe72 	bl	8005d9c <_Bfree>
 80070b8:	e618      	b.n	8006cec <_strtod_l+0x63c>
 80070ba:	f1ba 0f01 	cmp.w	sl, #1
 80070be:	d103      	bne.n	80070c8 <_strtod_l+0xa18>
 80070c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f43f ada5 	beq.w	8006c12 <_strtod_l+0x562>
 80070c8:	2200      	movs	r2, #0
 80070ca:	4b36      	ldr	r3, [pc, #216]	@ (80071a4 <_strtod_l+0xaf4>)
 80070cc:	2600      	movs	r6, #0
 80070ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80070d2:	4f30      	ldr	r7, [pc, #192]	@ (8007194 <_strtod_l+0xae4>)
 80070d4:	e7b3      	b.n	800703e <_strtod_l+0x98e>
 80070d6:	2600      	movs	r6, #0
 80070d8:	4f2f      	ldr	r7, [pc, #188]	@ (8007198 <_strtod_l+0xae8>)
 80070da:	e7ac      	b.n	8007036 <_strtod_l+0x986>
 80070dc:	4630      	mov	r0, r6
 80070de:	4639      	mov	r1, r7
 80070e0:	4b2d      	ldr	r3, [pc, #180]	@ (8007198 <_strtod_l+0xae8>)
 80070e2:	2200      	movs	r2, #0
 80070e4:	f7f9 fa64 	bl	80005b0 <__aeabi_dmul>
 80070e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070ea:	4606      	mov	r6, r0
 80070ec:	460f      	mov	r7, r1
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d0a1      	beq.n	8007036 <_strtod_l+0x986>
 80070f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80070f6:	e7a2      	b.n	800703e <_strtod_l+0x98e>
 80070f8:	2200      	movs	r2, #0
 80070fa:	4b26      	ldr	r3, [pc, #152]	@ (8007194 <_strtod_l+0xae4>)
 80070fc:	4616      	mov	r6, r2
 80070fe:	461f      	mov	r7, r3
 8007100:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007104:	e79b      	b.n	800703e <_strtod_l+0x98e>
 8007106:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800710a:	9b08      	ldr	r3, [sp, #32]
 800710c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1c1      	bne.n	8007098 <_strtod_l+0x9e8>
 8007114:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007118:	0d1b      	lsrs	r3, r3, #20
 800711a:	051b      	lsls	r3, r3, #20
 800711c:	429d      	cmp	r5, r3
 800711e:	d1bb      	bne.n	8007098 <_strtod_l+0x9e8>
 8007120:	4630      	mov	r0, r6
 8007122:	4639      	mov	r1, r7
 8007124:	f7f9 fd8c 	bl	8000c40 <__aeabi_d2lz>
 8007128:	f7f9 fa14 	bl	8000554 <__aeabi_l2d>
 800712c:	4602      	mov	r2, r0
 800712e:	460b      	mov	r3, r1
 8007130:	4630      	mov	r0, r6
 8007132:	4639      	mov	r1, r7
 8007134:	f7f9 f884 	bl	8000240 <__aeabi_dsub>
 8007138:	460b      	mov	r3, r1
 800713a:	4602      	mov	r2, r0
 800713c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007140:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007144:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007146:	ea46 060a 	orr.w	r6, r6, sl
 800714a:	431e      	orrs	r6, r3
 800714c:	d069      	beq.n	8007222 <_strtod_l+0xb72>
 800714e:	a30a      	add	r3, pc, #40	@ (adr r3, 8007178 <_strtod_l+0xac8>)
 8007150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007154:	f7f9 fc9e 	bl	8000a94 <__aeabi_dcmplt>
 8007158:	2800      	cmp	r0, #0
 800715a:	f47f accf 	bne.w	8006afc <_strtod_l+0x44c>
 800715e:	a308      	add	r3, pc, #32	@ (adr r3, 8007180 <_strtod_l+0xad0>)
 8007160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007164:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007168:	f7f9 fcb2 	bl	8000ad0 <__aeabi_dcmpgt>
 800716c:	2800      	cmp	r0, #0
 800716e:	d093      	beq.n	8007098 <_strtod_l+0x9e8>
 8007170:	e4c4      	b.n	8006afc <_strtod_l+0x44c>
 8007172:	bf00      	nop
 8007174:	f3af 8000 	nop.w
 8007178:	94a03595 	.word	0x94a03595
 800717c:	3fdfffff 	.word	0x3fdfffff
 8007180:	35afe535 	.word	0x35afe535
 8007184:	3fe00000 	.word	0x3fe00000
 8007188:	000fffff 	.word	0x000fffff
 800718c:	7ff00000 	.word	0x7ff00000
 8007190:	7fefffff 	.word	0x7fefffff
 8007194:	3ff00000 	.word	0x3ff00000
 8007198:	3fe00000 	.word	0x3fe00000
 800719c:	7fe00000 	.word	0x7fe00000
 80071a0:	7c9fffff 	.word	0x7c9fffff
 80071a4:	bff00000 	.word	0xbff00000
 80071a8:	9b08      	ldr	r3, [sp, #32]
 80071aa:	b323      	cbz	r3, 80071f6 <_strtod_l+0xb46>
 80071ac:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80071b0:	d821      	bhi.n	80071f6 <_strtod_l+0xb46>
 80071b2:	a327      	add	r3, pc, #156	@ (adr r3, 8007250 <_strtod_l+0xba0>)
 80071b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b8:	4630      	mov	r0, r6
 80071ba:	4639      	mov	r1, r7
 80071bc:	f7f9 fc74 	bl	8000aa8 <__aeabi_dcmple>
 80071c0:	b1a0      	cbz	r0, 80071ec <_strtod_l+0xb3c>
 80071c2:	4639      	mov	r1, r7
 80071c4:	4630      	mov	r0, r6
 80071c6:	f7f9 fccb 	bl	8000b60 <__aeabi_d2uiz>
 80071ca:	2801      	cmp	r0, #1
 80071cc:	bf38      	it	cc
 80071ce:	2001      	movcc	r0, #1
 80071d0:	f7f9 f974 	bl	80004bc <__aeabi_ui2d>
 80071d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071d6:	4606      	mov	r6, r0
 80071d8:	460f      	mov	r7, r1
 80071da:	b9fb      	cbnz	r3, 800721c <_strtod_l+0xb6c>
 80071dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80071e0:	9014      	str	r0, [sp, #80]	@ 0x50
 80071e2:	9315      	str	r3, [sp, #84]	@ 0x54
 80071e4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80071e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80071ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80071ee:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80071f2:	1b5b      	subs	r3, r3, r5
 80071f4:	9311      	str	r3, [sp, #68]	@ 0x44
 80071f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071fa:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80071fe:	f7ff f8ff 	bl	8006400 <__ulp>
 8007202:	4602      	mov	r2, r0
 8007204:	460b      	mov	r3, r1
 8007206:	4650      	mov	r0, sl
 8007208:	4659      	mov	r1, fp
 800720a:	f7f9 f9d1 	bl	80005b0 <__aeabi_dmul>
 800720e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007212:	f7f9 f817 	bl	8000244 <__adddf3>
 8007216:	4682      	mov	sl, r0
 8007218:	468b      	mov	fp, r1
 800721a:	e776      	b.n	800710a <_strtod_l+0xa5a>
 800721c:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007220:	e7e0      	b.n	80071e4 <_strtod_l+0xb34>
 8007222:	a30d      	add	r3, pc, #52	@ (adr r3, 8007258 <_strtod_l+0xba8>)
 8007224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007228:	f7f9 fc34 	bl	8000a94 <__aeabi_dcmplt>
 800722c:	e79e      	b.n	800716c <_strtod_l+0xabc>
 800722e:	2300      	movs	r3, #0
 8007230:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007232:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007234:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007236:	6013      	str	r3, [r2, #0]
 8007238:	f7ff ba77 	b.w	800672a <_strtod_l+0x7a>
 800723c:	2a65      	cmp	r2, #101	@ 0x65
 800723e:	f43f ab6e 	beq.w	800691e <_strtod_l+0x26e>
 8007242:	2a45      	cmp	r2, #69	@ 0x45
 8007244:	f43f ab6b 	beq.w	800691e <_strtod_l+0x26e>
 8007248:	2301      	movs	r3, #1
 800724a:	f7ff bba6 	b.w	800699a <_strtod_l+0x2ea>
 800724e:	bf00      	nop
 8007250:	ffc00000 	.word	0xffc00000
 8007254:	41dfffff 	.word	0x41dfffff
 8007258:	94a03595 	.word	0x94a03595
 800725c:	3fcfffff 	.word	0x3fcfffff

08007260 <_strtod_r>:
 8007260:	4b01      	ldr	r3, [pc, #4]	@ (8007268 <_strtod_r+0x8>)
 8007262:	f7ff ba25 	b.w	80066b0 <_strtod_l>
 8007266:	bf00      	nop
 8007268:	20000068 	.word	0x20000068

0800726c <_strtol_l.constprop.0>:
 800726c:	2b24      	cmp	r3, #36	@ 0x24
 800726e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007272:	4686      	mov	lr, r0
 8007274:	4690      	mov	r8, r2
 8007276:	d801      	bhi.n	800727c <_strtol_l.constprop.0+0x10>
 8007278:	2b01      	cmp	r3, #1
 800727a:	d106      	bne.n	800728a <_strtol_l.constprop.0+0x1e>
 800727c:	f7fd fdbe 	bl	8004dfc <__errno>
 8007280:	2316      	movs	r3, #22
 8007282:	6003      	str	r3, [r0, #0]
 8007284:	2000      	movs	r0, #0
 8007286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800728a:	460d      	mov	r5, r1
 800728c:	4833      	ldr	r0, [pc, #204]	@ (800735c <_strtol_l.constprop.0+0xf0>)
 800728e:	462a      	mov	r2, r5
 8007290:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007294:	5d06      	ldrb	r6, [r0, r4]
 8007296:	f016 0608 	ands.w	r6, r6, #8
 800729a:	d1f8      	bne.n	800728e <_strtol_l.constprop.0+0x22>
 800729c:	2c2d      	cmp	r4, #45	@ 0x2d
 800729e:	d12d      	bne.n	80072fc <_strtol_l.constprop.0+0x90>
 80072a0:	2601      	movs	r6, #1
 80072a2:	782c      	ldrb	r4, [r5, #0]
 80072a4:	1c95      	adds	r5, r2, #2
 80072a6:	f033 0210 	bics.w	r2, r3, #16
 80072aa:	d109      	bne.n	80072c0 <_strtol_l.constprop.0+0x54>
 80072ac:	2c30      	cmp	r4, #48	@ 0x30
 80072ae:	d12a      	bne.n	8007306 <_strtol_l.constprop.0+0x9a>
 80072b0:	782a      	ldrb	r2, [r5, #0]
 80072b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80072b6:	2a58      	cmp	r2, #88	@ 0x58
 80072b8:	d125      	bne.n	8007306 <_strtol_l.constprop.0+0x9a>
 80072ba:	2310      	movs	r3, #16
 80072bc:	786c      	ldrb	r4, [r5, #1]
 80072be:	3502      	adds	r5, #2
 80072c0:	2200      	movs	r2, #0
 80072c2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80072c6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80072ca:	fbbc f9f3 	udiv	r9, ip, r3
 80072ce:	4610      	mov	r0, r2
 80072d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80072d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80072d8:	2f09      	cmp	r7, #9
 80072da:	d81b      	bhi.n	8007314 <_strtol_l.constprop.0+0xa8>
 80072dc:	463c      	mov	r4, r7
 80072de:	42a3      	cmp	r3, r4
 80072e0:	dd27      	ble.n	8007332 <_strtol_l.constprop.0+0xc6>
 80072e2:	1c57      	adds	r7, r2, #1
 80072e4:	d007      	beq.n	80072f6 <_strtol_l.constprop.0+0x8a>
 80072e6:	4581      	cmp	r9, r0
 80072e8:	d320      	bcc.n	800732c <_strtol_l.constprop.0+0xc0>
 80072ea:	d101      	bne.n	80072f0 <_strtol_l.constprop.0+0x84>
 80072ec:	45a2      	cmp	sl, r4
 80072ee:	db1d      	blt.n	800732c <_strtol_l.constprop.0+0xc0>
 80072f0:	2201      	movs	r2, #1
 80072f2:	fb00 4003 	mla	r0, r0, r3, r4
 80072f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072fa:	e7eb      	b.n	80072d4 <_strtol_l.constprop.0+0x68>
 80072fc:	2c2b      	cmp	r4, #43	@ 0x2b
 80072fe:	bf04      	itt	eq
 8007300:	782c      	ldrbeq	r4, [r5, #0]
 8007302:	1c95      	addeq	r5, r2, #2
 8007304:	e7cf      	b.n	80072a6 <_strtol_l.constprop.0+0x3a>
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1da      	bne.n	80072c0 <_strtol_l.constprop.0+0x54>
 800730a:	2c30      	cmp	r4, #48	@ 0x30
 800730c:	bf0c      	ite	eq
 800730e:	2308      	moveq	r3, #8
 8007310:	230a      	movne	r3, #10
 8007312:	e7d5      	b.n	80072c0 <_strtol_l.constprop.0+0x54>
 8007314:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007318:	2f19      	cmp	r7, #25
 800731a:	d801      	bhi.n	8007320 <_strtol_l.constprop.0+0xb4>
 800731c:	3c37      	subs	r4, #55	@ 0x37
 800731e:	e7de      	b.n	80072de <_strtol_l.constprop.0+0x72>
 8007320:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007324:	2f19      	cmp	r7, #25
 8007326:	d804      	bhi.n	8007332 <_strtol_l.constprop.0+0xc6>
 8007328:	3c57      	subs	r4, #87	@ 0x57
 800732a:	e7d8      	b.n	80072de <_strtol_l.constprop.0+0x72>
 800732c:	f04f 32ff 	mov.w	r2, #4294967295
 8007330:	e7e1      	b.n	80072f6 <_strtol_l.constprop.0+0x8a>
 8007332:	1c53      	adds	r3, r2, #1
 8007334:	d108      	bne.n	8007348 <_strtol_l.constprop.0+0xdc>
 8007336:	2322      	movs	r3, #34	@ 0x22
 8007338:	4660      	mov	r0, ip
 800733a:	f8ce 3000 	str.w	r3, [lr]
 800733e:	f1b8 0f00 	cmp.w	r8, #0
 8007342:	d0a0      	beq.n	8007286 <_strtol_l.constprop.0+0x1a>
 8007344:	1e69      	subs	r1, r5, #1
 8007346:	e006      	b.n	8007356 <_strtol_l.constprop.0+0xea>
 8007348:	b106      	cbz	r6, 800734c <_strtol_l.constprop.0+0xe0>
 800734a:	4240      	negs	r0, r0
 800734c:	f1b8 0f00 	cmp.w	r8, #0
 8007350:	d099      	beq.n	8007286 <_strtol_l.constprop.0+0x1a>
 8007352:	2a00      	cmp	r2, #0
 8007354:	d1f6      	bne.n	8007344 <_strtol_l.constprop.0+0xd8>
 8007356:	f8c8 1000 	str.w	r1, [r8]
 800735a:	e794      	b.n	8007286 <_strtol_l.constprop.0+0x1a>
 800735c:	0800a951 	.word	0x0800a951

08007360 <_strtol_r>:
 8007360:	f7ff bf84 	b.w	800726c <_strtol_l.constprop.0>

08007364 <__ssputs_r>:
 8007364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007368:	461f      	mov	r7, r3
 800736a:	688e      	ldr	r6, [r1, #8]
 800736c:	4682      	mov	sl, r0
 800736e:	42be      	cmp	r6, r7
 8007370:	460c      	mov	r4, r1
 8007372:	4690      	mov	r8, r2
 8007374:	680b      	ldr	r3, [r1, #0]
 8007376:	d82d      	bhi.n	80073d4 <__ssputs_r+0x70>
 8007378:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800737c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007380:	d026      	beq.n	80073d0 <__ssputs_r+0x6c>
 8007382:	6965      	ldr	r5, [r4, #20]
 8007384:	6909      	ldr	r1, [r1, #16]
 8007386:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800738a:	eba3 0901 	sub.w	r9, r3, r1
 800738e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007392:	1c7b      	adds	r3, r7, #1
 8007394:	444b      	add	r3, r9
 8007396:	106d      	asrs	r5, r5, #1
 8007398:	429d      	cmp	r5, r3
 800739a:	bf38      	it	cc
 800739c:	461d      	movcc	r5, r3
 800739e:	0553      	lsls	r3, r2, #21
 80073a0:	d527      	bpl.n	80073f2 <__ssputs_r+0x8e>
 80073a2:	4629      	mov	r1, r5
 80073a4:	f7fe fc2e 	bl	8005c04 <_malloc_r>
 80073a8:	4606      	mov	r6, r0
 80073aa:	b360      	cbz	r0, 8007406 <__ssputs_r+0xa2>
 80073ac:	464a      	mov	r2, r9
 80073ae:	6921      	ldr	r1, [r4, #16]
 80073b0:	f000 ff5e 	bl	8008270 <memcpy>
 80073b4:	89a3      	ldrh	r3, [r4, #12]
 80073b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80073ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073be:	81a3      	strh	r3, [r4, #12]
 80073c0:	6126      	str	r6, [r4, #16]
 80073c2:	444e      	add	r6, r9
 80073c4:	6026      	str	r6, [r4, #0]
 80073c6:	463e      	mov	r6, r7
 80073c8:	6165      	str	r5, [r4, #20]
 80073ca:	eba5 0509 	sub.w	r5, r5, r9
 80073ce:	60a5      	str	r5, [r4, #8]
 80073d0:	42be      	cmp	r6, r7
 80073d2:	d900      	bls.n	80073d6 <__ssputs_r+0x72>
 80073d4:	463e      	mov	r6, r7
 80073d6:	4632      	mov	r2, r6
 80073d8:	4641      	mov	r1, r8
 80073da:	6820      	ldr	r0, [r4, #0]
 80073dc:	f000 feea 	bl	80081b4 <memmove>
 80073e0:	2000      	movs	r0, #0
 80073e2:	68a3      	ldr	r3, [r4, #8]
 80073e4:	1b9b      	subs	r3, r3, r6
 80073e6:	60a3      	str	r3, [r4, #8]
 80073e8:	6823      	ldr	r3, [r4, #0]
 80073ea:	4433      	add	r3, r6
 80073ec:	6023      	str	r3, [r4, #0]
 80073ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073f2:	462a      	mov	r2, r5
 80073f4:	f001 facd 	bl	8008992 <_realloc_r>
 80073f8:	4606      	mov	r6, r0
 80073fa:	2800      	cmp	r0, #0
 80073fc:	d1e0      	bne.n	80073c0 <__ssputs_r+0x5c>
 80073fe:	4650      	mov	r0, sl
 8007400:	6921      	ldr	r1, [r4, #16]
 8007402:	f7fe fb8d 	bl	8005b20 <_free_r>
 8007406:	230c      	movs	r3, #12
 8007408:	f8ca 3000 	str.w	r3, [sl]
 800740c:	89a3      	ldrh	r3, [r4, #12]
 800740e:	f04f 30ff 	mov.w	r0, #4294967295
 8007412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007416:	81a3      	strh	r3, [r4, #12]
 8007418:	e7e9      	b.n	80073ee <__ssputs_r+0x8a>
	...

0800741c <_svfiprintf_r>:
 800741c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007420:	4698      	mov	r8, r3
 8007422:	898b      	ldrh	r3, [r1, #12]
 8007424:	4607      	mov	r7, r0
 8007426:	061b      	lsls	r3, r3, #24
 8007428:	460d      	mov	r5, r1
 800742a:	4614      	mov	r4, r2
 800742c:	b09d      	sub	sp, #116	@ 0x74
 800742e:	d510      	bpl.n	8007452 <_svfiprintf_r+0x36>
 8007430:	690b      	ldr	r3, [r1, #16]
 8007432:	b973      	cbnz	r3, 8007452 <_svfiprintf_r+0x36>
 8007434:	2140      	movs	r1, #64	@ 0x40
 8007436:	f7fe fbe5 	bl	8005c04 <_malloc_r>
 800743a:	6028      	str	r0, [r5, #0]
 800743c:	6128      	str	r0, [r5, #16]
 800743e:	b930      	cbnz	r0, 800744e <_svfiprintf_r+0x32>
 8007440:	230c      	movs	r3, #12
 8007442:	603b      	str	r3, [r7, #0]
 8007444:	f04f 30ff 	mov.w	r0, #4294967295
 8007448:	b01d      	add	sp, #116	@ 0x74
 800744a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800744e:	2340      	movs	r3, #64	@ 0x40
 8007450:	616b      	str	r3, [r5, #20]
 8007452:	2300      	movs	r3, #0
 8007454:	9309      	str	r3, [sp, #36]	@ 0x24
 8007456:	2320      	movs	r3, #32
 8007458:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800745c:	2330      	movs	r3, #48	@ 0x30
 800745e:	f04f 0901 	mov.w	r9, #1
 8007462:	f8cd 800c 	str.w	r8, [sp, #12]
 8007466:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007600 <_svfiprintf_r+0x1e4>
 800746a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800746e:	4623      	mov	r3, r4
 8007470:	469a      	mov	sl, r3
 8007472:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007476:	b10a      	cbz	r2, 800747c <_svfiprintf_r+0x60>
 8007478:	2a25      	cmp	r2, #37	@ 0x25
 800747a:	d1f9      	bne.n	8007470 <_svfiprintf_r+0x54>
 800747c:	ebba 0b04 	subs.w	fp, sl, r4
 8007480:	d00b      	beq.n	800749a <_svfiprintf_r+0x7e>
 8007482:	465b      	mov	r3, fp
 8007484:	4622      	mov	r2, r4
 8007486:	4629      	mov	r1, r5
 8007488:	4638      	mov	r0, r7
 800748a:	f7ff ff6b 	bl	8007364 <__ssputs_r>
 800748e:	3001      	adds	r0, #1
 8007490:	f000 80a7 	beq.w	80075e2 <_svfiprintf_r+0x1c6>
 8007494:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007496:	445a      	add	r2, fp
 8007498:	9209      	str	r2, [sp, #36]	@ 0x24
 800749a:	f89a 3000 	ldrb.w	r3, [sl]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	f000 809f 	beq.w	80075e2 <_svfiprintf_r+0x1c6>
 80074a4:	2300      	movs	r3, #0
 80074a6:	f04f 32ff 	mov.w	r2, #4294967295
 80074aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074ae:	f10a 0a01 	add.w	sl, sl, #1
 80074b2:	9304      	str	r3, [sp, #16]
 80074b4:	9307      	str	r3, [sp, #28]
 80074b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80074bc:	4654      	mov	r4, sl
 80074be:	2205      	movs	r2, #5
 80074c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074c4:	484e      	ldr	r0, [pc, #312]	@ (8007600 <_svfiprintf_r+0x1e4>)
 80074c6:	f7fd fcc6 	bl	8004e56 <memchr>
 80074ca:	9a04      	ldr	r2, [sp, #16]
 80074cc:	b9d8      	cbnz	r0, 8007506 <_svfiprintf_r+0xea>
 80074ce:	06d0      	lsls	r0, r2, #27
 80074d0:	bf44      	itt	mi
 80074d2:	2320      	movmi	r3, #32
 80074d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074d8:	0711      	lsls	r1, r2, #28
 80074da:	bf44      	itt	mi
 80074dc:	232b      	movmi	r3, #43	@ 0x2b
 80074de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074e2:	f89a 3000 	ldrb.w	r3, [sl]
 80074e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80074e8:	d015      	beq.n	8007516 <_svfiprintf_r+0xfa>
 80074ea:	4654      	mov	r4, sl
 80074ec:	2000      	movs	r0, #0
 80074ee:	f04f 0c0a 	mov.w	ip, #10
 80074f2:	9a07      	ldr	r2, [sp, #28]
 80074f4:	4621      	mov	r1, r4
 80074f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074fa:	3b30      	subs	r3, #48	@ 0x30
 80074fc:	2b09      	cmp	r3, #9
 80074fe:	d94b      	bls.n	8007598 <_svfiprintf_r+0x17c>
 8007500:	b1b0      	cbz	r0, 8007530 <_svfiprintf_r+0x114>
 8007502:	9207      	str	r2, [sp, #28]
 8007504:	e014      	b.n	8007530 <_svfiprintf_r+0x114>
 8007506:	eba0 0308 	sub.w	r3, r0, r8
 800750a:	fa09 f303 	lsl.w	r3, r9, r3
 800750e:	4313      	orrs	r3, r2
 8007510:	46a2      	mov	sl, r4
 8007512:	9304      	str	r3, [sp, #16]
 8007514:	e7d2      	b.n	80074bc <_svfiprintf_r+0xa0>
 8007516:	9b03      	ldr	r3, [sp, #12]
 8007518:	1d19      	adds	r1, r3, #4
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	9103      	str	r1, [sp, #12]
 800751e:	2b00      	cmp	r3, #0
 8007520:	bfbb      	ittet	lt
 8007522:	425b      	neglt	r3, r3
 8007524:	f042 0202 	orrlt.w	r2, r2, #2
 8007528:	9307      	strge	r3, [sp, #28]
 800752a:	9307      	strlt	r3, [sp, #28]
 800752c:	bfb8      	it	lt
 800752e:	9204      	strlt	r2, [sp, #16]
 8007530:	7823      	ldrb	r3, [r4, #0]
 8007532:	2b2e      	cmp	r3, #46	@ 0x2e
 8007534:	d10a      	bne.n	800754c <_svfiprintf_r+0x130>
 8007536:	7863      	ldrb	r3, [r4, #1]
 8007538:	2b2a      	cmp	r3, #42	@ 0x2a
 800753a:	d132      	bne.n	80075a2 <_svfiprintf_r+0x186>
 800753c:	9b03      	ldr	r3, [sp, #12]
 800753e:	3402      	adds	r4, #2
 8007540:	1d1a      	adds	r2, r3, #4
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	9203      	str	r2, [sp, #12]
 8007546:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800754a:	9305      	str	r3, [sp, #20]
 800754c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007604 <_svfiprintf_r+0x1e8>
 8007550:	2203      	movs	r2, #3
 8007552:	4650      	mov	r0, sl
 8007554:	7821      	ldrb	r1, [r4, #0]
 8007556:	f7fd fc7e 	bl	8004e56 <memchr>
 800755a:	b138      	cbz	r0, 800756c <_svfiprintf_r+0x150>
 800755c:	2240      	movs	r2, #64	@ 0x40
 800755e:	9b04      	ldr	r3, [sp, #16]
 8007560:	eba0 000a 	sub.w	r0, r0, sl
 8007564:	4082      	lsls	r2, r0
 8007566:	4313      	orrs	r3, r2
 8007568:	3401      	adds	r4, #1
 800756a:	9304      	str	r3, [sp, #16]
 800756c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007570:	2206      	movs	r2, #6
 8007572:	4825      	ldr	r0, [pc, #148]	@ (8007608 <_svfiprintf_r+0x1ec>)
 8007574:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007578:	f7fd fc6d 	bl	8004e56 <memchr>
 800757c:	2800      	cmp	r0, #0
 800757e:	d036      	beq.n	80075ee <_svfiprintf_r+0x1d2>
 8007580:	4b22      	ldr	r3, [pc, #136]	@ (800760c <_svfiprintf_r+0x1f0>)
 8007582:	bb1b      	cbnz	r3, 80075cc <_svfiprintf_r+0x1b0>
 8007584:	9b03      	ldr	r3, [sp, #12]
 8007586:	3307      	adds	r3, #7
 8007588:	f023 0307 	bic.w	r3, r3, #7
 800758c:	3308      	adds	r3, #8
 800758e:	9303      	str	r3, [sp, #12]
 8007590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007592:	4433      	add	r3, r6
 8007594:	9309      	str	r3, [sp, #36]	@ 0x24
 8007596:	e76a      	b.n	800746e <_svfiprintf_r+0x52>
 8007598:	460c      	mov	r4, r1
 800759a:	2001      	movs	r0, #1
 800759c:	fb0c 3202 	mla	r2, ip, r2, r3
 80075a0:	e7a8      	b.n	80074f4 <_svfiprintf_r+0xd8>
 80075a2:	2300      	movs	r3, #0
 80075a4:	f04f 0c0a 	mov.w	ip, #10
 80075a8:	4619      	mov	r1, r3
 80075aa:	3401      	adds	r4, #1
 80075ac:	9305      	str	r3, [sp, #20]
 80075ae:	4620      	mov	r0, r4
 80075b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075b4:	3a30      	subs	r2, #48	@ 0x30
 80075b6:	2a09      	cmp	r2, #9
 80075b8:	d903      	bls.n	80075c2 <_svfiprintf_r+0x1a6>
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0c6      	beq.n	800754c <_svfiprintf_r+0x130>
 80075be:	9105      	str	r1, [sp, #20]
 80075c0:	e7c4      	b.n	800754c <_svfiprintf_r+0x130>
 80075c2:	4604      	mov	r4, r0
 80075c4:	2301      	movs	r3, #1
 80075c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80075ca:	e7f0      	b.n	80075ae <_svfiprintf_r+0x192>
 80075cc:	ab03      	add	r3, sp, #12
 80075ce:	9300      	str	r3, [sp, #0]
 80075d0:	462a      	mov	r2, r5
 80075d2:	4638      	mov	r0, r7
 80075d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007610 <_svfiprintf_r+0x1f4>)
 80075d6:	a904      	add	r1, sp, #16
 80075d8:	f7fc fb9a 	bl	8003d10 <_printf_float>
 80075dc:	1c42      	adds	r2, r0, #1
 80075de:	4606      	mov	r6, r0
 80075e0:	d1d6      	bne.n	8007590 <_svfiprintf_r+0x174>
 80075e2:	89ab      	ldrh	r3, [r5, #12]
 80075e4:	065b      	lsls	r3, r3, #25
 80075e6:	f53f af2d 	bmi.w	8007444 <_svfiprintf_r+0x28>
 80075ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075ec:	e72c      	b.n	8007448 <_svfiprintf_r+0x2c>
 80075ee:	ab03      	add	r3, sp, #12
 80075f0:	9300      	str	r3, [sp, #0]
 80075f2:	462a      	mov	r2, r5
 80075f4:	4638      	mov	r0, r7
 80075f6:	4b06      	ldr	r3, [pc, #24]	@ (8007610 <_svfiprintf_r+0x1f4>)
 80075f8:	a904      	add	r1, sp, #16
 80075fa:	f7fc fe27 	bl	800424c <_printf_i>
 80075fe:	e7ed      	b.n	80075dc <_svfiprintf_r+0x1c0>
 8007600:	0800aa51 	.word	0x0800aa51
 8007604:	0800aa57 	.word	0x0800aa57
 8007608:	0800aa5b 	.word	0x0800aa5b
 800760c:	08003d11 	.word	0x08003d11
 8007610:	08007365 	.word	0x08007365

08007614 <_sungetc_r>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	1c4b      	adds	r3, r1, #1
 8007618:	4614      	mov	r4, r2
 800761a:	d103      	bne.n	8007624 <_sungetc_r+0x10>
 800761c:	f04f 35ff 	mov.w	r5, #4294967295
 8007620:	4628      	mov	r0, r5
 8007622:	bd38      	pop	{r3, r4, r5, pc}
 8007624:	8993      	ldrh	r3, [r2, #12]
 8007626:	b2cd      	uxtb	r5, r1
 8007628:	f023 0320 	bic.w	r3, r3, #32
 800762c:	8193      	strh	r3, [r2, #12]
 800762e:	6853      	ldr	r3, [r2, #4]
 8007630:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007632:	b18a      	cbz	r2, 8007658 <_sungetc_r+0x44>
 8007634:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8007636:	429a      	cmp	r2, r3
 8007638:	dd08      	ble.n	800764c <_sungetc_r+0x38>
 800763a:	6823      	ldr	r3, [r4, #0]
 800763c:	1e5a      	subs	r2, r3, #1
 800763e:	6022      	str	r2, [r4, #0]
 8007640:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007644:	6863      	ldr	r3, [r4, #4]
 8007646:	3301      	adds	r3, #1
 8007648:	6063      	str	r3, [r4, #4]
 800764a:	e7e9      	b.n	8007620 <_sungetc_r+0xc>
 800764c:	4621      	mov	r1, r4
 800764e:	f000 fd79 	bl	8008144 <__submore>
 8007652:	2800      	cmp	r0, #0
 8007654:	d0f1      	beq.n	800763a <_sungetc_r+0x26>
 8007656:	e7e1      	b.n	800761c <_sungetc_r+0x8>
 8007658:	6921      	ldr	r1, [r4, #16]
 800765a:	6822      	ldr	r2, [r4, #0]
 800765c:	b141      	cbz	r1, 8007670 <_sungetc_r+0x5c>
 800765e:	4291      	cmp	r1, r2
 8007660:	d206      	bcs.n	8007670 <_sungetc_r+0x5c>
 8007662:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8007666:	42a9      	cmp	r1, r5
 8007668:	d102      	bne.n	8007670 <_sungetc_r+0x5c>
 800766a:	3a01      	subs	r2, #1
 800766c:	6022      	str	r2, [r4, #0]
 800766e:	e7ea      	b.n	8007646 <_sungetc_r+0x32>
 8007670:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8007674:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007678:	6363      	str	r3, [r4, #52]	@ 0x34
 800767a:	2303      	movs	r3, #3
 800767c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800767e:	4623      	mov	r3, r4
 8007680:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007684:	6023      	str	r3, [r4, #0]
 8007686:	2301      	movs	r3, #1
 8007688:	e7de      	b.n	8007648 <_sungetc_r+0x34>

0800768a <__ssrefill_r>:
 800768a:	b510      	push	{r4, lr}
 800768c:	460c      	mov	r4, r1
 800768e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007690:	b169      	cbz	r1, 80076ae <__ssrefill_r+0x24>
 8007692:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007696:	4299      	cmp	r1, r3
 8007698:	d001      	beq.n	800769e <__ssrefill_r+0x14>
 800769a:	f7fe fa41 	bl	8005b20 <_free_r>
 800769e:	2000      	movs	r0, #0
 80076a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80076a2:	6360      	str	r0, [r4, #52]	@ 0x34
 80076a4:	6063      	str	r3, [r4, #4]
 80076a6:	b113      	cbz	r3, 80076ae <__ssrefill_r+0x24>
 80076a8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80076aa:	6023      	str	r3, [r4, #0]
 80076ac:	bd10      	pop	{r4, pc}
 80076ae:	6923      	ldr	r3, [r4, #16]
 80076b0:	f04f 30ff 	mov.w	r0, #4294967295
 80076b4:	6023      	str	r3, [r4, #0]
 80076b6:	2300      	movs	r3, #0
 80076b8:	6063      	str	r3, [r4, #4]
 80076ba:	89a3      	ldrh	r3, [r4, #12]
 80076bc:	f043 0320 	orr.w	r3, r3, #32
 80076c0:	81a3      	strh	r3, [r4, #12]
 80076c2:	e7f3      	b.n	80076ac <__ssrefill_r+0x22>

080076c4 <__ssvfiscanf_r>:
 80076c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076c8:	460c      	mov	r4, r1
 80076ca:	2100      	movs	r1, #0
 80076cc:	4606      	mov	r6, r0
 80076ce:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80076d2:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80076d6:	49aa      	ldr	r1, [pc, #680]	@ (8007980 <__ssvfiscanf_r+0x2bc>)
 80076d8:	f10d 0804 	add.w	r8, sp, #4
 80076dc:	91a0      	str	r1, [sp, #640]	@ 0x280
 80076de:	49a9      	ldr	r1, [pc, #676]	@ (8007984 <__ssvfiscanf_r+0x2c0>)
 80076e0:	4fa9      	ldr	r7, [pc, #676]	@ (8007988 <__ssvfiscanf_r+0x2c4>)
 80076e2:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80076e6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	7813      	ldrb	r3, [r2, #0]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	f000 8159 	beq.w	80079a4 <__ssvfiscanf_r+0x2e0>
 80076f2:	5cf9      	ldrb	r1, [r7, r3]
 80076f4:	1c55      	adds	r5, r2, #1
 80076f6:	f011 0108 	ands.w	r1, r1, #8
 80076fa:	d019      	beq.n	8007730 <__ssvfiscanf_r+0x6c>
 80076fc:	6863      	ldr	r3, [r4, #4]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	dd0f      	ble.n	8007722 <__ssvfiscanf_r+0x5e>
 8007702:	6823      	ldr	r3, [r4, #0]
 8007704:	781a      	ldrb	r2, [r3, #0]
 8007706:	5cba      	ldrb	r2, [r7, r2]
 8007708:	0712      	lsls	r2, r2, #28
 800770a:	d401      	bmi.n	8007710 <__ssvfiscanf_r+0x4c>
 800770c:	462a      	mov	r2, r5
 800770e:	e7ec      	b.n	80076ea <__ssvfiscanf_r+0x26>
 8007710:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007712:	3301      	adds	r3, #1
 8007714:	3201      	adds	r2, #1
 8007716:	9245      	str	r2, [sp, #276]	@ 0x114
 8007718:	6862      	ldr	r2, [r4, #4]
 800771a:	6023      	str	r3, [r4, #0]
 800771c:	3a01      	subs	r2, #1
 800771e:	6062      	str	r2, [r4, #4]
 8007720:	e7ec      	b.n	80076fc <__ssvfiscanf_r+0x38>
 8007722:	4621      	mov	r1, r4
 8007724:	4630      	mov	r0, r6
 8007726:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007728:	4798      	blx	r3
 800772a:	2800      	cmp	r0, #0
 800772c:	d0e9      	beq.n	8007702 <__ssvfiscanf_r+0x3e>
 800772e:	e7ed      	b.n	800770c <__ssvfiscanf_r+0x48>
 8007730:	2b25      	cmp	r3, #37	@ 0x25
 8007732:	d012      	beq.n	800775a <__ssvfiscanf_r+0x96>
 8007734:	4699      	mov	r9, r3
 8007736:	6863      	ldr	r3, [r4, #4]
 8007738:	2b00      	cmp	r3, #0
 800773a:	f340 8094 	ble.w	8007866 <__ssvfiscanf_r+0x1a2>
 800773e:	6822      	ldr	r2, [r4, #0]
 8007740:	7813      	ldrb	r3, [r2, #0]
 8007742:	454b      	cmp	r3, r9
 8007744:	f040 812e 	bne.w	80079a4 <__ssvfiscanf_r+0x2e0>
 8007748:	6863      	ldr	r3, [r4, #4]
 800774a:	3201      	adds	r2, #1
 800774c:	3b01      	subs	r3, #1
 800774e:	6063      	str	r3, [r4, #4]
 8007750:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8007752:	6022      	str	r2, [r4, #0]
 8007754:	3301      	adds	r3, #1
 8007756:	9345      	str	r3, [sp, #276]	@ 0x114
 8007758:	e7d8      	b.n	800770c <__ssvfiscanf_r+0x48>
 800775a:	9141      	str	r1, [sp, #260]	@ 0x104
 800775c:	9143      	str	r1, [sp, #268]	@ 0x10c
 800775e:	7853      	ldrb	r3, [r2, #1]
 8007760:	2b2a      	cmp	r3, #42	@ 0x2a
 8007762:	bf04      	itt	eq
 8007764:	2310      	moveq	r3, #16
 8007766:	1c95      	addeq	r5, r2, #2
 8007768:	f04f 020a 	mov.w	r2, #10
 800776c:	bf08      	it	eq
 800776e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8007770:	46a9      	mov	r9, r5
 8007772:	f819 1b01 	ldrb.w	r1, [r9], #1
 8007776:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800777a:	2b09      	cmp	r3, #9
 800777c:	d91e      	bls.n	80077bc <__ssvfiscanf_r+0xf8>
 800777e:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 800798c <__ssvfiscanf_r+0x2c8>
 8007782:	2203      	movs	r2, #3
 8007784:	4650      	mov	r0, sl
 8007786:	f7fd fb66 	bl	8004e56 <memchr>
 800778a:	b138      	cbz	r0, 800779c <__ssvfiscanf_r+0xd8>
 800778c:	2301      	movs	r3, #1
 800778e:	464d      	mov	r5, r9
 8007790:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007792:	eba0 000a 	sub.w	r0, r0, sl
 8007796:	4083      	lsls	r3, r0
 8007798:	4313      	orrs	r3, r2
 800779a:	9341      	str	r3, [sp, #260]	@ 0x104
 800779c:	f815 3b01 	ldrb.w	r3, [r5], #1
 80077a0:	2b78      	cmp	r3, #120	@ 0x78
 80077a2:	d806      	bhi.n	80077b2 <__ssvfiscanf_r+0xee>
 80077a4:	2b57      	cmp	r3, #87	@ 0x57
 80077a6:	d810      	bhi.n	80077ca <__ssvfiscanf_r+0x106>
 80077a8:	2b25      	cmp	r3, #37	@ 0x25
 80077aa:	d0c3      	beq.n	8007734 <__ssvfiscanf_r+0x70>
 80077ac:	d856      	bhi.n	800785c <__ssvfiscanf_r+0x198>
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d064      	beq.n	800787c <__ssvfiscanf_r+0x1b8>
 80077b2:	2303      	movs	r3, #3
 80077b4:	9347      	str	r3, [sp, #284]	@ 0x11c
 80077b6:	230a      	movs	r3, #10
 80077b8:	9342      	str	r3, [sp, #264]	@ 0x108
 80077ba:	e077      	b.n	80078ac <__ssvfiscanf_r+0x1e8>
 80077bc:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80077be:	464d      	mov	r5, r9
 80077c0:	fb02 1103 	mla	r1, r2, r3, r1
 80077c4:	3930      	subs	r1, #48	@ 0x30
 80077c6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80077c8:	e7d2      	b.n	8007770 <__ssvfiscanf_r+0xac>
 80077ca:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80077ce:	2a20      	cmp	r2, #32
 80077d0:	d8ef      	bhi.n	80077b2 <__ssvfiscanf_r+0xee>
 80077d2:	a101      	add	r1, pc, #4	@ (adr r1, 80077d8 <__ssvfiscanf_r+0x114>)
 80077d4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80077d8:	0800788b 	.word	0x0800788b
 80077dc:	080077b3 	.word	0x080077b3
 80077e0:	080077b3 	.word	0x080077b3
 80077e4:	080078e5 	.word	0x080078e5
 80077e8:	080077b3 	.word	0x080077b3
 80077ec:	080077b3 	.word	0x080077b3
 80077f0:	080077b3 	.word	0x080077b3
 80077f4:	080077b3 	.word	0x080077b3
 80077f8:	080077b3 	.word	0x080077b3
 80077fc:	080077b3 	.word	0x080077b3
 8007800:	080077b3 	.word	0x080077b3
 8007804:	080078fb 	.word	0x080078fb
 8007808:	080078e1 	.word	0x080078e1
 800780c:	08007863 	.word	0x08007863
 8007810:	08007863 	.word	0x08007863
 8007814:	08007863 	.word	0x08007863
 8007818:	080077b3 	.word	0x080077b3
 800781c:	0800789d 	.word	0x0800789d
 8007820:	080077b3 	.word	0x080077b3
 8007824:	080077b3 	.word	0x080077b3
 8007828:	080077b3 	.word	0x080077b3
 800782c:	080077b3 	.word	0x080077b3
 8007830:	0800790b 	.word	0x0800790b
 8007834:	080078a5 	.word	0x080078a5
 8007838:	08007883 	.word	0x08007883
 800783c:	080077b3 	.word	0x080077b3
 8007840:	080077b3 	.word	0x080077b3
 8007844:	08007907 	.word	0x08007907
 8007848:	080077b3 	.word	0x080077b3
 800784c:	080078e1 	.word	0x080078e1
 8007850:	080077b3 	.word	0x080077b3
 8007854:	080077b3 	.word	0x080077b3
 8007858:	0800788b 	.word	0x0800788b
 800785c:	3b45      	subs	r3, #69	@ 0x45
 800785e:	2b02      	cmp	r3, #2
 8007860:	d8a7      	bhi.n	80077b2 <__ssvfiscanf_r+0xee>
 8007862:	2305      	movs	r3, #5
 8007864:	e021      	b.n	80078aa <__ssvfiscanf_r+0x1e6>
 8007866:	4621      	mov	r1, r4
 8007868:	4630      	mov	r0, r6
 800786a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800786c:	4798      	blx	r3
 800786e:	2800      	cmp	r0, #0
 8007870:	f43f af65 	beq.w	800773e <__ssvfiscanf_r+0x7a>
 8007874:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8007876:	2800      	cmp	r0, #0
 8007878:	f040 808c 	bne.w	8007994 <__ssvfiscanf_r+0x2d0>
 800787c:	f04f 30ff 	mov.w	r0, #4294967295
 8007880:	e08c      	b.n	800799c <__ssvfiscanf_r+0x2d8>
 8007882:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007884:	f042 0220 	orr.w	r2, r2, #32
 8007888:	9241      	str	r2, [sp, #260]	@ 0x104
 800788a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800788c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007890:	9241      	str	r2, [sp, #260]	@ 0x104
 8007892:	2210      	movs	r2, #16
 8007894:	2b6e      	cmp	r3, #110	@ 0x6e
 8007896:	9242      	str	r2, [sp, #264]	@ 0x108
 8007898:	d902      	bls.n	80078a0 <__ssvfiscanf_r+0x1dc>
 800789a:	e005      	b.n	80078a8 <__ssvfiscanf_r+0x1e4>
 800789c:	2300      	movs	r3, #0
 800789e:	9342      	str	r3, [sp, #264]	@ 0x108
 80078a0:	2303      	movs	r3, #3
 80078a2:	e002      	b.n	80078aa <__ssvfiscanf_r+0x1e6>
 80078a4:	2308      	movs	r3, #8
 80078a6:	9342      	str	r3, [sp, #264]	@ 0x108
 80078a8:	2304      	movs	r3, #4
 80078aa:	9347      	str	r3, [sp, #284]	@ 0x11c
 80078ac:	6863      	ldr	r3, [r4, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	dd39      	ble.n	8007926 <__ssvfiscanf_r+0x262>
 80078b2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80078b4:	0659      	lsls	r1, r3, #25
 80078b6:	d404      	bmi.n	80078c2 <__ssvfiscanf_r+0x1fe>
 80078b8:	6823      	ldr	r3, [r4, #0]
 80078ba:	781a      	ldrb	r2, [r3, #0]
 80078bc:	5cba      	ldrb	r2, [r7, r2]
 80078be:	0712      	lsls	r2, r2, #28
 80078c0:	d438      	bmi.n	8007934 <__ssvfiscanf_r+0x270>
 80078c2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80078c4:	2b02      	cmp	r3, #2
 80078c6:	dc47      	bgt.n	8007958 <__ssvfiscanf_r+0x294>
 80078c8:	466b      	mov	r3, sp
 80078ca:	4622      	mov	r2, r4
 80078cc:	4630      	mov	r0, r6
 80078ce:	a941      	add	r1, sp, #260	@ 0x104
 80078d0:	f000 f9aa 	bl	8007c28 <_scanf_chars>
 80078d4:	2801      	cmp	r0, #1
 80078d6:	d065      	beq.n	80079a4 <__ssvfiscanf_r+0x2e0>
 80078d8:	2802      	cmp	r0, #2
 80078da:	f47f af17 	bne.w	800770c <__ssvfiscanf_r+0x48>
 80078de:	e7c9      	b.n	8007874 <__ssvfiscanf_r+0x1b0>
 80078e0:	220a      	movs	r2, #10
 80078e2:	e7d7      	b.n	8007894 <__ssvfiscanf_r+0x1d0>
 80078e4:	4629      	mov	r1, r5
 80078e6:	4640      	mov	r0, r8
 80078e8:	f000 fbf3 	bl	80080d2 <__sccl>
 80078ec:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80078ee:	4605      	mov	r5, r0
 80078f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80078f4:	9341      	str	r3, [sp, #260]	@ 0x104
 80078f6:	2301      	movs	r3, #1
 80078f8:	e7d7      	b.n	80078aa <__ssvfiscanf_r+0x1e6>
 80078fa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80078fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007900:	9341      	str	r3, [sp, #260]	@ 0x104
 8007902:	2300      	movs	r3, #0
 8007904:	e7d1      	b.n	80078aa <__ssvfiscanf_r+0x1e6>
 8007906:	2302      	movs	r3, #2
 8007908:	e7cf      	b.n	80078aa <__ssvfiscanf_r+0x1e6>
 800790a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800790c:	06c3      	lsls	r3, r0, #27
 800790e:	f53f aefd 	bmi.w	800770c <__ssvfiscanf_r+0x48>
 8007912:	9b00      	ldr	r3, [sp, #0]
 8007914:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007916:	1d19      	adds	r1, r3, #4
 8007918:	9100      	str	r1, [sp, #0]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	07c0      	lsls	r0, r0, #31
 800791e:	bf4c      	ite	mi
 8007920:	801a      	strhmi	r2, [r3, #0]
 8007922:	601a      	strpl	r2, [r3, #0]
 8007924:	e6f2      	b.n	800770c <__ssvfiscanf_r+0x48>
 8007926:	4621      	mov	r1, r4
 8007928:	4630      	mov	r0, r6
 800792a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800792c:	4798      	blx	r3
 800792e:	2800      	cmp	r0, #0
 8007930:	d0bf      	beq.n	80078b2 <__ssvfiscanf_r+0x1ee>
 8007932:	e79f      	b.n	8007874 <__ssvfiscanf_r+0x1b0>
 8007934:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007936:	3201      	adds	r2, #1
 8007938:	9245      	str	r2, [sp, #276]	@ 0x114
 800793a:	6862      	ldr	r2, [r4, #4]
 800793c:	3a01      	subs	r2, #1
 800793e:	2a00      	cmp	r2, #0
 8007940:	6062      	str	r2, [r4, #4]
 8007942:	dd02      	ble.n	800794a <__ssvfiscanf_r+0x286>
 8007944:	3301      	adds	r3, #1
 8007946:	6023      	str	r3, [r4, #0]
 8007948:	e7b6      	b.n	80078b8 <__ssvfiscanf_r+0x1f4>
 800794a:	4621      	mov	r1, r4
 800794c:	4630      	mov	r0, r6
 800794e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8007950:	4798      	blx	r3
 8007952:	2800      	cmp	r0, #0
 8007954:	d0b0      	beq.n	80078b8 <__ssvfiscanf_r+0x1f4>
 8007956:	e78d      	b.n	8007874 <__ssvfiscanf_r+0x1b0>
 8007958:	2b04      	cmp	r3, #4
 800795a:	dc06      	bgt.n	800796a <__ssvfiscanf_r+0x2a6>
 800795c:	466b      	mov	r3, sp
 800795e:	4622      	mov	r2, r4
 8007960:	4630      	mov	r0, r6
 8007962:	a941      	add	r1, sp, #260	@ 0x104
 8007964:	f000 f9ba 	bl	8007cdc <_scanf_i>
 8007968:	e7b4      	b.n	80078d4 <__ssvfiscanf_r+0x210>
 800796a:	4b09      	ldr	r3, [pc, #36]	@ (8007990 <__ssvfiscanf_r+0x2cc>)
 800796c:	2b00      	cmp	r3, #0
 800796e:	f43f aecd 	beq.w	800770c <__ssvfiscanf_r+0x48>
 8007972:	466b      	mov	r3, sp
 8007974:	4622      	mov	r2, r4
 8007976:	4630      	mov	r0, r6
 8007978:	a941      	add	r1, sp, #260	@ 0x104
 800797a:	f7fc fd87 	bl	800448c <_scanf_float>
 800797e:	e7a9      	b.n	80078d4 <__ssvfiscanf_r+0x210>
 8007980:	08007615 	.word	0x08007615
 8007984:	0800768b 	.word	0x0800768b
 8007988:	0800a951 	.word	0x0800a951
 800798c:	0800aa57 	.word	0x0800aa57
 8007990:	0800448d 	.word	0x0800448d
 8007994:	89a3      	ldrh	r3, [r4, #12]
 8007996:	065b      	lsls	r3, r3, #25
 8007998:	f53f af70 	bmi.w	800787c <__ssvfiscanf_r+0x1b8>
 800799c:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80079a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079a4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80079a6:	e7f9      	b.n	800799c <__ssvfiscanf_r+0x2d8>

080079a8 <__sfputc_r>:
 80079a8:	6893      	ldr	r3, [r2, #8]
 80079aa:	b410      	push	{r4}
 80079ac:	3b01      	subs	r3, #1
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	6093      	str	r3, [r2, #8]
 80079b2:	da07      	bge.n	80079c4 <__sfputc_r+0x1c>
 80079b4:	6994      	ldr	r4, [r2, #24]
 80079b6:	42a3      	cmp	r3, r4
 80079b8:	db01      	blt.n	80079be <__sfputc_r+0x16>
 80079ba:	290a      	cmp	r1, #10
 80079bc:	d102      	bne.n	80079c4 <__sfputc_r+0x1c>
 80079be:	bc10      	pop	{r4}
 80079c0:	f7fd b935 	b.w	8004c2e <__swbuf_r>
 80079c4:	6813      	ldr	r3, [r2, #0]
 80079c6:	1c58      	adds	r0, r3, #1
 80079c8:	6010      	str	r0, [r2, #0]
 80079ca:	7019      	strb	r1, [r3, #0]
 80079cc:	4608      	mov	r0, r1
 80079ce:	bc10      	pop	{r4}
 80079d0:	4770      	bx	lr

080079d2 <__sfputs_r>:
 80079d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079d4:	4606      	mov	r6, r0
 80079d6:	460f      	mov	r7, r1
 80079d8:	4614      	mov	r4, r2
 80079da:	18d5      	adds	r5, r2, r3
 80079dc:	42ac      	cmp	r4, r5
 80079de:	d101      	bne.n	80079e4 <__sfputs_r+0x12>
 80079e0:	2000      	movs	r0, #0
 80079e2:	e007      	b.n	80079f4 <__sfputs_r+0x22>
 80079e4:	463a      	mov	r2, r7
 80079e6:	4630      	mov	r0, r6
 80079e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ec:	f7ff ffdc 	bl	80079a8 <__sfputc_r>
 80079f0:	1c43      	adds	r3, r0, #1
 80079f2:	d1f3      	bne.n	80079dc <__sfputs_r+0xa>
 80079f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080079f8 <_vfiprintf_r>:
 80079f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079fc:	460d      	mov	r5, r1
 80079fe:	4614      	mov	r4, r2
 8007a00:	4698      	mov	r8, r3
 8007a02:	4606      	mov	r6, r0
 8007a04:	b09d      	sub	sp, #116	@ 0x74
 8007a06:	b118      	cbz	r0, 8007a10 <_vfiprintf_r+0x18>
 8007a08:	6a03      	ldr	r3, [r0, #32]
 8007a0a:	b90b      	cbnz	r3, 8007a10 <_vfiprintf_r+0x18>
 8007a0c:	f7fc ffda 	bl	80049c4 <__sinit>
 8007a10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a12:	07d9      	lsls	r1, r3, #31
 8007a14:	d405      	bmi.n	8007a22 <_vfiprintf_r+0x2a>
 8007a16:	89ab      	ldrh	r3, [r5, #12]
 8007a18:	059a      	lsls	r2, r3, #22
 8007a1a:	d402      	bmi.n	8007a22 <_vfiprintf_r+0x2a>
 8007a1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a1e:	f7fd fa18 	bl	8004e52 <__retarget_lock_acquire_recursive>
 8007a22:	89ab      	ldrh	r3, [r5, #12]
 8007a24:	071b      	lsls	r3, r3, #28
 8007a26:	d501      	bpl.n	8007a2c <_vfiprintf_r+0x34>
 8007a28:	692b      	ldr	r3, [r5, #16]
 8007a2a:	b99b      	cbnz	r3, 8007a54 <_vfiprintf_r+0x5c>
 8007a2c:	4629      	mov	r1, r5
 8007a2e:	4630      	mov	r0, r6
 8007a30:	f7fd f93c 	bl	8004cac <__swsetup_r>
 8007a34:	b170      	cbz	r0, 8007a54 <_vfiprintf_r+0x5c>
 8007a36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a38:	07dc      	lsls	r4, r3, #31
 8007a3a:	d504      	bpl.n	8007a46 <_vfiprintf_r+0x4e>
 8007a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a40:	b01d      	add	sp, #116	@ 0x74
 8007a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a46:	89ab      	ldrh	r3, [r5, #12]
 8007a48:	0598      	lsls	r0, r3, #22
 8007a4a:	d4f7      	bmi.n	8007a3c <_vfiprintf_r+0x44>
 8007a4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a4e:	f7fd fa01 	bl	8004e54 <__retarget_lock_release_recursive>
 8007a52:	e7f3      	b.n	8007a3c <_vfiprintf_r+0x44>
 8007a54:	2300      	movs	r3, #0
 8007a56:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a58:	2320      	movs	r3, #32
 8007a5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a5e:	2330      	movs	r3, #48	@ 0x30
 8007a60:	f04f 0901 	mov.w	r9, #1
 8007a64:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a68:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007c14 <_vfiprintf_r+0x21c>
 8007a6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a70:	4623      	mov	r3, r4
 8007a72:	469a      	mov	sl, r3
 8007a74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a78:	b10a      	cbz	r2, 8007a7e <_vfiprintf_r+0x86>
 8007a7a:	2a25      	cmp	r2, #37	@ 0x25
 8007a7c:	d1f9      	bne.n	8007a72 <_vfiprintf_r+0x7a>
 8007a7e:	ebba 0b04 	subs.w	fp, sl, r4
 8007a82:	d00b      	beq.n	8007a9c <_vfiprintf_r+0xa4>
 8007a84:	465b      	mov	r3, fp
 8007a86:	4622      	mov	r2, r4
 8007a88:	4629      	mov	r1, r5
 8007a8a:	4630      	mov	r0, r6
 8007a8c:	f7ff ffa1 	bl	80079d2 <__sfputs_r>
 8007a90:	3001      	adds	r0, #1
 8007a92:	f000 80a7 	beq.w	8007be4 <_vfiprintf_r+0x1ec>
 8007a96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a98:	445a      	add	r2, fp
 8007a9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a9c:	f89a 3000 	ldrb.w	r3, [sl]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	f000 809f 	beq.w	8007be4 <_vfiprintf_r+0x1ec>
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8007aac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ab0:	f10a 0a01 	add.w	sl, sl, #1
 8007ab4:	9304      	str	r3, [sp, #16]
 8007ab6:	9307      	str	r3, [sp, #28]
 8007ab8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007abc:	931a      	str	r3, [sp, #104]	@ 0x68
 8007abe:	4654      	mov	r4, sl
 8007ac0:	2205      	movs	r2, #5
 8007ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ac6:	4853      	ldr	r0, [pc, #332]	@ (8007c14 <_vfiprintf_r+0x21c>)
 8007ac8:	f7fd f9c5 	bl	8004e56 <memchr>
 8007acc:	9a04      	ldr	r2, [sp, #16]
 8007ace:	b9d8      	cbnz	r0, 8007b08 <_vfiprintf_r+0x110>
 8007ad0:	06d1      	lsls	r1, r2, #27
 8007ad2:	bf44      	itt	mi
 8007ad4:	2320      	movmi	r3, #32
 8007ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ada:	0713      	lsls	r3, r2, #28
 8007adc:	bf44      	itt	mi
 8007ade:	232b      	movmi	r3, #43	@ 0x2b
 8007ae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ae8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007aea:	d015      	beq.n	8007b18 <_vfiprintf_r+0x120>
 8007aec:	4654      	mov	r4, sl
 8007aee:	2000      	movs	r0, #0
 8007af0:	f04f 0c0a 	mov.w	ip, #10
 8007af4:	9a07      	ldr	r2, [sp, #28]
 8007af6:	4621      	mov	r1, r4
 8007af8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007afc:	3b30      	subs	r3, #48	@ 0x30
 8007afe:	2b09      	cmp	r3, #9
 8007b00:	d94b      	bls.n	8007b9a <_vfiprintf_r+0x1a2>
 8007b02:	b1b0      	cbz	r0, 8007b32 <_vfiprintf_r+0x13a>
 8007b04:	9207      	str	r2, [sp, #28]
 8007b06:	e014      	b.n	8007b32 <_vfiprintf_r+0x13a>
 8007b08:	eba0 0308 	sub.w	r3, r0, r8
 8007b0c:	fa09 f303 	lsl.w	r3, r9, r3
 8007b10:	4313      	orrs	r3, r2
 8007b12:	46a2      	mov	sl, r4
 8007b14:	9304      	str	r3, [sp, #16]
 8007b16:	e7d2      	b.n	8007abe <_vfiprintf_r+0xc6>
 8007b18:	9b03      	ldr	r3, [sp, #12]
 8007b1a:	1d19      	adds	r1, r3, #4
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	9103      	str	r1, [sp, #12]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	bfbb      	ittet	lt
 8007b24:	425b      	neglt	r3, r3
 8007b26:	f042 0202 	orrlt.w	r2, r2, #2
 8007b2a:	9307      	strge	r3, [sp, #28]
 8007b2c:	9307      	strlt	r3, [sp, #28]
 8007b2e:	bfb8      	it	lt
 8007b30:	9204      	strlt	r2, [sp, #16]
 8007b32:	7823      	ldrb	r3, [r4, #0]
 8007b34:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b36:	d10a      	bne.n	8007b4e <_vfiprintf_r+0x156>
 8007b38:	7863      	ldrb	r3, [r4, #1]
 8007b3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b3c:	d132      	bne.n	8007ba4 <_vfiprintf_r+0x1ac>
 8007b3e:	9b03      	ldr	r3, [sp, #12]
 8007b40:	3402      	adds	r4, #2
 8007b42:	1d1a      	adds	r2, r3, #4
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	9203      	str	r2, [sp, #12]
 8007b48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b4c:	9305      	str	r3, [sp, #20]
 8007b4e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007c18 <_vfiprintf_r+0x220>
 8007b52:	2203      	movs	r2, #3
 8007b54:	4650      	mov	r0, sl
 8007b56:	7821      	ldrb	r1, [r4, #0]
 8007b58:	f7fd f97d 	bl	8004e56 <memchr>
 8007b5c:	b138      	cbz	r0, 8007b6e <_vfiprintf_r+0x176>
 8007b5e:	2240      	movs	r2, #64	@ 0x40
 8007b60:	9b04      	ldr	r3, [sp, #16]
 8007b62:	eba0 000a 	sub.w	r0, r0, sl
 8007b66:	4082      	lsls	r2, r0
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	3401      	adds	r4, #1
 8007b6c:	9304      	str	r3, [sp, #16]
 8007b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b72:	2206      	movs	r2, #6
 8007b74:	4829      	ldr	r0, [pc, #164]	@ (8007c1c <_vfiprintf_r+0x224>)
 8007b76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b7a:	f7fd f96c 	bl	8004e56 <memchr>
 8007b7e:	2800      	cmp	r0, #0
 8007b80:	d03f      	beq.n	8007c02 <_vfiprintf_r+0x20a>
 8007b82:	4b27      	ldr	r3, [pc, #156]	@ (8007c20 <_vfiprintf_r+0x228>)
 8007b84:	bb1b      	cbnz	r3, 8007bce <_vfiprintf_r+0x1d6>
 8007b86:	9b03      	ldr	r3, [sp, #12]
 8007b88:	3307      	adds	r3, #7
 8007b8a:	f023 0307 	bic.w	r3, r3, #7
 8007b8e:	3308      	adds	r3, #8
 8007b90:	9303      	str	r3, [sp, #12]
 8007b92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b94:	443b      	add	r3, r7
 8007b96:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b98:	e76a      	b.n	8007a70 <_vfiprintf_r+0x78>
 8007b9a:	460c      	mov	r4, r1
 8007b9c:	2001      	movs	r0, #1
 8007b9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ba2:	e7a8      	b.n	8007af6 <_vfiprintf_r+0xfe>
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	f04f 0c0a 	mov.w	ip, #10
 8007baa:	4619      	mov	r1, r3
 8007bac:	3401      	adds	r4, #1
 8007bae:	9305      	str	r3, [sp, #20]
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bb6:	3a30      	subs	r2, #48	@ 0x30
 8007bb8:	2a09      	cmp	r2, #9
 8007bba:	d903      	bls.n	8007bc4 <_vfiprintf_r+0x1cc>
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d0c6      	beq.n	8007b4e <_vfiprintf_r+0x156>
 8007bc0:	9105      	str	r1, [sp, #20]
 8007bc2:	e7c4      	b.n	8007b4e <_vfiprintf_r+0x156>
 8007bc4:	4604      	mov	r4, r0
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bcc:	e7f0      	b.n	8007bb0 <_vfiprintf_r+0x1b8>
 8007bce:	ab03      	add	r3, sp, #12
 8007bd0:	9300      	str	r3, [sp, #0]
 8007bd2:	462a      	mov	r2, r5
 8007bd4:	4630      	mov	r0, r6
 8007bd6:	4b13      	ldr	r3, [pc, #76]	@ (8007c24 <_vfiprintf_r+0x22c>)
 8007bd8:	a904      	add	r1, sp, #16
 8007bda:	f7fc f899 	bl	8003d10 <_printf_float>
 8007bde:	4607      	mov	r7, r0
 8007be0:	1c78      	adds	r0, r7, #1
 8007be2:	d1d6      	bne.n	8007b92 <_vfiprintf_r+0x19a>
 8007be4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007be6:	07d9      	lsls	r1, r3, #31
 8007be8:	d405      	bmi.n	8007bf6 <_vfiprintf_r+0x1fe>
 8007bea:	89ab      	ldrh	r3, [r5, #12]
 8007bec:	059a      	lsls	r2, r3, #22
 8007bee:	d402      	bmi.n	8007bf6 <_vfiprintf_r+0x1fe>
 8007bf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007bf2:	f7fd f92f 	bl	8004e54 <__retarget_lock_release_recursive>
 8007bf6:	89ab      	ldrh	r3, [r5, #12]
 8007bf8:	065b      	lsls	r3, r3, #25
 8007bfa:	f53f af1f 	bmi.w	8007a3c <_vfiprintf_r+0x44>
 8007bfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c00:	e71e      	b.n	8007a40 <_vfiprintf_r+0x48>
 8007c02:	ab03      	add	r3, sp, #12
 8007c04:	9300      	str	r3, [sp, #0]
 8007c06:	462a      	mov	r2, r5
 8007c08:	4630      	mov	r0, r6
 8007c0a:	4b06      	ldr	r3, [pc, #24]	@ (8007c24 <_vfiprintf_r+0x22c>)
 8007c0c:	a904      	add	r1, sp, #16
 8007c0e:	f7fc fb1d 	bl	800424c <_printf_i>
 8007c12:	e7e4      	b.n	8007bde <_vfiprintf_r+0x1e6>
 8007c14:	0800aa51 	.word	0x0800aa51
 8007c18:	0800aa57 	.word	0x0800aa57
 8007c1c:	0800aa5b 	.word	0x0800aa5b
 8007c20:	08003d11 	.word	0x08003d11
 8007c24:	080079d3 	.word	0x080079d3

08007c28 <_scanf_chars>:
 8007c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c2c:	4615      	mov	r5, r2
 8007c2e:	688a      	ldr	r2, [r1, #8]
 8007c30:	4680      	mov	r8, r0
 8007c32:	460c      	mov	r4, r1
 8007c34:	b932      	cbnz	r2, 8007c44 <_scanf_chars+0x1c>
 8007c36:	698a      	ldr	r2, [r1, #24]
 8007c38:	2a00      	cmp	r2, #0
 8007c3a:	bf14      	ite	ne
 8007c3c:	f04f 32ff 	movne.w	r2, #4294967295
 8007c40:	2201      	moveq	r2, #1
 8007c42:	608a      	str	r2, [r1, #8]
 8007c44:	2700      	movs	r7, #0
 8007c46:	6822      	ldr	r2, [r4, #0]
 8007c48:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8007cd8 <_scanf_chars+0xb0>
 8007c4c:	06d1      	lsls	r1, r2, #27
 8007c4e:	bf5f      	itttt	pl
 8007c50:	681a      	ldrpl	r2, [r3, #0]
 8007c52:	1d11      	addpl	r1, r2, #4
 8007c54:	6019      	strpl	r1, [r3, #0]
 8007c56:	6816      	ldrpl	r6, [r2, #0]
 8007c58:	69a0      	ldr	r0, [r4, #24]
 8007c5a:	b188      	cbz	r0, 8007c80 <_scanf_chars+0x58>
 8007c5c:	2801      	cmp	r0, #1
 8007c5e:	d107      	bne.n	8007c70 <_scanf_chars+0x48>
 8007c60:	682b      	ldr	r3, [r5, #0]
 8007c62:	781a      	ldrb	r2, [r3, #0]
 8007c64:	6963      	ldr	r3, [r4, #20]
 8007c66:	5c9b      	ldrb	r3, [r3, r2]
 8007c68:	b953      	cbnz	r3, 8007c80 <_scanf_chars+0x58>
 8007c6a:	2f00      	cmp	r7, #0
 8007c6c:	d031      	beq.n	8007cd2 <_scanf_chars+0xaa>
 8007c6e:	e022      	b.n	8007cb6 <_scanf_chars+0x8e>
 8007c70:	2802      	cmp	r0, #2
 8007c72:	d120      	bne.n	8007cb6 <_scanf_chars+0x8e>
 8007c74:	682b      	ldr	r3, [r5, #0]
 8007c76:	781b      	ldrb	r3, [r3, #0]
 8007c78:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007c7c:	071b      	lsls	r3, r3, #28
 8007c7e:	d41a      	bmi.n	8007cb6 <_scanf_chars+0x8e>
 8007c80:	6823      	ldr	r3, [r4, #0]
 8007c82:	3701      	adds	r7, #1
 8007c84:	06da      	lsls	r2, r3, #27
 8007c86:	bf5e      	ittt	pl
 8007c88:	682b      	ldrpl	r3, [r5, #0]
 8007c8a:	781b      	ldrbpl	r3, [r3, #0]
 8007c8c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007c90:	682a      	ldr	r2, [r5, #0]
 8007c92:	686b      	ldr	r3, [r5, #4]
 8007c94:	3201      	adds	r2, #1
 8007c96:	602a      	str	r2, [r5, #0]
 8007c98:	68a2      	ldr	r2, [r4, #8]
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	3a01      	subs	r2, #1
 8007c9e:	606b      	str	r3, [r5, #4]
 8007ca0:	60a2      	str	r2, [r4, #8]
 8007ca2:	b142      	cbz	r2, 8007cb6 <_scanf_chars+0x8e>
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	dcd7      	bgt.n	8007c58 <_scanf_chars+0x30>
 8007ca8:	4629      	mov	r1, r5
 8007caa:	4640      	mov	r0, r8
 8007cac:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007cb0:	4798      	blx	r3
 8007cb2:	2800      	cmp	r0, #0
 8007cb4:	d0d0      	beq.n	8007c58 <_scanf_chars+0x30>
 8007cb6:	6823      	ldr	r3, [r4, #0]
 8007cb8:	f013 0310 	ands.w	r3, r3, #16
 8007cbc:	d105      	bne.n	8007cca <_scanf_chars+0xa2>
 8007cbe:	68e2      	ldr	r2, [r4, #12]
 8007cc0:	3201      	adds	r2, #1
 8007cc2:	60e2      	str	r2, [r4, #12]
 8007cc4:	69a2      	ldr	r2, [r4, #24]
 8007cc6:	b102      	cbz	r2, 8007cca <_scanf_chars+0xa2>
 8007cc8:	7033      	strb	r3, [r6, #0]
 8007cca:	2000      	movs	r0, #0
 8007ccc:	6923      	ldr	r3, [r4, #16]
 8007cce:	443b      	add	r3, r7
 8007cd0:	6123      	str	r3, [r4, #16]
 8007cd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cd6:	bf00      	nop
 8007cd8:	0800a951 	.word	0x0800a951

08007cdc <_scanf_i>:
 8007cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce0:	460c      	mov	r4, r1
 8007ce2:	4698      	mov	r8, r3
 8007ce4:	4b72      	ldr	r3, [pc, #456]	@ (8007eb0 <_scanf_i+0x1d4>)
 8007ce6:	b087      	sub	sp, #28
 8007ce8:	4682      	mov	sl, r0
 8007cea:	4616      	mov	r6, r2
 8007cec:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007cf0:	ab03      	add	r3, sp, #12
 8007cf2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007cf6:	4b6f      	ldr	r3, [pc, #444]	@ (8007eb4 <_scanf_i+0x1d8>)
 8007cf8:	69a1      	ldr	r1, [r4, #24]
 8007cfa:	4a6f      	ldr	r2, [pc, #444]	@ (8007eb8 <_scanf_i+0x1dc>)
 8007cfc:	4627      	mov	r7, r4
 8007cfe:	2903      	cmp	r1, #3
 8007d00:	bf08      	it	eq
 8007d02:	461a      	moveq	r2, r3
 8007d04:	68a3      	ldr	r3, [r4, #8]
 8007d06:	9201      	str	r2, [sp, #4]
 8007d08:	1e5a      	subs	r2, r3, #1
 8007d0a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007d0e:	bf81      	itttt	hi
 8007d10:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007d14:	eb03 0905 	addhi.w	r9, r3, r5
 8007d18:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007d1c:	60a3      	strhi	r3, [r4, #8]
 8007d1e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007d22:	bf98      	it	ls
 8007d24:	f04f 0900 	movls.w	r9, #0
 8007d28:	463d      	mov	r5, r7
 8007d2a:	f04f 0b00 	mov.w	fp, #0
 8007d2e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8007d32:	6023      	str	r3, [r4, #0]
 8007d34:	6831      	ldr	r1, [r6, #0]
 8007d36:	ab03      	add	r3, sp, #12
 8007d38:	2202      	movs	r2, #2
 8007d3a:	7809      	ldrb	r1, [r1, #0]
 8007d3c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007d40:	f7fd f889 	bl	8004e56 <memchr>
 8007d44:	b328      	cbz	r0, 8007d92 <_scanf_i+0xb6>
 8007d46:	f1bb 0f01 	cmp.w	fp, #1
 8007d4a:	d159      	bne.n	8007e00 <_scanf_i+0x124>
 8007d4c:	6862      	ldr	r2, [r4, #4]
 8007d4e:	b92a      	cbnz	r2, 8007d5c <_scanf_i+0x80>
 8007d50:	2108      	movs	r1, #8
 8007d52:	6822      	ldr	r2, [r4, #0]
 8007d54:	6061      	str	r1, [r4, #4]
 8007d56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d5a:	6022      	str	r2, [r4, #0]
 8007d5c:	6822      	ldr	r2, [r4, #0]
 8007d5e:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8007d62:	6022      	str	r2, [r4, #0]
 8007d64:	68a2      	ldr	r2, [r4, #8]
 8007d66:	1e51      	subs	r1, r2, #1
 8007d68:	60a1      	str	r1, [r4, #8]
 8007d6a:	b192      	cbz	r2, 8007d92 <_scanf_i+0xb6>
 8007d6c:	6832      	ldr	r2, [r6, #0]
 8007d6e:	1c51      	adds	r1, r2, #1
 8007d70:	6031      	str	r1, [r6, #0]
 8007d72:	7812      	ldrb	r2, [r2, #0]
 8007d74:	f805 2b01 	strb.w	r2, [r5], #1
 8007d78:	6872      	ldr	r2, [r6, #4]
 8007d7a:	3a01      	subs	r2, #1
 8007d7c:	2a00      	cmp	r2, #0
 8007d7e:	6072      	str	r2, [r6, #4]
 8007d80:	dc07      	bgt.n	8007d92 <_scanf_i+0xb6>
 8007d82:	4631      	mov	r1, r6
 8007d84:	4650      	mov	r0, sl
 8007d86:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8007d8a:	4790      	blx	r2
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	f040 8085 	bne.w	8007e9c <_scanf_i+0x1c0>
 8007d92:	f10b 0b01 	add.w	fp, fp, #1
 8007d96:	f1bb 0f03 	cmp.w	fp, #3
 8007d9a:	d1cb      	bne.n	8007d34 <_scanf_i+0x58>
 8007d9c:	6863      	ldr	r3, [r4, #4]
 8007d9e:	b90b      	cbnz	r3, 8007da4 <_scanf_i+0xc8>
 8007da0:	230a      	movs	r3, #10
 8007da2:	6063      	str	r3, [r4, #4]
 8007da4:	6863      	ldr	r3, [r4, #4]
 8007da6:	4945      	ldr	r1, [pc, #276]	@ (8007ebc <_scanf_i+0x1e0>)
 8007da8:	6960      	ldr	r0, [r4, #20]
 8007daa:	1ac9      	subs	r1, r1, r3
 8007dac:	f000 f991 	bl	80080d2 <__sccl>
 8007db0:	f04f 0b00 	mov.w	fp, #0
 8007db4:	68a3      	ldr	r3, [r4, #8]
 8007db6:	6822      	ldr	r2, [r4, #0]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d03d      	beq.n	8007e38 <_scanf_i+0x15c>
 8007dbc:	6831      	ldr	r1, [r6, #0]
 8007dbe:	6960      	ldr	r0, [r4, #20]
 8007dc0:	f891 c000 	ldrb.w	ip, [r1]
 8007dc4:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007dc8:	2800      	cmp	r0, #0
 8007dca:	d035      	beq.n	8007e38 <_scanf_i+0x15c>
 8007dcc:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8007dd0:	d124      	bne.n	8007e1c <_scanf_i+0x140>
 8007dd2:	0510      	lsls	r0, r2, #20
 8007dd4:	d522      	bpl.n	8007e1c <_scanf_i+0x140>
 8007dd6:	f10b 0b01 	add.w	fp, fp, #1
 8007dda:	f1b9 0f00 	cmp.w	r9, #0
 8007dde:	d003      	beq.n	8007de8 <_scanf_i+0x10c>
 8007de0:	3301      	adds	r3, #1
 8007de2:	f109 39ff 	add.w	r9, r9, #4294967295
 8007de6:	60a3      	str	r3, [r4, #8]
 8007de8:	6873      	ldr	r3, [r6, #4]
 8007dea:	3b01      	subs	r3, #1
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	6073      	str	r3, [r6, #4]
 8007df0:	dd1b      	ble.n	8007e2a <_scanf_i+0x14e>
 8007df2:	6833      	ldr	r3, [r6, #0]
 8007df4:	3301      	adds	r3, #1
 8007df6:	6033      	str	r3, [r6, #0]
 8007df8:	68a3      	ldr	r3, [r4, #8]
 8007dfa:	3b01      	subs	r3, #1
 8007dfc:	60a3      	str	r3, [r4, #8]
 8007dfe:	e7d9      	b.n	8007db4 <_scanf_i+0xd8>
 8007e00:	f1bb 0f02 	cmp.w	fp, #2
 8007e04:	d1ae      	bne.n	8007d64 <_scanf_i+0x88>
 8007e06:	6822      	ldr	r2, [r4, #0]
 8007e08:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007e0c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007e10:	d1bf      	bne.n	8007d92 <_scanf_i+0xb6>
 8007e12:	2110      	movs	r1, #16
 8007e14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e18:	6061      	str	r1, [r4, #4]
 8007e1a:	e7a2      	b.n	8007d62 <_scanf_i+0x86>
 8007e1c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8007e20:	6022      	str	r2, [r4, #0]
 8007e22:	780b      	ldrb	r3, [r1, #0]
 8007e24:	f805 3b01 	strb.w	r3, [r5], #1
 8007e28:	e7de      	b.n	8007de8 <_scanf_i+0x10c>
 8007e2a:	4631      	mov	r1, r6
 8007e2c:	4650      	mov	r0, sl
 8007e2e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007e32:	4798      	blx	r3
 8007e34:	2800      	cmp	r0, #0
 8007e36:	d0df      	beq.n	8007df8 <_scanf_i+0x11c>
 8007e38:	6823      	ldr	r3, [r4, #0]
 8007e3a:	05d9      	lsls	r1, r3, #23
 8007e3c:	d50d      	bpl.n	8007e5a <_scanf_i+0x17e>
 8007e3e:	42bd      	cmp	r5, r7
 8007e40:	d909      	bls.n	8007e56 <_scanf_i+0x17a>
 8007e42:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007e46:	4632      	mov	r2, r6
 8007e48:	4650      	mov	r0, sl
 8007e4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007e4e:	f105 39ff 	add.w	r9, r5, #4294967295
 8007e52:	4798      	blx	r3
 8007e54:	464d      	mov	r5, r9
 8007e56:	42bd      	cmp	r5, r7
 8007e58:	d028      	beq.n	8007eac <_scanf_i+0x1d0>
 8007e5a:	6822      	ldr	r2, [r4, #0]
 8007e5c:	f012 0210 	ands.w	r2, r2, #16
 8007e60:	d113      	bne.n	8007e8a <_scanf_i+0x1ae>
 8007e62:	702a      	strb	r2, [r5, #0]
 8007e64:	4639      	mov	r1, r7
 8007e66:	6863      	ldr	r3, [r4, #4]
 8007e68:	4650      	mov	r0, sl
 8007e6a:	9e01      	ldr	r6, [sp, #4]
 8007e6c:	47b0      	blx	r6
 8007e6e:	f8d8 3000 	ldr.w	r3, [r8]
 8007e72:	6821      	ldr	r1, [r4, #0]
 8007e74:	1d1a      	adds	r2, r3, #4
 8007e76:	f8c8 2000 	str.w	r2, [r8]
 8007e7a:	f011 0f20 	tst.w	r1, #32
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	d00f      	beq.n	8007ea2 <_scanf_i+0x1c6>
 8007e82:	6018      	str	r0, [r3, #0]
 8007e84:	68e3      	ldr	r3, [r4, #12]
 8007e86:	3301      	adds	r3, #1
 8007e88:	60e3      	str	r3, [r4, #12]
 8007e8a:	2000      	movs	r0, #0
 8007e8c:	6923      	ldr	r3, [r4, #16]
 8007e8e:	1bed      	subs	r5, r5, r7
 8007e90:	445d      	add	r5, fp
 8007e92:	442b      	add	r3, r5
 8007e94:	6123      	str	r3, [r4, #16]
 8007e96:	b007      	add	sp, #28
 8007e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9c:	f04f 0b00 	mov.w	fp, #0
 8007ea0:	e7ca      	b.n	8007e38 <_scanf_i+0x15c>
 8007ea2:	07ca      	lsls	r2, r1, #31
 8007ea4:	bf4c      	ite	mi
 8007ea6:	8018      	strhmi	r0, [r3, #0]
 8007ea8:	6018      	strpl	r0, [r3, #0]
 8007eaa:	e7eb      	b.n	8007e84 <_scanf_i+0x1a8>
 8007eac:	2001      	movs	r0, #1
 8007eae:	e7f2      	b.n	8007e96 <_scanf_i+0x1ba>
 8007eb0:	08008cc0 	.word	0x08008cc0
 8007eb4:	08007361 	.word	0x08007361
 8007eb8:	08008acd 	.word	0x08008acd
 8007ebc:	0800aa72 	.word	0x0800aa72

08007ec0 <__sflush_r>:
 8007ec0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec6:	0716      	lsls	r6, r2, #28
 8007ec8:	4605      	mov	r5, r0
 8007eca:	460c      	mov	r4, r1
 8007ecc:	d454      	bmi.n	8007f78 <__sflush_r+0xb8>
 8007ece:	684b      	ldr	r3, [r1, #4]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	dc02      	bgt.n	8007eda <__sflush_r+0x1a>
 8007ed4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	dd48      	ble.n	8007f6c <__sflush_r+0xac>
 8007eda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007edc:	2e00      	cmp	r6, #0
 8007ede:	d045      	beq.n	8007f6c <__sflush_r+0xac>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ee6:	682f      	ldr	r7, [r5, #0]
 8007ee8:	6a21      	ldr	r1, [r4, #32]
 8007eea:	602b      	str	r3, [r5, #0]
 8007eec:	d030      	beq.n	8007f50 <__sflush_r+0x90>
 8007eee:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ef0:	89a3      	ldrh	r3, [r4, #12]
 8007ef2:	0759      	lsls	r1, r3, #29
 8007ef4:	d505      	bpl.n	8007f02 <__sflush_r+0x42>
 8007ef6:	6863      	ldr	r3, [r4, #4]
 8007ef8:	1ad2      	subs	r2, r2, r3
 8007efa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007efc:	b10b      	cbz	r3, 8007f02 <__sflush_r+0x42>
 8007efe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f00:	1ad2      	subs	r2, r2, r3
 8007f02:	2300      	movs	r3, #0
 8007f04:	4628      	mov	r0, r5
 8007f06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f08:	6a21      	ldr	r1, [r4, #32]
 8007f0a:	47b0      	blx	r6
 8007f0c:	1c43      	adds	r3, r0, #1
 8007f0e:	89a3      	ldrh	r3, [r4, #12]
 8007f10:	d106      	bne.n	8007f20 <__sflush_r+0x60>
 8007f12:	6829      	ldr	r1, [r5, #0]
 8007f14:	291d      	cmp	r1, #29
 8007f16:	d82b      	bhi.n	8007f70 <__sflush_r+0xb0>
 8007f18:	4a28      	ldr	r2, [pc, #160]	@ (8007fbc <__sflush_r+0xfc>)
 8007f1a:	410a      	asrs	r2, r1
 8007f1c:	07d6      	lsls	r6, r2, #31
 8007f1e:	d427      	bmi.n	8007f70 <__sflush_r+0xb0>
 8007f20:	2200      	movs	r2, #0
 8007f22:	6062      	str	r2, [r4, #4]
 8007f24:	6922      	ldr	r2, [r4, #16]
 8007f26:	04d9      	lsls	r1, r3, #19
 8007f28:	6022      	str	r2, [r4, #0]
 8007f2a:	d504      	bpl.n	8007f36 <__sflush_r+0x76>
 8007f2c:	1c42      	adds	r2, r0, #1
 8007f2e:	d101      	bne.n	8007f34 <__sflush_r+0x74>
 8007f30:	682b      	ldr	r3, [r5, #0]
 8007f32:	b903      	cbnz	r3, 8007f36 <__sflush_r+0x76>
 8007f34:	6560      	str	r0, [r4, #84]	@ 0x54
 8007f36:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007f38:	602f      	str	r7, [r5, #0]
 8007f3a:	b1b9      	cbz	r1, 8007f6c <__sflush_r+0xac>
 8007f3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f40:	4299      	cmp	r1, r3
 8007f42:	d002      	beq.n	8007f4a <__sflush_r+0x8a>
 8007f44:	4628      	mov	r0, r5
 8007f46:	f7fd fdeb 	bl	8005b20 <_free_r>
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f4e:	e00d      	b.n	8007f6c <__sflush_r+0xac>
 8007f50:	2301      	movs	r3, #1
 8007f52:	4628      	mov	r0, r5
 8007f54:	47b0      	blx	r6
 8007f56:	4602      	mov	r2, r0
 8007f58:	1c50      	adds	r0, r2, #1
 8007f5a:	d1c9      	bne.n	8007ef0 <__sflush_r+0x30>
 8007f5c:	682b      	ldr	r3, [r5, #0]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d0c6      	beq.n	8007ef0 <__sflush_r+0x30>
 8007f62:	2b1d      	cmp	r3, #29
 8007f64:	d001      	beq.n	8007f6a <__sflush_r+0xaa>
 8007f66:	2b16      	cmp	r3, #22
 8007f68:	d11d      	bne.n	8007fa6 <__sflush_r+0xe6>
 8007f6a:	602f      	str	r7, [r5, #0]
 8007f6c:	2000      	movs	r0, #0
 8007f6e:	e021      	b.n	8007fb4 <__sflush_r+0xf4>
 8007f70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f74:	b21b      	sxth	r3, r3
 8007f76:	e01a      	b.n	8007fae <__sflush_r+0xee>
 8007f78:	690f      	ldr	r7, [r1, #16]
 8007f7a:	2f00      	cmp	r7, #0
 8007f7c:	d0f6      	beq.n	8007f6c <__sflush_r+0xac>
 8007f7e:	0793      	lsls	r3, r2, #30
 8007f80:	bf18      	it	ne
 8007f82:	2300      	movne	r3, #0
 8007f84:	680e      	ldr	r6, [r1, #0]
 8007f86:	bf08      	it	eq
 8007f88:	694b      	ldreq	r3, [r1, #20]
 8007f8a:	1bf6      	subs	r6, r6, r7
 8007f8c:	600f      	str	r7, [r1, #0]
 8007f8e:	608b      	str	r3, [r1, #8]
 8007f90:	2e00      	cmp	r6, #0
 8007f92:	ddeb      	ble.n	8007f6c <__sflush_r+0xac>
 8007f94:	4633      	mov	r3, r6
 8007f96:	463a      	mov	r2, r7
 8007f98:	4628      	mov	r0, r5
 8007f9a:	6a21      	ldr	r1, [r4, #32]
 8007f9c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007fa0:	47e0      	blx	ip
 8007fa2:	2800      	cmp	r0, #0
 8007fa4:	dc07      	bgt.n	8007fb6 <__sflush_r+0xf6>
 8007fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007faa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fae:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb2:	81a3      	strh	r3, [r4, #12]
 8007fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fb6:	4407      	add	r7, r0
 8007fb8:	1a36      	subs	r6, r6, r0
 8007fba:	e7e9      	b.n	8007f90 <__sflush_r+0xd0>
 8007fbc:	dfbffffe 	.word	0xdfbffffe

08007fc0 <_fflush_r>:
 8007fc0:	b538      	push	{r3, r4, r5, lr}
 8007fc2:	690b      	ldr	r3, [r1, #16]
 8007fc4:	4605      	mov	r5, r0
 8007fc6:	460c      	mov	r4, r1
 8007fc8:	b913      	cbnz	r3, 8007fd0 <_fflush_r+0x10>
 8007fca:	2500      	movs	r5, #0
 8007fcc:	4628      	mov	r0, r5
 8007fce:	bd38      	pop	{r3, r4, r5, pc}
 8007fd0:	b118      	cbz	r0, 8007fda <_fflush_r+0x1a>
 8007fd2:	6a03      	ldr	r3, [r0, #32]
 8007fd4:	b90b      	cbnz	r3, 8007fda <_fflush_r+0x1a>
 8007fd6:	f7fc fcf5 	bl	80049c4 <__sinit>
 8007fda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d0f3      	beq.n	8007fca <_fflush_r+0xa>
 8007fe2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007fe4:	07d0      	lsls	r0, r2, #31
 8007fe6:	d404      	bmi.n	8007ff2 <_fflush_r+0x32>
 8007fe8:	0599      	lsls	r1, r3, #22
 8007fea:	d402      	bmi.n	8007ff2 <_fflush_r+0x32>
 8007fec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007fee:	f7fc ff30 	bl	8004e52 <__retarget_lock_acquire_recursive>
 8007ff2:	4628      	mov	r0, r5
 8007ff4:	4621      	mov	r1, r4
 8007ff6:	f7ff ff63 	bl	8007ec0 <__sflush_r>
 8007ffa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ffc:	4605      	mov	r5, r0
 8007ffe:	07da      	lsls	r2, r3, #31
 8008000:	d4e4      	bmi.n	8007fcc <_fflush_r+0xc>
 8008002:	89a3      	ldrh	r3, [r4, #12]
 8008004:	059b      	lsls	r3, r3, #22
 8008006:	d4e1      	bmi.n	8007fcc <_fflush_r+0xc>
 8008008:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800800a:	f7fc ff23 	bl	8004e54 <__retarget_lock_release_recursive>
 800800e:	e7dd      	b.n	8007fcc <_fflush_r+0xc>

08008010 <__swhatbuf_r>:
 8008010:	b570      	push	{r4, r5, r6, lr}
 8008012:	460c      	mov	r4, r1
 8008014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008018:	4615      	mov	r5, r2
 800801a:	2900      	cmp	r1, #0
 800801c:	461e      	mov	r6, r3
 800801e:	b096      	sub	sp, #88	@ 0x58
 8008020:	da0c      	bge.n	800803c <__swhatbuf_r+0x2c>
 8008022:	89a3      	ldrh	r3, [r4, #12]
 8008024:	2100      	movs	r1, #0
 8008026:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800802a:	bf14      	ite	ne
 800802c:	2340      	movne	r3, #64	@ 0x40
 800802e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008032:	2000      	movs	r0, #0
 8008034:	6031      	str	r1, [r6, #0]
 8008036:	602b      	str	r3, [r5, #0]
 8008038:	b016      	add	sp, #88	@ 0x58
 800803a:	bd70      	pop	{r4, r5, r6, pc}
 800803c:	466a      	mov	r2, sp
 800803e:	f000 f8e5 	bl	800820c <_fstat_r>
 8008042:	2800      	cmp	r0, #0
 8008044:	dbed      	blt.n	8008022 <__swhatbuf_r+0x12>
 8008046:	9901      	ldr	r1, [sp, #4]
 8008048:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800804c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008050:	4259      	negs	r1, r3
 8008052:	4159      	adcs	r1, r3
 8008054:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008058:	e7eb      	b.n	8008032 <__swhatbuf_r+0x22>

0800805a <__smakebuf_r>:
 800805a:	898b      	ldrh	r3, [r1, #12]
 800805c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800805e:	079d      	lsls	r5, r3, #30
 8008060:	4606      	mov	r6, r0
 8008062:	460c      	mov	r4, r1
 8008064:	d507      	bpl.n	8008076 <__smakebuf_r+0x1c>
 8008066:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800806a:	6023      	str	r3, [r4, #0]
 800806c:	6123      	str	r3, [r4, #16]
 800806e:	2301      	movs	r3, #1
 8008070:	6163      	str	r3, [r4, #20]
 8008072:	b003      	add	sp, #12
 8008074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008076:	466a      	mov	r2, sp
 8008078:	ab01      	add	r3, sp, #4
 800807a:	f7ff ffc9 	bl	8008010 <__swhatbuf_r>
 800807e:	9f00      	ldr	r7, [sp, #0]
 8008080:	4605      	mov	r5, r0
 8008082:	4639      	mov	r1, r7
 8008084:	4630      	mov	r0, r6
 8008086:	f7fd fdbd 	bl	8005c04 <_malloc_r>
 800808a:	b948      	cbnz	r0, 80080a0 <__smakebuf_r+0x46>
 800808c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008090:	059a      	lsls	r2, r3, #22
 8008092:	d4ee      	bmi.n	8008072 <__smakebuf_r+0x18>
 8008094:	f023 0303 	bic.w	r3, r3, #3
 8008098:	f043 0302 	orr.w	r3, r3, #2
 800809c:	81a3      	strh	r3, [r4, #12]
 800809e:	e7e2      	b.n	8008066 <__smakebuf_r+0xc>
 80080a0:	89a3      	ldrh	r3, [r4, #12]
 80080a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80080a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080aa:	81a3      	strh	r3, [r4, #12]
 80080ac:	9b01      	ldr	r3, [sp, #4]
 80080ae:	6020      	str	r0, [r4, #0]
 80080b0:	b15b      	cbz	r3, 80080ca <__smakebuf_r+0x70>
 80080b2:	4630      	mov	r0, r6
 80080b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080b8:	f000 f8ba 	bl	8008230 <_isatty_r>
 80080bc:	b128      	cbz	r0, 80080ca <__smakebuf_r+0x70>
 80080be:	89a3      	ldrh	r3, [r4, #12]
 80080c0:	f023 0303 	bic.w	r3, r3, #3
 80080c4:	f043 0301 	orr.w	r3, r3, #1
 80080c8:	81a3      	strh	r3, [r4, #12]
 80080ca:	89a3      	ldrh	r3, [r4, #12]
 80080cc:	431d      	orrs	r5, r3
 80080ce:	81a5      	strh	r5, [r4, #12]
 80080d0:	e7cf      	b.n	8008072 <__smakebuf_r+0x18>

080080d2 <__sccl>:
 80080d2:	b570      	push	{r4, r5, r6, lr}
 80080d4:	780b      	ldrb	r3, [r1, #0]
 80080d6:	4604      	mov	r4, r0
 80080d8:	2b5e      	cmp	r3, #94	@ 0x5e
 80080da:	bf0b      	itete	eq
 80080dc:	784b      	ldrbeq	r3, [r1, #1]
 80080de:	1c4a      	addne	r2, r1, #1
 80080e0:	1c8a      	addeq	r2, r1, #2
 80080e2:	2100      	movne	r1, #0
 80080e4:	bf08      	it	eq
 80080e6:	2101      	moveq	r1, #1
 80080e8:	3801      	subs	r0, #1
 80080ea:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80080ee:	f800 1f01 	strb.w	r1, [r0, #1]!
 80080f2:	42a8      	cmp	r0, r5
 80080f4:	d1fb      	bne.n	80080ee <__sccl+0x1c>
 80080f6:	b90b      	cbnz	r3, 80080fc <__sccl+0x2a>
 80080f8:	1e50      	subs	r0, r2, #1
 80080fa:	bd70      	pop	{r4, r5, r6, pc}
 80080fc:	f081 0101 	eor.w	r1, r1, #1
 8008100:	4610      	mov	r0, r2
 8008102:	54e1      	strb	r1, [r4, r3]
 8008104:	4602      	mov	r2, r0
 8008106:	f812 5b01 	ldrb.w	r5, [r2], #1
 800810a:	2d2d      	cmp	r5, #45	@ 0x2d
 800810c:	d005      	beq.n	800811a <__sccl+0x48>
 800810e:	2d5d      	cmp	r5, #93	@ 0x5d
 8008110:	d016      	beq.n	8008140 <__sccl+0x6e>
 8008112:	2d00      	cmp	r5, #0
 8008114:	d0f1      	beq.n	80080fa <__sccl+0x28>
 8008116:	462b      	mov	r3, r5
 8008118:	e7f2      	b.n	8008100 <__sccl+0x2e>
 800811a:	7846      	ldrb	r6, [r0, #1]
 800811c:	2e5d      	cmp	r6, #93	@ 0x5d
 800811e:	d0fa      	beq.n	8008116 <__sccl+0x44>
 8008120:	42b3      	cmp	r3, r6
 8008122:	dcf8      	bgt.n	8008116 <__sccl+0x44>
 8008124:	461a      	mov	r2, r3
 8008126:	3002      	adds	r0, #2
 8008128:	3201      	adds	r2, #1
 800812a:	4296      	cmp	r6, r2
 800812c:	54a1      	strb	r1, [r4, r2]
 800812e:	dcfb      	bgt.n	8008128 <__sccl+0x56>
 8008130:	1af2      	subs	r2, r6, r3
 8008132:	3a01      	subs	r2, #1
 8008134:	42b3      	cmp	r3, r6
 8008136:	bfa8      	it	ge
 8008138:	2200      	movge	r2, #0
 800813a:	1c5d      	adds	r5, r3, #1
 800813c:	18ab      	adds	r3, r5, r2
 800813e:	e7e1      	b.n	8008104 <__sccl+0x32>
 8008140:	4610      	mov	r0, r2
 8008142:	e7da      	b.n	80080fa <__sccl+0x28>

08008144 <__submore>:
 8008144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008148:	460c      	mov	r4, r1
 800814a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800814c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008150:	4299      	cmp	r1, r3
 8008152:	d11b      	bne.n	800818c <__submore+0x48>
 8008154:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008158:	f7fd fd54 	bl	8005c04 <_malloc_r>
 800815c:	b918      	cbnz	r0, 8008166 <__submore+0x22>
 800815e:	f04f 30ff 	mov.w	r0, #4294967295
 8008162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008166:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800816a:	63a3      	str	r3, [r4, #56]	@ 0x38
 800816c:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008170:	6360      	str	r0, [r4, #52]	@ 0x34
 8008172:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008176:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800817a:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800817e:	7043      	strb	r3, [r0, #1]
 8008180:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008184:	7003      	strb	r3, [r0, #0]
 8008186:	6020      	str	r0, [r4, #0]
 8008188:	2000      	movs	r0, #0
 800818a:	e7ea      	b.n	8008162 <__submore+0x1e>
 800818c:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800818e:	0077      	lsls	r7, r6, #1
 8008190:	463a      	mov	r2, r7
 8008192:	f000 fbfe 	bl	8008992 <_realloc_r>
 8008196:	4605      	mov	r5, r0
 8008198:	2800      	cmp	r0, #0
 800819a:	d0e0      	beq.n	800815e <__submore+0x1a>
 800819c:	eb00 0806 	add.w	r8, r0, r6
 80081a0:	4601      	mov	r1, r0
 80081a2:	4632      	mov	r2, r6
 80081a4:	4640      	mov	r0, r8
 80081a6:	f000 f863 	bl	8008270 <memcpy>
 80081aa:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80081ae:	f8c4 8000 	str.w	r8, [r4]
 80081b2:	e7e9      	b.n	8008188 <__submore+0x44>

080081b4 <memmove>:
 80081b4:	4288      	cmp	r0, r1
 80081b6:	b510      	push	{r4, lr}
 80081b8:	eb01 0402 	add.w	r4, r1, r2
 80081bc:	d902      	bls.n	80081c4 <memmove+0x10>
 80081be:	4284      	cmp	r4, r0
 80081c0:	4623      	mov	r3, r4
 80081c2:	d807      	bhi.n	80081d4 <memmove+0x20>
 80081c4:	1e43      	subs	r3, r0, #1
 80081c6:	42a1      	cmp	r1, r4
 80081c8:	d008      	beq.n	80081dc <memmove+0x28>
 80081ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80081d2:	e7f8      	b.n	80081c6 <memmove+0x12>
 80081d4:	4601      	mov	r1, r0
 80081d6:	4402      	add	r2, r0
 80081d8:	428a      	cmp	r2, r1
 80081da:	d100      	bne.n	80081de <memmove+0x2a>
 80081dc:	bd10      	pop	{r4, pc}
 80081de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081e6:	e7f7      	b.n	80081d8 <memmove+0x24>

080081e8 <strncmp>:
 80081e8:	b510      	push	{r4, lr}
 80081ea:	b16a      	cbz	r2, 8008208 <strncmp+0x20>
 80081ec:	3901      	subs	r1, #1
 80081ee:	1884      	adds	r4, r0, r2
 80081f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081f4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d103      	bne.n	8008204 <strncmp+0x1c>
 80081fc:	42a0      	cmp	r0, r4
 80081fe:	d001      	beq.n	8008204 <strncmp+0x1c>
 8008200:	2a00      	cmp	r2, #0
 8008202:	d1f5      	bne.n	80081f0 <strncmp+0x8>
 8008204:	1ad0      	subs	r0, r2, r3
 8008206:	bd10      	pop	{r4, pc}
 8008208:	4610      	mov	r0, r2
 800820a:	e7fc      	b.n	8008206 <strncmp+0x1e>

0800820c <_fstat_r>:
 800820c:	b538      	push	{r3, r4, r5, lr}
 800820e:	2300      	movs	r3, #0
 8008210:	4d06      	ldr	r5, [pc, #24]	@ (800822c <_fstat_r+0x20>)
 8008212:	4604      	mov	r4, r0
 8008214:	4608      	mov	r0, r1
 8008216:	4611      	mov	r1, r2
 8008218:	602b      	str	r3, [r5, #0]
 800821a:	f7f9 fbf1 	bl	8001a00 <_fstat>
 800821e:	1c43      	adds	r3, r0, #1
 8008220:	d102      	bne.n	8008228 <_fstat_r+0x1c>
 8008222:	682b      	ldr	r3, [r5, #0]
 8008224:	b103      	cbz	r3, 8008228 <_fstat_r+0x1c>
 8008226:	6023      	str	r3, [r4, #0]
 8008228:	bd38      	pop	{r3, r4, r5, pc}
 800822a:	bf00      	nop
 800822c:	2000096c 	.word	0x2000096c

08008230 <_isatty_r>:
 8008230:	b538      	push	{r3, r4, r5, lr}
 8008232:	2300      	movs	r3, #0
 8008234:	4d05      	ldr	r5, [pc, #20]	@ (800824c <_isatty_r+0x1c>)
 8008236:	4604      	mov	r4, r0
 8008238:	4608      	mov	r0, r1
 800823a:	602b      	str	r3, [r5, #0]
 800823c:	f7f9 fbef 	bl	8001a1e <_isatty>
 8008240:	1c43      	adds	r3, r0, #1
 8008242:	d102      	bne.n	800824a <_isatty_r+0x1a>
 8008244:	682b      	ldr	r3, [r5, #0]
 8008246:	b103      	cbz	r3, 800824a <_isatty_r+0x1a>
 8008248:	6023      	str	r3, [r4, #0]
 800824a:	bd38      	pop	{r3, r4, r5, pc}
 800824c:	2000096c 	.word	0x2000096c

08008250 <_sbrk_r>:
 8008250:	b538      	push	{r3, r4, r5, lr}
 8008252:	2300      	movs	r3, #0
 8008254:	4d05      	ldr	r5, [pc, #20]	@ (800826c <_sbrk_r+0x1c>)
 8008256:	4604      	mov	r4, r0
 8008258:	4608      	mov	r0, r1
 800825a:	602b      	str	r3, [r5, #0]
 800825c:	f7f9 fbf6 	bl	8001a4c <_sbrk>
 8008260:	1c43      	adds	r3, r0, #1
 8008262:	d102      	bne.n	800826a <_sbrk_r+0x1a>
 8008264:	682b      	ldr	r3, [r5, #0]
 8008266:	b103      	cbz	r3, 800826a <_sbrk_r+0x1a>
 8008268:	6023      	str	r3, [r4, #0]
 800826a:	bd38      	pop	{r3, r4, r5, pc}
 800826c:	2000096c 	.word	0x2000096c

08008270 <memcpy>:
 8008270:	440a      	add	r2, r1
 8008272:	4291      	cmp	r1, r2
 8008274:	f100 33ff 	add.w	r3, r0, #4294967295
 8008278:	d100      	bne.n	800827c <memcpy+0xc>
 800827a:	4770      	bx	lr
 800827c:	b510      	push	{r4, lr}
 800827e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008282:	4291      	cmp	r1, r2
 8008284:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008288:	d1f9      	bne.n	800827e <memcpy+0xe>
 800828a:	bd10      	pop	{r4, pc}

0800828c <nan>:
 800828c:	2000      	movs	r0, #0
 800828e:	4901      	ldr	r1, [pc, #4]	@ (8008294 <nan+0x8>)
 8008290:	4770      	bx	lr
 8008292:	bf00      	nop
 8008294:	7ff80000 	.word	0x7ff80000

08008298 <__assert_func>:
 8008298:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800829a:	4614      	mov	r4, r2
 800829c:	461a      	mov	r2, r3
 800829e:	4b09      	ldr	r3, [pc, #36]	@ (80082c4 <__assert_func+0x2c>)
 80082a0:	4605      	mov	r5, r0
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	68d8      	ldr	r0, [r3, #12]
 80082a6:	b954      	cbnz	r4, 80082be <__assert_func+0x26>
 80082a8:	4b07      	ldr	r3, [pc, #28]	@ (80082c8 <__assert_func+0x30>)
 80082aa:	461c      	mov	r4, r3
 80082ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80082b0:	9100      	str	r1, [sp, #0]
 80082b2:	462b      	mov	r3, r5
 80082b4:	4905      	ldr	r1, [pc, #20]	@ (80082cc <__assert_func+0x34>)
 80082b6:	f000 fc19 	bl	8008aec <fiprintf>
 80082ba:	f000 fc29 	bl	8008b10 <abort>
 80082be:	4b04      	ldr	r3, [pc, #16]	@ (80082d0 <__assert_func+0x38>)
 80082c0:	e7f4      	b.n	80082ac <__assert_func+0x14>
 80082c2:	bf00      	nop
 80082c4:	20000018 	.word	0x20000018
 80082c8:	0800aac0 	.word	0x0800aac0
 80082cc:	0800aa92 	.word	0x0800aa92
 80082d0:	0800aa85 	.word	0x0800aa85

080082d4 <_calloc_r>:
 80082d4:	b570      	push	{r4, r5, r6, lr}
 80082d6:	fba1 5402 	umull	r5, r4, r1, r2
 80082da:	b93c      	cbnz	r4, 80082ec <_calloc_r+0x18>
 80082dc:	4629      	mov	r1, r5
 80082de:	f7fd fc91 	bl	8005c04 <_malloc_r>
 80082e2:	4606      	mov	r6, r0
 80082e4:	b928      	cbnz	r0, 80082f2 <_calloc_r+0x1e>
 80082e6:	2600      	movs	r6, #0
 80082e8:	4630      	mov	r0, r6
 80082ea:	bd70      	pop	{r4, r5, r6, pc}
 80082ec:	220c      	movs	r2, #12
 80082ee:	6002      	str	r2, [r0, #0]
 80082f0:	e7f9      	b.n	80082e6 <_calloc_r+0x12>
 80082f2:	462a      	mov	r2, r5
 80082f4:	4621      	mov	r1, r4
 80082f6:	f7fc fd2f 	bl	8004d58 <memset>
 80082fa:	e7f5      	b.n	80082e8 <_calloc_r+0x14>

080082fc <rshift>:
 80082fc:	6903      	ldr	r3, [r0, #16]
 80082fe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008302:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008306:	f100 0414 	add.w	r4, r0, #20
 800830a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800830e:	dd46      	ble.n	800839e <rshift+0xa2>
 8008310:	f011 011f 	ands.w	r1, r1, #31
 8008314:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008318:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800831c:	d10c      	bne.n	8008338 <rshift+0x3c>
 800831e:	4629      	mov	r1, r5
 8008320:	f100 0710 	add.w	r7, r0, #16
 8008324:	42b1      	cmp	r1, r6
 8008326:	d335      	bcc.n	8008394 <rshift+0x98>
 8008328:	1a9b      	subs	r3, r3, r2
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	1eea      	subs	r2, r5, #3
 800832e:	4296      	cmp	r6, r2
 8008330:	bf38      	it	cc
 8008332:	2300      	movcc	r3, #0
 8008334:	4423      	add	r3, r4
 8008336:	e015      	b.n	8008364 <rshift+0x68>
 8008338:	46a1      	mov	r9, r4
 800833a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800833e:	f1c1 0820 	rsb	r8, r1, #32
 8008342:	40cf      	lsrs	r7, r1
 8008344:	f105 0e04 	add.w	lr, r5, #4
 8008348:	4576      	cmp	r6, lr
 800834a:	46f4      	mov	ip, lr
 800834c:	d816      	bhi.n	800837c <rshift+0x80>
 800834e:	1a9a      	subs	r2, r3, r2
 8008350:	0092      	lsls	r2, r2, #2
 8008352:	3a04      	subs	r2, #4
 8008354:	3501      	adds	r5, #1
 8008356:	42ae      	cmp	r6, r5
 8008358:	bf38      	it	cc
 800835a:	2200      	movcc	r2, #0
 800835c:	18a3      	adds	r3, r4, r2
 800835e:	50a7      	str	r7, [r4, r2]
 8008360:	b107      	cbz	r7, 8008364 <rshift+0x68>
 8008362:	3304      	adds	r3, #4
 8008364:	42a3      	cmp	r3, r4
 8008366:	eba3 0204 	sub.w	r2, r3, r4
 800836a:	bf08      	it	eq
 800836c:	2300      	moveq	r3, #0
 800836e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008372:	6102      	str	r2, [r0, #16]
 8008374:	bf08      	it	eq
 8008376:	6143      	streq	r3, [r0, #20]
 8008378:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800837c:	f8dc c000 	ldr.w	ip, [ip]
 8008380:	fa0c fc08 	lsl.w	ip, ip, r8
 8008384:	ea4c 0707 	orr.w	r7, ip, r7
 8008388:	f849 7b04 	str.w	r7, [r9], #4
 800838c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008390:	40cf      	lsrs	r7, r1
 8008392:	e7d9      	b.n	8008348 <rshift+0x4c>
 8008394:	f851 cb04 	ldr.w	ip, [r1], #4
 8008398:	f847 cf04 	str.w	ip, [r7, #4]!
 800839c:	e7c2      	b.n	8008324 <rshift+0x28>
 800839e:	4623      	mov	r3, r4
 80083a0:	e7e0      	b.n	8008364 <rshift+0x68>

080083a2 <__hexdig_fun>:
 80083a2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80083a6:	2b09      	cmp	r3, #9
 80083a8:	d802      	bhi.n	80083b0 <__hexdig_fun+0xe>
 80083aa:	3820      	subs	r0, #32
 80083ac:	b2c0      	uxtb	r0, r0
 80083ae:	4770      	bx	lr
 80083b0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80083b4:	2b05      	cmp	r3, #5
 80083b6:	d801      	bhi.n	80083bc <__hexdig_fun+0x1a>
 80083b8:	3847      	subs	r0, #71	@ 0x47
 80083ba:	e7f7      	b.n	80083ac <__hexdig_fun+0xa>
 80083bc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80083c0:	2b05      	cmp	r3, #5
 80083c2:	d801      	bhi.n	80083c8 <__hexdig_fun+0x26>
 80083c4:	3827      	subs	r0, #39	@ 0x27
 80083c6:	e7f1      	b.n	80083ac <__hexdig_fun+0xa>
 80083c8:	2000      	movs	r0, #0
 80083ca:	4770      	bx	lr

080083cc <__gethex>:
 80083cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d0:	468a      	mov	sl, r1
 80083d2:	4690      	mov	r8, r2
 80083d4:	b085      	sub	sp, #20
 80083d6:	9302      	str	r3, [sp, #8]
 80083d8:	680b      	ldr	r3, [r1, #0]
 80083da:	9001      	str	r0, [sp, #4]
 80083dc:	1c9c      	adds	r4, r3, #2
 80083de:	46a1      	mov	r9, r4
 80083e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80083e4:	2830      	cmp	r0, #48	@ 0x30
 80083e6:	d0fa      	beq.n	80083de <__gethex+0x12>
 80083e8:	eba9 0303 	sub.w	r3, r9, r3
 80083ec:	f1a3 0b02 	sub.w	fp, r3, #2
 80083f0:	f7ff ffd7 	bl	80083a2 <__hexdig_fun>
 80083f4:	4605      	mov	r5, r0
 80083f6:	2800      	cmp	r0, #0
 80083f8:	d168      	bne.n	80084cc <__gethex+0x100>
 80083fa:	2201      	movs	r2, #1
 80083fc:	4648      	mov	r0, r9
 80083fe:	499f      	ldr	r1, [pc, #636]	@ (800867c <__gethex+0x2b0>)
 8008400:	f7ff fef2 	bl	80081e8 <strncmp>
 8008404:	4607      	mov	r7, r0
 8008406:	2800      	cmp	r0, #0
 8008408:	d167      	bne.n	80084da <__gethex+0x10e>
 800840a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800840e:	4626      	mov	r6, r4
 8008410:	f7ff ffc7 	bl	80083a2 <__hexdig_fun>
 8008414:	2800      	cmp	r0, #0
 8008416:	d062      	beq.n	80084de <__gethex+0x112>
 8008418:	4623      	mov	r3, r4
 800841a:	7818      	ldrb	r0, [r3, #0]
 800841c:	4699      	mov	r9, r3
 800841e:	2830      	cmp	r0, #48	@ 0x30
 8008420:	f103 0301 	add.w	r3, r3, #1
 8008424:	d0f9      	beq.n	800841a <__gethex+0x4e>
 8008426:	f7ff ffbc 	bl	80083a2 <__hexdig_fun>
 800842a:	fab0 f580 	clz	r5, r0
 800842e:	f04f 0b01 	mov.w	fp, #1
 8008432:	096d      	lsrs	r5, r5, #5
 8008434:	464a      	mov	r2, r9
 8008436:	4616      	mov	r6, r2
 8008438:	7830      	ldrb	r0, [r6, #0]
 800843a:	3201      	adds	r2, #1
 800843c:	f7ff ffb1 	bl	80083a2 <__hexdig_fun>
 8008440:	2800      	cmp	r0, #0
 8008442:	d1f8      	bne.n	8008436 <__gethex+0x6a>
 8008444:	2201      	movs	r2, #1
 8008446:	4630      	mov	r0, r6
 8008448:	498c      	ldr	r1, [pc, #560]	@ (800867c <__gethex+0x2b0>)
 800844a:	f7ff fecd 	bl	80081e8 <strncmp>
 800844e:	2800      	cmp	r0, #0
 8008450:	d13f      	bne.n	80084d2 <__gethex+0x106>
 8008452:	b944      	cbnz	r4, 8008466 <__gethex+0x9a>
 8008454:	1c74      	adds	r4, r6, #1
 8008456:	4622      	mov	r2, r4
 8008458:	4616      	mov	r6, r2
 800845a:	7830      	ldrb	r0, [r6, #0]
 800845c:	3201      	adds	r2, #1
 800845e:	f7ff ffa0 	bl	80083a2 <__hexdig_fun>
 8008462:	2800      	cmp	r0, #0
 8008464:	d1f8      	bne.n	8008458 <__gethex+0x8c>
 8008466:	1ba4      	subs	r4, r4, r6
 8008468:	00a7      	lsls	r7, r4, #2
 800846a:	7833      	ldrb	r3, [r6, #0]
 800846c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008470:	2b50      	cmp	r3, #80	@ 0x50
 8008472:	d13e      	bne.n	80084f2 <__gethex+0x126>
 8008474:	7873      	ldrb	r3, [r6, #1]
 8008476:	2b2b      	cmp	r3, #43	@ 0x2b
 8008478:	d033      	beq.n	80084e2 <__gethex+0x116>
 800847a:	2b2d      	cmp	r3, #45	@ 0x2d
 800847c:	d034      	beq.n	80084e8 <__gethex+0x11c>
 800847e:	2400      	movs	r4, #0
 8008480:	1c71      	adds	r1, r6, #1
 8008482:	7808      	ldrb	r0, [r1, #0]
 8008484:	f7ff ff8d 	bl	80083a2 <__hexdig_fun>
 8008488:	1e43      	subs	r3, r0, #1
 800848a:	b2db      	uxtb	r3, r3
 800848c:	2b18      	cmp	r3, #24
 800848e:	d830      	bhi.n	80084f2 <__gethex+0x126>
 8008490:	f1a0 0210 	sub.w	r2, r0, #16
 8008494:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008498:	f7ff ff83 	bl	80083a2 <__hexdig_fun>
 800849c:	f100 3cff 	add.w	ip, r0, #4294967295
 80084a0:	fa5f fc8c 	uxtb.w	ip, ip
 80084a4:	f1bc 0f18 	cmp.w	ip, #24
 80084a8:	f04f 030a 	mov.w	r3, #10
 80084ac:	d91e      	bls.n	80084ec <__gethex+0x120>
 80084ae:	b104      	cbz	r4, 80084b2 <__gethex+0xe6>
 80084b0:	4252      	negs	r2, r2
 80084b2:	4417      	add	r7, r2
 80084b4:	f8ca 1000 	str.w	r1, [sl]
 80084b8:	b1ed      	cbz	r5, 80084f6 <__gethex+0x12a>
 80084ba:	f1bb 0f00 	cmp.w	fp, #0
 80084be:	bf0c      	ite	eq
 80084c0:	2506      	moveq	r5, #6
 80084c2:	2500      	movne	r5, #0
 80084c4:	4628      	mov	r0, r5
 80084c6:	b005      	add	sp, #20
 80084c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084cc:	2500      	movs	r5, #0
 80084ce:	462c      	mov	r4, r5
 80084d0:	e7b0      	b.n	8008434 <__gethex+0x68>
 80084d2:	2c00      	cmp	r4, #0
 80084d4:	d1c7      	bne.n	8008466 <__gethex+0x9a>
 80084d6:	4627      	mov	r7, r4
 80084d8:	e7c7      	b.n	800846a <__gethex+0x9e>
 80084da:	464e      	mov	r6, r9
 80084dc:	462f      	mov	r7, r5
 80084de:	2501      	movs	r5, #1
 80084e0:	e7c3      	b.n	800846a <__gethex+0x9e>
 80084e2:	2400      	movs	r4, #0
 80084e4:	1cb1      	adds	r1, r6, #2
 80084e6:	e7cc      	b.n	8008482 <__gethex+0xb6>
 80084e8:	2401      	movs	r4, #1
 80084ea:	e7fb      	b.n	80084e4 <__gethex+0x118>
 80084ec:	fb03 0002 	mla	r0, r3, r2, r0
 80084f0:	e7ce      	b.n	8008490 <__gethex+0xc4>
 80084f2:	4631      	mov	r1, r6
 80084f4:	e7de      	b.n	80084b4 <__gethex+0xe8>
 80084f6:	4629      	mov	r1, r5
 80084f8:	eba6 0309 	sub.w	r3, r6, r9
 80084fc:	3b01      	subs	r3, #1
 80084fe:	2b07      	cmp	r3, #7
 8008500:	dc0a      	bgt.n	8008518 <__gethex+0x14c>
 8008502:	9801      	ldr	r0, [sp, #4]
 8008504:	f7fd fc0a 	bl	8005d1c <_Balloc>
 8008508:	4604      	mov	r4, r0
 800850a:	b940      	cbnz	r0, 800851e <__gethex+0x152>
 800850c:	4602      	mov	r2, r0
 800850e:	21e4      	movs	r1, #228	@ 0xe4
 8008510:	4b5b      	ldr	r3, [pc, #364]	@ (8008680 <__gethex+0x2b4>)
 8008512:	485c      	ldr	r0, [pc, #368]	@ (8008684 <__gethex+0x2b8>)
 8008514:	f7ff fec0 	bl	8008298 <__assert_func>
 8008518:	3101      	adds	r1, #1
 800851a:	105b      	asrs	r3, r3, #1
 800851c:	e7ef      	b.n	80084fe <__gethex+0x132>
 800851e:	2300      	movs	r3, #0
 8008520:	f100 0a14 	add.w	sl, r0, #20
 8008524:	4655      	mov	r5, sl
 8008526:	469b      	mov	fp, r3
 8008528:	45b1      	cmp	r9, r6
 800852a:	d337      	bcc.n	800859c <__gethex+0x1d0>
 800852c:	f845 bb04 	str.w	fp, [r5], #4
 8008530:	eba5 050a 	sub.w	r5, r5, sl
 8008534:	10ad      	asrs	r5, r5, #2
 8008536:	6125      	str	r5, [r4, #16]
 8008538:	4658      	mov	r0, fp
 800853a:	f7fd fce1 	bl	8005f00 <__hi0bits>
 800853e:	016d      	lsls	r5, r5, #5
 8008540:	f8d8 6000 	ldr.w	r6, [r8]
 8008544:	1a2d      	subs	r5, r5, r0
 8008546:	42b5      	cmp	r5, r6
 8008548:	dd54      	ble.n	80085f4 <__gethex+0x228>
 800854a:	1bad      	subs	r5, r5, r6
 800854c:	4629      	mov	r1, r5
 800854e:	4620      	mov	r0, r4
 8008550:	f7fe f869 	bl	8006626 <__any_on>
 8008554:	4681      	mov	r9, r0
 8008556:	b178      	cbz	r0, 8008578 <__gethex+0x1ac>
 8008558:	f04f 0901 	mov.w	r9, #1
 800855c:	1e6b      	subs	r3, r5, #1
 800855e:	1159      	asrs	r1, r3, #5
 8008560:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008564:	f003 021f 	and.w	r2, r3, #31
 8008568:	fa09 f202 	lsl.w	r2, r9, r2
 800856c:	420a      	tst	r2, r1
 800856e:	d003      	beq.n	8008578 <__gethex+0x1ac>
 8008570:	454b      	cmp	r3, r9
 8008572:	dc36      	bgt.n	80085e2 <__gethex+0x216>
 8008574:	f04f 0902 	mov.w	r9, #2
 8008578:	4629      	mov	r1, r5
 800857a:	4620      	mov	r0, r4
 800857c:	f7ff febe 	bl	80082fc <rshift>
 8008580:	442f      	add	r7, r5
 8008582:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008586:	42bb      	cmp	r3, r7
 8008588:	da42      	bge.n	8008610 <__gethex+0x244>
 800858a:	4621      	mov	r1, r4
 800858c:	9801      	ldr	r0, [sp, #4]
 800858e:	f7fd fc05 	bl	8005d9c <_Bfree>
 8008592:	2300      	movs	r3, #0
 8008594:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008596:	25a3      	movs	r5, #163	@ 0xa3
 8008598:	6013      	str	r3, [r2, #0]
 800859a:	e793      	b.n	80084c4 <__gethex+0xf8>
 800859c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80085a0:	2a2e      	cmp	r2, #46	@ 0x2e
 80085a2:	d012      	beq.n	80085ca <__gethex+0x1fe>
 80085a4:	2b20      	cmp	r3, #32
 80085a6:	d104      	bne.n	80085b2 <__gethex+0x1e6>
 80085a8:	f845 bb04 	str.w	fp, [r5], #4
 80085ac:	f04f 0b00 	mov.w	fp, #0
 80085b0:	465b      	mov	r3, fp
 80085b2:	7830      	ldrb	r0, [r6, #0]
 80085b4:	9303      	str	r3, [sp, #12]
 80085b6:	f7ff fef4 	bl	80083a2 <__hexdig_fun>
 80085ba:	9b03      	ldr	r3, [sp, #12]
 80085bc:	f000 000f 	and.w	r0, r0, #15
 80085c0:	4098      	lsls	r0, r3
 80085c2:	ea4b 0b00 	orr.w	fp, fp, r0
 80085c6:	3304      	adds	r3, #4
 80085c8:	e7ae      	b.n	8008528 <__gethex+0x15c>
 80085ca:	45b1      	cmp	r9, r6
 80085cc:	d8ea      	bhi.n	80085a4 <__gethex+0x1d8>
 80085ce:	2201      	movs	r2, #1
 80085d0:	4630      	mov	r0, r6
 80085d2:	492a      	ldr	r1, [pc, #168]	@ (800867c <__gethex+0x2b0>)
 80085d4:	9303      	str	r3, [sp, #12]
 80085d6:	f7ff fe07 	bl	80081e8 <strncmp>
 80085da:	9b03      	ldr	r3, [sp, #12]
 80085dc:	2800      	cmp	r0, #0
 80085de:	d1e1      	bne.n	80085a4 <__gethex+0x1d8>
 80085e0:	e7a2      	b.n	8008528 <__gethex+0x15c>
 80085e2:	4620      	mov	r0, r4
 80085e4:	1ea9      	subs	r1, r5, #2
 80085e6:	f7fe f81e 	bl	8006626 <__any_on>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	d0c2      	beq.n	8008574 <__gethex+0x1a8>
 80085ee:	f04f 0903 	mov.w	r9, #3
 80085f2:	e7c1      	b.n	8008578 <__gethex+0x1ac>
 80085f4:	da09      	bge.n	800860a <__gethex+0x23e>
 80085f6:	1b75      	subs	r5, r6, r5
 80085f8:	4621      	mov	r1, r4
 80085fa:	462a      	mov	r2, r5
 80085fc:	9801      	ldr	r0, [sp, #4]
 80085fe:	f7fd fde3 	bl	80061c8 <__lshift>
 8008602:	4604      	mov	r4, r0
 8008604:	1b7f      	subs	r7, r7, r5
 8008606:	f100 0a14 	add.w	sl, r0, #20
 800860a:	f04f 0900 	mov.w	r9, #0
 800860e:	e7b8      	b.n	8008582 <__gethex+0x1b6>
 8008610:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008614:	42bd      	cmp	r5, r7
 8008616:	dd6f      	ble.n	80086f8 <__gethex+0x32c>
 8008618:	1bed      	subs	r5, r5, r7
 800861a:	42ae      	cmp	r6, r5
 800861c:	dc34      	bgt.n	8008688 <__gethex+0x2bc>
 800861e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008622:	2b02      	cmp	r3, #2
 8008624:	d022      	beq.n	800866c <__gethex+0x2a0>
 8008626:	2b03      	cmp	r3, #3
 8008628:	d024      	beq.n	8008674 <__gethex+0x2a8>
 800862a:	2b01      	cmp	r3, #1
 800862c:	d115      	bne.n	800865a <__gethex+0x28e>
 800862e:	42ae      	cmp	r6, r5
 8008630:	d113      	bne.n	800865a <__gethex+0x28e>
 8008632:	2e01      	cmp	r6, #1
 8008634:	d10b      	bne.n	800864e <__gethex+0x282>
 8008636:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800863a:	9a02      	ldr	r2, [sp, #8]
 800863c:	2562      	movs	r5, #98	@ 0x62
 800863e:	6013      	str	r3, [r2, #0]
 8008640:	2301      	movs	r3, #1
 8008642:	6123      	str	r3, [r4, #16]
 8008644:	f8ca 3000 	str.w	r3, [sl]
 8008648:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800864a:	601c      	str	r4, [r3, #0]
 800864c:	e73a      	b.n	80084c4 <__gethex+0xf8>
 800864e:	4620      	mov	r0, r4
 8008650:	1e71      	subs	r1, r6, #1
 8008652:	f7fd ffe8 	bl	8006626 <__any_on>
 8008656:	2800      	cmp	r0, #0
 8008658:	d1ed      	bne.n	8008636 <__gethex+0x26a>
 800865a:	4621      	mov	r1, r4
 800865c:	9801      	ldr	r0, [sp, #4]
 800865e:	f7fd fb9d 	bl	8005d9c <_Bfree>
 8008662:	2300      	movs	r3, #0
 8008664:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008666:	2550      	movs	r5, #80	@ 0x50
 8008668:	6013      	str	r3, [r2, #0]
 800866a:	e72b      	b.n	80084c4 <__gethex+0xf8>
 800866c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800866e:	2b00      	cmp	r3, #0
 8008670:	d1f3      	bne.n	800865a <__gethex+0x28e>
 8008672:	e7e0      	b.n	8008636 <__gethex+0x26a>
 8008674:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008676:	2b00      	cmp	r3, #0
 8008678:	d1dd      	bne.n	8008636 <__gethex+0x26a>
 800867a:	e7ee      	b.n	800865a <__gethex+0x28e>
 800867c:	0800a8f8 	.word	0x0800a8f8
 8008680:	0800a791 	.word	0x0800a791
 8008684:	0800aac1 	.word	0x0800aac1
 8008688:	1e6f      	subs	r7, r5, #1
 800868a:	f1b9 0f00 	cmp.w	r9, #0
 800868e:	d130      	bne.n	80086f2 <__gethex+0x326>
 8008690:	b127      	cbz	r7, 800869c <__gethex+0x2d0>
 8008692:	4639      	mov	r1, r7
 8008694:	4620      	mov	r0, r4
 8008696:	f7fd ffc6 	bl	8006626 <__any_on>
 800869a:	4681      	mov	r9, r0
 800869c:	2301      	movs	r3, #1
 800869e:	4629      	mov	r1, r5
 80086a0:	1b76      	subs	r6, r6, r5
 80086a2:	2502      	movs	r5, #2
 80086a4:	117a      	asrs	r2, r7, #5
 80086a6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80086aa:	f007 071f 	and.w	r7, r7, #31
 80086ae:	40bb      	lsls	r3, r7
 80086b0:	4213      	tst	r3, r2
 80086b2:	4620      	mov	r0, r4
 80086b4:	bf18      	it	ne
 80086b6:	f049 0902 	orrne.w	r9, r9, #2
 80086ba:	f7ff fe1f 	bl	80082fc <rshift>
 80086be:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80086c2:	f1b9 0f00 	cmp.w	r9, #0
 80086c6:	d047      	beq.n	8008758 <__gethex+0x38c>
 80086c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	d015      	beq.n	80086fc <__gethex+0x330>
 80086d0:	2b03      	cmp	r3, #3
 80086d2:	d017      	beq.n	8008704 <__gethex+0x338>
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d109      	bne.n	80086ec <__gethex+0x320>
 80086d8:	f019 0f02 	tst.w	r9, #2
 80086dc:	d006      	beq.n	80086ec <__gethex+0x320>
 80086de:	f8da 3000 	ldr.w	r3, [sl]
 80086e2:	ea49 0903 	orr.w	r9, r9, r3
 80086e6:	f019 0f01 	tst.w	r9, #1
 80086ea:	d10e      	bne.n	800870a <__gethex+0x33e>
 80086ec:	f045 0510 	orr.w	r5, r5, #16
 80086f0:	e032      	b.n	8008758 <__gethex+0x38c>
 80086f2:	f04f 0901 	mov.w	r9, #1
 80086f6:	e7d1      	b.n	800869c <__gethex+0x2d0>
 80086f8:	2501      	movs	r5, #1
 80086fa:	e7e2      	b.n	80086c2 <__gethex+0x2f6>
 80086fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086fe:	f1c3 0301 	rsb	r3, r3, #1
 8008702:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008706:	2b00      	cmp	r3, #0
 8008708:	d0f0      	beq.n	80086ec <__gethex+0x320>
 800870a:	f04f 0c00 	mov.w	ip, #0
 800870e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008712:	f104 0314 	add.w	r3, r4, #20
 8008716:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800871a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800871e:	4618      	mov	r0, r3
 8008720:	f853 2b04 	ldr.w	r2, [r3], #4
 8008724:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008728:	d01b      	beq.n	8008762 <__gethex+0x396>
 800872a:	3201      	adds	r2, #1
 800872c:	6002      	str	r2, [r0, #0]
 800872e:	2d02      	cmp	r5, #2
 8008730:	f104 0314 	add.w	r3, r4, #20
 8008734:	d13c      	bne.n	80087b0 <__gethex+0x3e4>
 8008736:	f8d8 2000 	ldr.w	r2, [r8]
 800873a:	3a01      	subs	r2, #1
 800873c:	42b2      	cmp	r2, r6
 800873e:	d109      	bne.n	8008754 <__gethex+0x388>
 8008740:	2201      	movs	r2, #1
 8008742:	1171      	asrs	r1, r6, #5
 8008744:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008748:	f006 061f 	and.w	r6, r6, #31
 800874c:	fa02 f606 	lsl.w	r6, r2, r6
 8008750:	421e      	tst	r6, r3
 8008752:	d13a      	bne.n	80087ca <__gethex+0x3fe>
 8008754:	f045 0520 	orr.w	r5, r5, #32
 8008758:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800875a:	601c      	str	r4, [r3, #0]
 800875c:	9b02      	ldr	r3, [sp, #8]
 800875e:	601f      	str	r7, [r3, #0]
 8008760:	e6b0      	b.n	80084c4 <__gethex+0xf8>
 8008762:	4299      	cmp	r1, r3
 8008764:	f843 cc04 	str.w	ip, [r3, #-4]
 8008768:	d8d9      	bhi.n	800871e <__gethex+0x352>
 800876a:	68a3      	ldr	r3, [r4, #8]
 800876c:	459b      	cmp	fp, r3
 800876e:	db17      	blt.n	80087a0 <__gethex+0x3d4>
 8008770:	6861      	ldr	r1, [r4, #4]
 8008772:	9801      	ldr	r0, [sp, #4]
 8008774:	3101      	adds	r1, #1
 8008776:	f7fd fad1 	bl	8005d1c <_Balloc>
 800877a:	4681      	mov	r9, r0
 800877c:	b918      	cbnz	r0, 8008786 <__gethex+0x3ba>
 800877e:	4602      	mov	r2, r0
 8008780:	2184      	movs	r1, #132	@ 0x84
 8008782:	4b19      	ldr	r3, [pc, #100]	@ (80087e8 <__gethex+0x41c>)
 8008784:	e6c5      	b.n	8008512 <__gethex+0x146>
 8008786:	6922      	ldr	r2, [r4, #16]
 8008788:	f104 010c 	add.w	r1, r4, #12
 800878c:	3202      	adds	r2, #2
 800878e:	0092      	lsls	r2, r2, #2
 8008790:	300c      	adds	r0, #12
 8008792:	f7ff fd6d 	bl	8008270 <memcpy>
 8008796:	4621      	mov	r1, r4
 8008798:	9801      	ldr	r0, [sp, #4]
 800879a:	f7fd faff 	bl	8005d9c <_Bfree>
 800879e:	464c      	mov	r4, r9
 80087a0:	6923      	ldr	r3, [r4, #16]
 80087a2:	1c5a      	adds	r2, r3, #1
 80087a4:	6122      	str	r2, [r4, #16]
 80087a6:	2201      	movs	r2, #1
 80087a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80087ac:	615a      	str	r2, [r3, #20]
 80087ae:	e7be      	b.n	800872e <__gethex+0x362>
 80087b0:	6922      	ldr	r2, [r4, #16]
 80087b2:	455a      	cmp	r2, fp
 80087b4:	dd0b      	ble.n	80087ce <__gethex+0x402>
 80087b6:	2101      	movs	r1, #1
 80087b8:	4620      	mov	r0, r4
 80087ba:	f7ff fd9f 	bl	80082fc <rshift>
 80087be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80087c2:	3701      	adds	r7, #1
 80087c4:	42bb      	cmp	r3, r7
 80087c6:	f6ff aee0 	blt.w	800858a <__gethex+0x1be>
 80087ca:	2501      	movs	r5, #1
 80087cc:	e7c2      	b.n	8008754 <__gethex+0x388>
 80087ce:	f016 061f 	ands.w	r6, r6, #31
 80087d2:	d0fa      	beq.n	80087ca <__gethex+0x3fe>
 80087d4:	4453      	add	r3, sl
 80087d6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80087da:	f7fd fb91 	bl	8005f00 <__hi0bits>
 80087de:	f1c6 0620 	rsb	r6, r6, #32
 80087e2:	42b0      	cmp	r0, r6
 80087e4:	dbe7      	blt.n	80087b6 <__gethex+0x3ea>
 80087e6:	e7f0      	b.n	80087ca <__gethex+0x3fe>
 80087e8:	0800a791 	.word	0x0800a791

080087ec <L_shift>:
 80087ec:	f1c2 0208 	rsb	r2, r2, #8
 80087f0:	0092      	lsls	r2, r2, #2
 80087f2:	b570      	push	{r4, r5, r6, lr}
 80087f4:	f1c2 0620 	rsb	r6, r2, #32
 80087f8:	6843      	ldr	r3, [r0, #4]
 80087fa:	6804      	ldr	r4, [r0, #0]
 80087fc:	fa03 f506 	lsl.w	r5, r3, r6
 8008800:	432c      	orrs	r4, r5
 8008802:	40d3      	lsrs	r3, r2
 8008804:	6004      	str	r4, [r0, #0]
 8008806:	f840 3f04 	str.w	r3, [r0, #4]!
 800880a:	4288      	cmp	r0, r1
 800880c:	d3f4      	bcc.n	80087f8 <L_shift+0xc>
 800880e:	bd70      	pop	{r4, r5, r6, pc}

08008810 <__match>:
 8008810:	b530      	push	{r4, r5, lr}
 8008812:	6803      	ldr	r3, [r0, #0]
 8008814:	3301      	adds	r3, #1
 8008816:	f811 4b01 	ldrb.w	r4, [r1], #1
 800881a:	b914      	cbnz	r4, 8008822 <__match+0x12>
 800881c:	6003      	str	r3, [r0, #0]
 800881e:	2001      	movs	r0, #1
 8008820:	bd30      	pop	{r4, r5, pc}
 8008822:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008826:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800882a:	2d19      	cmp	r5, #25
 800882c:	bf98      	it	ls
 800882e:	3220      	addls	r2, #32
 8008830:	42a2      	cmp	r2, r4
 8008832:	d0f0      	beq.n	8008816 <__match+0x6>
 8008834:	2000      	movs	r0, #0
 8008836:	e7f3      	b.n	8008820 <__match+0x10>

08008838 <__hexnan>:
 8008838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800883c:	2500      	movs	r5, #0
 800883e:	680b      	ldr	r3, [r1, #0]
 8008840:	4682      	mov	sl, r0
 8008842:	115e      	asrs	r6, r3, #5
 8008844:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008848:	f013 031f 	ands.w	r3, r3, #31
 800884c:	bf18      	it	ne
 800884e:	3604      	addne	r6, #4
 8008850:	1f37      	subs	r7, r6, #4
 8008852:	4690      	mov	r8, r2
 8008854:	46b9      	mov	r9, r7
 8008856:	463c      	mov	r4, r7
 8008858:	46ab      	mov	fp, r5
 800885a:	b087      	sub	sp, #28
 800885c:	6801      	ldr	r1, [r0, #0]
 800885e:	9301      	str	r3, [sp, #4]
 8008860:	f846 5c04 	str.w	r5, [r6, #-4]
 8008864:	9502      	str	r5, [sp, #8]
 8008866:	784a      	ldrb	r2, [r1, #1]
 8008868:	1c4b      	adds	r3, r1, #1
 800886a:	9303      	str	r3, [sp, #12]
 800886c:	b342      	cbz	r2, 80088c0 <__hexnan+0x88>
 800886e:	4610      	mov	r0, r2
 8008870:	9105      	str	r1, [sp, #20]
 8008872:	9204      	str	r2, [sp, #16]
 8008874:	f7ff fd95 	bl	80083a2 <__hexdig_fun>
 8008878:	2800      	cmp	r0, #0
 800887a:	d151      	bne.n	8008920 <__hexnan+0xe8>
 800887c:	9a04      	ldr	r2, [sp, #16]
 800887e:	9905      	ldr	r1, [sp, #20]
 8008880:	2a20      	cmp	r2, #32
 8008882:	d818      	bhi.n	80088b6 <__hexnan+0x7e>
 8008884:	9b02      	ldr	r3, [sp, #8]
 8008886:	459b      	cmp	fp, r3
 8008888:	dd13      	ble.n	80088b2 <__hexnan+0x7a>
 800888a:	454c      	cmp	r4, r9
 800888c:	d206      	bcs.n	800889c <__hexnan+0x64>
 800888e:	2d07      	cmp	r5, #7
 8008890:	dc04      	bgt.n	800889c <__hexnan+0x64>
 8008892:	462a      	mov	r2, r5
 8008894:	4649      	mov	r1, r9
 8008896:	4620      	mov	r0, r4
 8008898:	f7ff ffa8 	bl	80087ec <L_shift>
 800889c:	4544      	cmp	r4, r8
 800889e:	d952      	bls.n	8008946 <__hexnan+0x10e>
 80088a0:	2300      	movs	r3, #0
 80088a2:	f1a4 0904 	sub.w	r9, r4, #4
 80088a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80088aa:	461d      	mov	r5, r3
 80088ac:	464c      	mov	r4, r9
 80088ae:	f8cd b008 	str.w	fp, [sp, #8]
 80088b2:	9903      	ldr	r1, [sp, #12]
 80088b4:	e7d7      	b.n	8008866 <__hexnan+0x2e>
 80088b6:	2a29      	cmp	r2, #41	@ 0x29
 80088b8:	d157      	bne.n	800896a <__hexnan+0x132>
 80088ba:	3102      	adds	r1, #2
 80088bc:	f8ca 1000 	str.w	r1, [sl]
 80088c0:	f1bb 0f00 	cmp.w	fp, #0
 80088c4:	d051      	beq.n	800896a <__hexnan+0x132>
 80088c6:	454c      	cmp	r4, r9
 80088c8:	d206      	bcs.n	80088d8 <__hexnan+0xa0>
 80088ca:	2d07      	cmp	r5, #7
 80088cc:	dc04      	bgt.n	80088d8 <__hexnan+0xa0>
 80088ce:	462a      	mov	r2, r5
 80088d0:	4649      	mov	r1, r9
 80088d2:	4620      	mov	r0, r4
 80088d4:	f7ff ff8a 	bl	80087ec <L_shift>
 80088d8:	4544      	cmp	r4, r8
 80088da:	d936      	bls.n	800894a <__hexnan+0x112>
 80088dc:	4623      	mov	r3, r4
 80088de:	f1a8 0204 	sub.w	r2, r8, #4
 80088e2:	f853 1b04 	ldr.w	r1, [r3], #4
 80088e6:	429f      	cmp	r7, r3
 80088e8:	f842 1f04 	str.w	r1, [r2, #4]!
 80088ec:	d2f9      	bcs.n	80088e2 <__hexnan+0xaa>
 80088ee:	1b3b      	subs	r3, r7, r4
 80088f0:	f023 0303 	bic.w	r3, r3, #3
 80088f4:	3304      	adds	r3, #4
 80088f6:	3401      	adds	r4, #1
 80088f8:	3e03      	subs	r6, #3
 80088fa:	42b4      	cmp	r4, r6
 80088fc:	bf88      	it	hi
 80088fe:	2304      	movhi	r3, #4
 8008900:	2200      	movs	r2, #0
 8008902:	4443      	add	r3, r8
 8008904:	f843 2b04 	str.w	r2, [r3], #4
 8008908:	429f      	cmp	r7, r3
 800890a:	d2fb      	bcs.n	8008904 <__hexnan+0xcc>
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	b91b      	cbnz	r3, 8008918 <__hexnan+0xe0>
 8008910:	4547      	cmp	r7, r8
 8008912:	d128      	bne.n	8008966 <__hexnan+0x12e>
 8008914:	2301      	movs	r3, #1
 8008916:	603b      	str	r3, [r7, #0]
 8008918:	2005      	movs	r0, #5
 800891a:	b007      	add	sp, #28
 800891c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008920:	3501      	adds	r5, #1
 8008922:	2d08      	cmp	r5, #8
 8008924:	f10b 0b01 	add.w	fp, fp, #1
 8008928:	dd06      	ble.n	8008938 <__hexnan+0x100>
 800892a:	4544      	cmp	r4, r8
 800892c:	d9c1      	bls.n	80088b2 <__hexnan+0x7a>
 800892e:	2300      	movs	r3, #0
 8008930:	2501      	movs	r5, #1
 8008932:	f844 3c04 	str.w	r3, [r4, #-4]
 8008936:	3c04      	subs	r4, #4
 8008938:	6822      	ldr	r2, [r4, #0]
 800893a:	f000 000f 	and.w	r0, r0, #15
 800893e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008942:	6020      	str	r0, [r4, #0]
 8008944:	e7b5      	b.n	80088b2 <__hexnan+0x7a>
 8008946:	2508      	movs	r5, #8
 8008948:	e7b3      	b.n	80088b2 <__hexnan+0x7a>
 800894a:	9b01      	ldr	r3, [sp, #4]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d0dd      	beq.n	800890c <__hexnan+0xd4>
 8008950:	f04f 32ff 	mov.w	r2, #4294967295
 8008954:	f1c3 0320 	rsb	r3, r3, #32
 8008958:	40da      	lsrs	r2, r3
 800895a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800895e:	4013      	ands	r3, r2
 8008960:	f846 3c04 	str.w	r3, [r6, #-4]
 8008964:	e7d2      	b.n	800890c <__hexnan+0xd4>
 8008966:	3f04      	subs	r7, #4
 8008968:	e7d0      	b.n	800890c <__hexnan+0xd4>
 800896a:	2004      	movs	r0, #4
 800896c:	e7d5      	b.n	800891a <__hexnan+0xe2>

0800896e <__ascii_mbtowc>:
 800896e:	b082      	sub	sp, #8
 8008970:	b901      	cbnz	r1, 8008974 <__ascii_mbtowc+0x6>
 8008972:	a901      	add	r1, sp, #4
 8008974:	b142      	cbz	r2, 8008988 <__ascii_mbtowc+0x1a>
 8008976:	b14b      	cbz	r3, 800898c <__ascii_mbtowc+0x1e>
 8008978:	7813      	ldrb	r3, [r2, #0]
 800897a:	600b      	str	r3, [r1, #0]
 800897c:	7812      	ldrb	r2, [r2, #0]
 800897e:	1e10      	subs	r0, r2, #0
 8008980:	bf18      	it	ne
 8008982:	2001      	movne	r0, #1
 8008984:	b002      	add	sp, #8
 8008986:	4770      	bx	lr
 8008988:	4610      	mov	r0, r2
 800898a:	e7fb      	b.n	8008984 <__ascii_mbtowc+0x16>
 800898c:	f06f 0001 	mvn.w	r0, #1
 8008990:	e7f8      	b.n	8008984 <__ascii_mbtowc+0x16>

08008992 <_realloc_r>:
 8008992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008996:	4680      	mov	r8, r0
 8008998:	4615      	mov	r5, r2
 800899a:	460c      	mov	r4, r1
 800899c:	b921      	cbnz	r1, 80089a8 <_realloc_r+0x16>
 800899e:	4611      	mov	r1, r2
 80089a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089a4:	f7fd b92e 	b.w	8005c04 <_malloc_r>
 80089a8:	b92a      	cbnz	r2, 80089b6 <_realloc_r+0x24>
 80089aa:	f7fd f8b9 	bl	8005b20 <_free_r>
 80089ae:	2400      	movs	r4, #0
 80089b0:	4620      	mov	r0, r4
 80089b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b6:	f000 f8b2 	bl	8008b1e <_malloc_usable_size_r>
 80089ba:	4285      	cmp	r5, r0
 80089bc:	4606      	mov	r6, r0
 80089be:	d802      	bhi.n	80089c6 <_realloc_r+0x34>
 80089c0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80089c4:	d8f4      	bhi.n	80089b0 <_realloc_r+0x1e>
 80089c6:	4629      	mov	r1, r5
 80089c8:	4640      	mov	r0, r8
 80089ca:	f7fd f91b 	bl	8005c04 <_malloc_r>
 80089ce:	4607      	mov	r7, r0
 80089d0:	2800      	cmp	r0, #0
 80089d2:	d0ec      	beq.n	80089ae <_realloc_r+0x1c>
 80089d4:	42b5      	cmp	r5, r6
 80089d6:	462a      	mov	r2, r5
 80089d8:	4621      	mov	r1, r4
 80089da:	bf28      	it	cs
 80089dc:	4632      	movcs	r2, r6
 80089de:	f7ff fc47 	bl	8008270 <memcpy>
 80089e2:	4621      	mov	r1, r4
 80089e4:	4640      	mov	r0, r8
 80089e6:	f7fd f89b 	bl	8005b20 <_free_r>
 80089ea:	463c      	mov	r4, r7
 80089ec:	e7e0      	b.n	80089b0 <_realloc_r+0x1e>
	...

080089f0 <_strtoul_l.constprop.0>:
 80089f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80089f4:	4686      	mov	lr, r0
 80089f6:	460d      	mov	r5, r1
 80089f8:	4e33      	ldr	r6, [pc, #204]	@ (8008ac8 <_strtoul_l.constprop.0+0xd8>)
 80089fa:	4628      	mov	r0, r5
 80089fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a00:	5d37      	ldrb	r7, [r6, r4]
 8008a02:	f017 0708 	ands.w	r7, r7, #8
 8008a06:	d1f8      	bne.n	80089fa <_strtoul_l.constprop.0+0xa>
 8008a08:	2c2d      	cmp	r4, #45	@ 0x2d
 8008a0a:	d12f      	bne.n	8008a6c <_strtoul_l.constprop.0+0x7c>
 8008a0c:	2701      	movs	r7, #1
 8008a0e:	782c      	ldrb	r4, [r5, #0]
 8008a10:	1c85      	adds	r5, r0, #2
 8008a12:	f033 0010 	bics.w	r0, r3, #16
 8008a16:	d109      	bne.n	8008a2c <_strtoul_l.constprop.0+0x3c>
 8008a18:	2c30      	cmp	r4, #48	@ 0x30
 8008a1a:	d12c      	bne.n	8008a76 <_strtoul_l.constprop.0+0x86>
 8008a1c:	7828      	ldrb	r0, [r5, #0]
 8008a1e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8008a22:	2858      	cmp	r0, #88	@ 0x58
 8008a24:	d127      	bne.n	8008a76 <_strtoul_l.constprop.0+0x86>
 8008a26:	2310      	movs	r3, #16
 8008a28:	786c      	ldrb	r4, [r5, #1]
 8008a2a:	3502      	adds	r5, #2
 8008a2c:	f04f 38ff 	mov.w	r8, #4294967295
 8008a30:	fbb8 f8f3 	udiv	r8, r8, r3
 8008a34:	2600      	movs	r6, #0
 8008a36:	fb03 f908 	mul.w	r9, r3, r8
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	ea6f 0909 	mvn.w	r9, r9
 8008a40:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8008a44:	f1bc 0f09 	cmp.w	ip, #9
 8008a48:	d81c      	bhi.n	8008a84 <_strtoul_l.constprop.0+0x94>
 8008a4a:	4664      	mov	r4, ip
 8008a4c:	42a3      	cmp	r3, r4
 8008a4e:	dd2a      	ble.n	8008aa6 <_strtoul_l.constprop.0+0xb6>
 8008a50:	f1b6 3fff 	cmp.w	r6, #4294967295
 8008a54:	d007      	beq.n	8008a66 <_strtoul_l.constprop.0+0x76>
 8008a56:	4580      	cmp	r8, r0
 8008a58:	d322      	bcc.n	8008aa0 <_strtoul_l.constprop.0+0xb0>
 8008a5a:	d101      	bne.n	8008a60 <_strtoul_l.constprop.0+0x70>
 8008a5c:	45a1      	cmp	r9, r4
 8008a5e:	db1f      	blt.n	8008aa0 <_strtoul_l.constprop.0+0xb0>
 8008a60:	2601      	movs	r6, #1
 8008a62:	fb00 4003 	mla	r0, r0, r3, r4
 8008a66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a6a:	e7e9      	b.n	8008a40 <_strtoul_l.constprop.0+0x50>
 8008a6c:	2c2b      	cmp	r4, #43	@ 0x2b
 8008a6e:	bf04      	itt	eq
 8008a70:	782c      	ldrbeq	r4, [r5, #0]
 8008a72:	1c85      	addeq	r5, r0, #2
 8008a74:	e7cd      	b.n	8008a12 <_strtoul_l.constprop.0+0x22>
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d1d8      	bne.n	8008a2c <_strtoul_l.constprop.0+0x3c>
 8008a7a:	2c30      	cmp	r4, #48	@ 0x30
 8008a7c:	bf0c      	ite	eq
 8008a7e:	2308      	moveq	r3, #8
 8008a80:	230a      	movne	r3, #10
 8008a82:	e7d3      	b.n	8008a2c <_strtoul_l.constprop.0+0x3c>
 8008a84:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8008a88:	f1bc 0f19 	cmp.w	ip, #25
 8008a8c:	d801      	bhi.n	8008a92 <_strtoul_l.constprop.0+0xa2>
 8008a8e:	3c37      	subs	r4, #55	@ 0x37
 8008a90:	e7dc      	b.n	8008a4c <_strtoul_l.constprop.0+0x5c>
 8008a92:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8008a96:	f1bc 0f19 	cmp.w	ip, #25
 8008a9a:	d804      	bhi.n	8008aa6 <_strtoul_l.constprop.0+0xb6>
 8008a9c:	3c57      	subs	r4, #87	@ 0x57
 8008a9e:	e7d5      	b.n	8008a4c <_strtoul_l.constprop.0+0x5c>
 8008aa0:	f04f 36ff 	mov.w	r6, #4294967295
 8008aa4:	e7df      	b.n	8008a66 <_strtoul_l.constprop.0+0x76>
 8008aa6:	1c73      	adds	r3, r6, #1
 8008aa8:	d106      	bne.n	8008ab8 <_strtoul_l.constprop.0+0xc8>
 8008aaa:	2322      	movs	r3, #34	@ 0x22
 8008aac:	4630      	mov	r0, r6
 8008aae:	f8ce 3000 	str.w	r3, [lr]
 8008ab2:	b932      	cbnz	r2, 8008ac2 <_strtoul_l.constprop.0+0xd2>
 8008ab4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ab8:	b107      	cbz	r7, 8008abc <_strtoul_l.constprop.0+0xcc>
 8008aba:	4240      	negs	r0, r0
 8008abc:	2a00      	cmp	r2, #0
 8008abe:	d0f9      	beq.n	8008ab4 <_strtoul_l.constprop.0+0xc4>
 8008ac0:	b106      	cbz	r6, 8008ac4 <_strtoul_l.constprop.0+0xd4>
 8008ac2:	1e69      	subs	r1, r5, #1
 8008ac4:	6011      	str	r1, [r2, #0]
 8008ac6:	e7f5      	b.n	8008ab4 <_strtoul_l.constprop.0+0xc4>
 8008ac8:	0800a951 	.word	0x0800a951

08008acc <_strtoul_r>:
 8008acc:	f7ff bf90 	b.w	80089f0 <_strtoul_l.constprop.0>

08008ad0 <__ascii_wctomb>:
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	4608      	mov	r0, r1
 8008ad4:	b141      	cbz	r1, 8008ae8 <__ascii_wctomb+0x18>
 8008ad6:	2aff      	cmp	r2, #255	@ 0xff
 8008ad8:	d904      	bls.n	8008ae4 <__ascii_wctomb+0x14>
 8008ada:	228a      	movs	r2, #138	@ 0x8a
 8008adc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae0:	601a      	str	r2, [r3, #0]
 8008ae2:	4770      	bx	lr
 8008ae4:	2001      	movs	r0, #1
 8008ae6:	700a      	strb	r2, [r1, #0]
 8008ae8:	4770      	bx	lr
	...

08008aec <fiprintf>:
 8008aec:	b40e      	push	{r1, r2, r3}
 8008aee:	b503      	push	{r0, r1, lr}
 8008af0:	4601      	mov	r1, r0
 8008af2:	ab03      	add	r3, sp, #12
 8008af4:	4805      	ldr	r0, [pc, #20]	@ (8008b0c <fiprintf+0x20>)
 8008af6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008afa:	6800      	ldr	r0, [r0, #0]
 8008afc:	9301      	str	r3, [sp, #4]
 8008afe:	f7fe ff7b 	bl	80079f8 <_vfiprintf_r>
 8008b02:	b002      	add	sp, #8
 8008b04:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b08:	b003      	add	sp, #12
 8008b0a:	4770      	bx	lr
 8008b0c:	20000018 	.word	0x20000018

08008b10 <abort>:
 8008b10:	2006      	movs	r0, #6
 8008b12:	b508      	push	{r3, lr}
 8008b14:	f000 f834 	bl	8008b80 <raise>
 8008b18:	2001      	movs	r0, #1
 8008b1a:	f7f8 ff22 	bl	8001962 <_exit>

08008b1e <_malloc_usable_size_r>:
 8008b1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b22:	1f18      	subs	r0, r3, #4
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	bfbc      	itt	lt
 8008b28:	580b      	ldrlt	r3, [r1, r0]
 8008b2a:	18c0      	addlt	r0, r0, r3
 8008b2c:	4770      	bx	lr

08008b2e <_raise_r>:
 8008b2e:	291f      	cmp	r1, #31
 8008b30:	b538      	push	{r3, r4, r5, lr}
 8008b32:	4605      	mov	r5, r0
 8008b34:	460c      	mov	r4, r1
 8008b36:	d904      	bls.n	8008b42 <_raise_r+0x14>
 8008b38:	2316      	movs	r3, #22
 8008b3a:	6003      	str	r3, [r0, #0]
 8008b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b40:	bd38      	pop	{r3, r4, r5, pc}
 8008b42:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008b44:	b112      	cbz	r2, 8008b4c <_raise_r+0x1e>
 8008b46:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b4a:	b94b      	cbnz	r3, 8008b60 <_raise_r+0x32>
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	f000 f831 	bl	8008bb4 <_getpid_r>
 8008b52:	4622      	mov	r2, r4
 8008b54:	4601      	mov	r1, r0
 8008b56:	4628      	mov	r0, r5
 8008b58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b5c:	f000 b818 	b.w	8008b90 <_kill_r>
 8008b60:	2b01      	cmp	r3, #1
 8008b62:	d00a      	beq.n	8008b7a <_raise_r+0x4c>
 8008b64:	1c59      	adds	r1, r3, #1
 8008b66:	d103      	bne.n	8008b70 <_raise_r+0x42>
 8008b68:	2316      	movs	r3, #22
 8008b6a:	6003      	str	r3, [r0, #0]
 8008b6c:	2001      	movs	r0, #1
 8008b6e:	e7e7      	b.n	8008b40 <_raise_r+0x12>
 8008b70:	2100      	movs	r1, #0
 8008b72:	4620      	mov	r0, r4
 8008b74:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008b78:	4798      	blx	r3
 8008b7a:	2000      	movs	r0, #0
 8008b7c:	e7e0      	b.n	8008b40 <_raise_r+0x12>
	...

08008b80 <raise>:
 8008b80:	4b02      	ldr	r3, [pc, #8]	@ (8008b8c <raise+0xc>)
 8008b82:	4601      	mov	r1, r0
 8008b84:	6818      	ldr	r0, [r3, #0]
 8008b86:	f7ff bfd2 	b.w	8008b2e <_raise_r>
 8008b8a:	bf00      	nop
 8008b8c:	20000018 	.word	0x20000018

08008b90 <_kill_r>:
 8008b90:	b538      	push	{r3, r4, r5, lr}
 8008b92:	2300      	movs	r3, #0
 8008b94:	4d06      	ldr	r5, [pc, #24]	@ (8008bb0 <_kill_r+0x20>)
 8008b96:	4604      	mov	r4, r0
 8008b98:	4608      	mov	r0, r1
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	602b      	str	r3, [r5, #0]
 8008b9e:	f7f8 fed0 	bl	8001942 <_kill>
 8008ba2:	1c43      	adds	r3, r0, #1
 8008ba4:	d102      	bne.n	8008bac <_kill_r+0x1c>
 8008ba6:	682b      	ldr	r3, [r5, #0]
 8008ba8:	b103      	cbz	r3, 8008bac <_kill_r+0x1c>
 8008baa:	6023      	str	r3, [r4, #0]
 8008bac:	bd38      	pop	{r3, r4, r5, pc}
 8008bae:	bf00      	nop
 8008bb0:	2000096c 	.word	0x2000096c

08008bb4 <_getpid_r>:
 8008bb4:	f7f8 bebe 	b.w	8001934 <_getpid>

08008bb8 <_init>:
 8008bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bba:	bf00      	nop
 8008bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bbe:	bc08      	pop	{r3}
 8008bc0:	469e      	mov	lr, r3
 8008bc2:	4770      	bx	lr

08008bc4 <_fini>:
 8008bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bc6:	bf00      	nop
 8008bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bca:	bc08      	pop	{r3}
 8008bcc:	469e      	mov	lr, r3
 8008bce:	4770      	bx	lr
