INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:49:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 2.586ns (30.418%)  route 5.916ns (69.582%))
  Logic Levels:           22  (CARRY4=9 LUT2=2 LUT3=4 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2777, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X14Y93         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/Q
                         net (fo=19, routed)          0.438     1.200    lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q
    SLICE_X13Y93         LUT4 (Prop_lut4_I0_O)        0.043     1.243 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_7__0/O
                         net (fo=1, routed)           0.000     1.243    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_7__0_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.494 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.494    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.647 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0/O[1]
                         net (fo=5, routed)           0.319     1.966    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0_n_6
    SLICE_X14Y94         LUT3 (Prop_lut3_I0_O)        0.119     2.085 f  lsq3/handshake_lsq_lsq3_core/ldq_head_q[2]_i_10__0/O
                         net (fo=33, routed)          0.662     2.746    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X36Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.789 f  lsq3/handshake_lsq_lsq3_core/dataReg[24]_i_2__0/O
                         net (fo=1, routed)           0.403     3.192    lsq3/handshake_lsq_lsq3_core/dataReg[24]_i_2__0_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I4_O)        0.043     3.235 f  lsq3/handshake_lsq_lsq3_core/dataReg[24]_i_1__0/O
                         net (fo=2, routed)           0.434     3.669    load3/data_tehb/dataReg_reg[31]_2[24]
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.053     3.722 f  load3/data_tehb/ltOp_carry__2_i_21/O
                         net (fo=9, routed)           0.507     4.229    load3/data_tehb/control/ltOp_carry__2_i_29__0_1[1]
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.131     4.360 f  load3/data_tehb/control/level4_c1[24]_i_7/O
                         net (fo=2, routed)           0.149     4.509    load3/data_tehb/control/level4_c1[24]_i_7_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.552 r  load3/data_tehb/control/level4_c1[24]_i_4/O
                         net (fo=57, routed)          0.448     5.000    load3/data_tehb/control/dataReg_reg[27]
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.049     5.049 r  load3/data_tehb/control/level4_c1[9]_i_3__0/O
                         net (fo=5, routed)           0.526     5.575    mulf1/operator/RoundingAdder/X[1]
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.129     5.704 r  mulf1/operator/RoundingAdder/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000     5.704    addf1/operator/S[3]
    SLICE_X40Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.877 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.877    addf1/operator/ltOp_carry_n_0
    SLICE_X40Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.927 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.927    addf1/operator/ltOp_carry__0_n_0
    SLICE_X40Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.977 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.977    addf1/operator/ltOp_carry__1_n_0
    SLICE_X40Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.027 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.027    addf1/operator/ltOp_carry__2_n_0
    SLICE_X40Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.149 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.414     6.563    addf1/operator/CO[0]
    SLICE_X37Y85         LUT2 (Prop_lut2_I0_O)        0.137     6.700 r  addf1/operator/i__carry_i_2__0/O
                         net (fo=1, routed)           0.177     6.877    addf1/operator/p_1_in[2]
    SLICE_X39Y85         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.279     7.156 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.156    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.260 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.360     7.620    addf1/operator/RightShifterComponent/ps_c1_reg[4]_0[0]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.120     7.740 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0/O
                         net (fo=5, routed)           0.328     8.068    addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0_n_0
    SLICE_X38Y86         LUT3 (Prop_lut3_I0_O)        0.051     8.119 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_1__0/O
                         net (fo=21, routed)          0.444     8.564    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.139     8.703 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.307     9.010    addf1/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=2777, unset)         0.483    11.683    addf1/operator/RightShifterComponent/clk
    SLICE_X37Y84         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X37Y84         FDRE (Setup_fdre_C_R)       -0.381    11.266    addf1/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  2.257    




