(kicad_pcb (version 20170123) (host pcbnew "(2017-02-01 revision 9319ef0)-master")

  (general
    (links 0)
    (no_connects 0)
    (area 25.360476 24.374999 34.329524 26.425001)
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 1)
    (nets 1)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.25)
    (trace_clearance 0.2)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.2)
    (segment_width 0.2)
    (edge_width 0.15)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements FFFFFF7F)
    (pcbplotparams
      (layerselection 0x00030_ffffffff)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.2)
    (trace_width 0.25)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
  )

  (module RESC3216X65 (layer F.Cu) (tedit 5898E501) (tstamp 5898E4FF)
    (at 25.4 25.4)
    (descr "Resistor,Chip;3.20mm L X 1.60mm W X 0.65mm H")
    (attr smd)
    (fp_text reference REF** (at 0 0) (layer F.SilkS) hide
      (effects (font (size 0.8 0.8) (thickness 0.15)))
    )
    (fp_text value RESC3216X65 (at 0 0) (layer F.Fab)
      (effects (font (size 0.8 0.8) (thickness 0.15)))
    )
    (fp_line (start -2.275 1.15) (end -2.275 -1.15) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.275 1.15) (end -2.275 1.15) (layer F.CrtYd) (width 0.15))
    (fp_line (start 2.275 -1.15) (end 2.275 1.15) (layer F.CrtYd) (width 0.15))
    (fp_line (start -2.275 -1.15) (end 2.275 -1.15) (layer F.CrtYd) (width 0.15))
    (fp_line (start 0.621 -0.646) (end -0.621 -0.646) (layer F.SilkS) (width 0.35))
    (fp_line (start -0.621 -0.646) (end 0.621 -0.646) (layer F.SilkS) (width 0.35))
    (fp_line (start 0.621 0.646) (end -0.621 0.646) (layer F.SilkS) (width 0.35))
    (fp_line (start -0.621 0.646) (end 0.621 0.646) (layer F.SilkS) (width 0.35))
    (pad 2 smd rect (at 1.45 0) (size 1.15 1.8) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -1.45 0) (size 1.15 1.8) (layers F.Cu F.Paste F.Mask))
    (model ${KIPRJMOD}/EIA1206_METRIC3216/000.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

)
