#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Sat Jul 29 03:20:57 2017
# Process ID: 120901
# Current directory: /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/.Xil
# Command line: vivado -mode batch -notrace -source create_hw_pfm.tcl /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.xpr
# Log file: /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/.Xil/vivado.log
# Journal file: /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/.Xil/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/digilent/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1460] Use of init.tcl in /opt/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
open_project /home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDx/2017.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_processing_system7_0_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_processing_system7_0_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_processing_system7_0_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_processing_system7_0_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_processing_system7_0_0/sim/libremoteport.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_auto_pc_1' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_auto_pc_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s01_regslice_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_regslice_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s01_data_fifo_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_s01_data_fifo_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s00_regslice_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_regslice_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Arty_Z7_20_s00_data_fifo_0' generated file not found '/home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/ip/Arty_Z7_20_s00_data_fifo_0/stats.txt'. Please regenerate to continue.
source create_hw_pfm.tcl -notrace
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_142M
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_sysclk
Adding cell -- digilentinc.com:ip:dvi2rgb:1.7 - dvi2rgb_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmi
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_shield_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_shield_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dvi2rgb_0/aPixelClkLckd(undef) and /proc_sys_reset_0/aux_reset_in(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Successfully read diagram <Arty_Z7_20> from BD file </home/digilent/sam_work/git/sbobrowicz/Arty-Z7-20-base/src/others/SDSoC_Staging/proj_copy/Arty_Z7_20/Arty_Z7_20.srcs/sources_1/bd/Arty_Z7_20/Arty_Z7_20.bd>
INFO: [Common 17-206] Exiting Vivado at Sat Jul 29 03:21:10 2017...
