<h2 id="Ncore3.6FSYS:Week#46:11/13/23to11/17/23-Highlights:"><strong>Highlights:</strong></h2><p>fregr: 93% → 54% -&gt; 91%</p><p>fregr_cov</p><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="e2d23622-b34a-4044-804b-92cffe279962" class="confluenceTable"><tbody><tr><th class="confluenceTh"><p> </p></th><th class="confluenceTh"><p><strong>Coverage (11/14)</strong></p></th><th class="confluenceTh"><p><strong>diff with previous datas (11/04)</strong></p></th></tr><tr><td class="confluenceTd"><p>hw_cfg_60_4</p></td><td class="confluenceTd"><p>88.91%</p></td><td class="confluenceTd"><p>+1.38%</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_45_e</p></td><td class="confluenceTd"><p>95.17%</p></td><td class="confluenceTd"><p>+0.9%</p></td></tr><tr><td class="confluenceTd"><p>hw_config_e_atomic</p></td><td class="confluenceTd"><p>88.3%</p></td><td class="confluenceTd"><p>+2.37</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_resiltech_connectivity_e</p></td><td class="confluenceTd"><p>70.06%</p></td><td class="confluenceTd"><p>+18.37%</p></td></tr><tr><td class="confluenceTd"><p>hw_cfg_tenstorrent_4CN</p></td><td class="confluenceTd"><p>95.13%</p></td><td class="confluenceTd"><p>+4.47%</p></td></tr></tbody></table></div><p /><h2 id="Ncore3.6FSYS:Week#46:11/13/23to11/17/23-Activities:"><strong>Activities:</strong></h2><h3 id="Ncore3.6FSYS:Week#46:11/13/23to11/17/23-cyrille,Abdelaziz,Naveen,Neha:">cyrille,Abdelaziz,Naveen,Neha:</h3><p>Debug fregr  &amp; update testcase to increase coverage (cf Jira tickets)</p><p /><h3 id="Ncore3.6FSYS:Week#46:11/13/23to11/17/23-Urvish">Urvish</h3><ul><li><p>Worked on  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13252" rel="nofollow">CONC-13252</a> <strong>&lt;fregr pass rate jira&gt;</strong> : hw_cfg_7_all_ecc, concerto_fsc_csr_parity_prot_check_test_bist_auto : [run_bist_seq] Error detected in Bist seq, FSCBISTAR Reg 10</p><ul><li><p>This error requires fix in ioaiu &amp; chiaiu dv code to consider this requirement from Eric/Boon - the full BIST test needs to complete before transactions are presented on the native interface. Assigned this jira to Hema to fix from ioaiu side. And, Opened separate jira <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13289" rel="nofollow">CONC-13289</a> to take care in chiaiu dv.</p></li></ul></li><li><p>Resolved (can not reproduce) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13264" rel="nofollow">CONC-13264</a> : cerr_over_thres_fault does not assert by fault checker</p></li><li><p>Debugged &amp; suggested the fix <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13267" rel="nofollow">CONC-13267</a> <strong>&lt;fregr pass rate jira&gt;</strong> : DVM test: null object</p><ul><li><p>With suggested fix, Test passes.</p></li></ul></li><li><p>Resolved (can not reproduce) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13272" rel="nofollow">CONC-13272</a> : [fsys_fault_injector_checker] Fault mismatch observed for tb_top.dut.fsc.dmi0.</p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13280" rel="nofollow">CONC-13280</a> : Illegal Bin in concerto_fsc_tasks.svh</p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13228" rel="nofollow">CONC-13228</a> : uvm_test_top [uvm_test_top] Test Timeout</p></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13029" rel="nofollow">CONC-13029</a> <strong>&lt;fregr pass rate jira&gt;</strong> : Above fields of DM_CMT_REQ have mismatched</p><ul><li><p>I reproduced and understood the issue. Initially, it looked like the issue from the chi cache model. </p></li><li><p>As per my analysis, It is DCE rtl or DCE DV issue. I raised the priority to critical due to 4th signature.</p></li></ul></li></ul>