
寄存器描述
====================

+-----------------------------+------+
| 名称                        | 描述 |
+-----------------------------+------+
| `psram_configure`_          |      |
+-----------------------------+------+
| `psram_manual_control`_     |      |
+-----------------------------+------+
| `fifo_thres_control`_       |      |
+-----------------------------+------+
| `psram_manual_control2`_    |      |
+-----------------------------+------+
| `winbond_psram_configure`_  |      |
+-----------------------------+------+
| `winbond_psram_status`_     |      |
+-----------------------------+------+
| `winbond_psram_configure2`_ |      |
+-----------------------------+------+
| `apmemory_psram_configure`_ |      |
+-----------------------------+------+
| `apmemory_psram_status`_    |      |
+-----------------------------+------+
| `psram_manual_control3`_    |      |
+-----------------------------+------+
| `psram_intf_delay_ctrl0`_   |      |
+-----------------------------+------+
| `psram_intf_delay_ctrl1`_   |      |
+-----------------------------+------+
| `psram_intf_delay_ctrl2`_   |      |
+-----------------------------+------+
| `psram_intf_delay_ctrl3`_   |      |
+-----------------------------+------+
| `psram_intf_delay_ctrl4`_   |      |
+-----------------------------+------+
| `psram_intf_delay_ctrl5`_   |      |
+-----------------------------+------+
| `psram_intf_delay_ctrl6`_   |      |
+-----------------------------+------+
| `psram_intf_delay_ctrlB`_   |      |
+-----------------------------+------+
| `psram_dbg_sel`_            |      |
+-----------------------------+------+
| `psram_dummy_reg`_          |      |
+-----------------------------+------+
| `psram_timeout_reg`_        |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl0`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl1`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl2`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl3`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl4`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl5`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl6`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl7`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl8`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrl9`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrlA`_  |      |
+-----------------------------+------+
| `psram_rough_delay_ctrlB`_  |      |
+-----------------------------+------+

psram_configure
-----------------
 
**地址：**  0x4001a000
 
.. figure:: ../../picture/psram_psram_configure.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                       |
    +==========+==============================+========+=============+============================================+
    | 31:28    | reg_linear_bnd_b             | r/w    | 4'd10       | Linear burst boundary shift bit            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 27:24    | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 23       | reg_clkn_free                | r/w    | 1'b1        | Clock# free run                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 22:20    | reg_pck_s_div                | r/w    | 3'd0        | EMI AXI bus clock division from psram_ck   |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 19       | reg_wb_hyper3                | r/w    | 1'b0        | Winbond Hyper3 bus                         |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 18       | reg_x16_mode                 | r/w    | 1'b0        | 16-bit pSRAM mode enable                   |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 17       | reg_config_gnt               | r      | 1'b0        | pSRAM register configure grant             |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 16       | reg_config_req               | r/w    | 1'b0        | pSRAM register configure request           |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 15       | sts_config_r_done            | r      | 1'b1        | pSRAM register read done                   |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 14       | sts_config_w_done            | r      | 1'b1        | pSRAM register write done                  |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 13       | reg_config_r_pusle           | w1p    | 1'b0        | pSRAM configuration read enable            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 12       | reg_config_w_pusle           | w1p    | 1'b0        | pSRAM configuration write enable           |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 11       | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 10:8     | reg_wb_reg_sel               | r/w    | 2'd0        | Winbond pSRAM Register R/W selection       |
    +          +                              +        +             +                                            +
    |          |                              |        |             | 3'd0 - ID0 / 3'd1 - ID1                    |
    +          +                              +        +             +                                            +
    |          |                              |        |             | 3'd2 - CR0 / 3'd3 - CR1 /3'd4 - CR2        |
    +          +                              +        +             +                                            +
    |          |                              |        |             | 3'd5 - CR3 / 3'd6 - CR4                    |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 7        | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 6:4      | reg_ap_mr                    | r/w    | 3'd0        | APMemory pSRAM Mode Register R/W selection |
    +          +                              +        +             +                                            +
    |          |                              |        |             | 3'd0=MA0 / 3'd1=MA1 /                      |
    +          +                              +        +             +                                            +
    |          |                              |        |             | 3'd2=MA2 / 3'd3=MA3 /                      |
    +          +                              +        +             +                                            +
    |          |                              |        |             | 3'd4=MA4 / 3'd6=MA6 /                      |
    +          +                              +        +             +                                            +
    |          |                              |        |             | 3'd7=MA8                                   |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 3        | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 2:0      | reg_vendor_sel               | r/w    | 3'b010      | pSRAM vendor selection                     |
    +          +                              +        +             +                                            +
    |          |                              |        |             | [0] - Winbond                              |
    +          +                              +        +             +                                            +
    |          |                              |        |             | [1] - APM_XCELLA                           |
    +          +                              +        +             +                                            +
    |          |                              |        |             | [2] - APM_HYPER                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+

psram_manual_control
----------------------
 
**地址：**  0x4001a004
 
.. figure:: ../../picture/psram_psram_manual_control.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                     |
    +==========+==============================+========+=============+==========================================+
    | 31:16    | sts_config_read              | r      | 16'd0       | full data from psram register read       |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 15       | reg_ck_edge_nali             | r/w    | 1'b0        | pSRAM clock 2x1x edge alignment          |
    +          +                              +        +             +                                          +
    |          |                              |        |             | 1'b0 - 2x/1x edge align                  |
    +          +                              +        +             +                                          +
    |          |                              |        |             | 1'b1 - 2x/1x edge stagger                |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 14       | reg_psram_resetb             | r/w    | 1'b1        | pSRAM reset pin control                  |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 13       | reg_force_ceb_high           | r/w    | 1'b0        | Force pSRAM ceb pin high                 |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 12       | reg_force_ceb_low            | r/w    | 1'b0        | Force pSRAM ceb pin low(higher priority) |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 11       | reg_wb_bl2_mask              | r/w    | 1'b1        | pSRAM Winbond burst length bit2 mask     |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 10       | reg_dqs_latch_inv            | r/w    | 1'b0        | pSRAM DQS latch invert                   |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 9        | reg_state_hold_tick          | r/w    | 1'b0        | pSRAM hold state clock tick              |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 8        | reg_wc_sw_en                 | r/w    | 1'd0        | pSRAM wait cycle sw mode enable          |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 7        | RSVD                         |        |             |                                          |
    +----------+------------------------------+--------+-------------+------------------------------------------+
    | 6:0      | reg_wc_sw                    | r/w    | 7'd0        | pSRAM sw mode wait cycle value           |
    +----------+------------------------------+--------+-------------+------------------------------------------+

fifo_thres_control
--------------------
 
**地址：**  0x4001a008
 
.. figure:: ../../picture/psram_fifo_thres_control.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                |
    +==========+==============================+========+=============+=====================================+
    | 31:16    | reg_mask_r_fifo_rem          | r/w    | 16'h0       | Read data fifo remain cnt threshold |
    +----------+------------------------------+--------+-------------+-------------------------------------+
    | 15:0     | reg_mask_w_fifo_cnt          | r/w    | 16'h0       | Write data fifo data cnt threshold  |
    +----------+------------------------------+--------+-------------+-------------------------------------+

psram_manual_control2
-----------------------
 
**地址：**  0x4001a00c
 
.. figure:: ../../picture/psram_psram_manual_control2.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                          |
    +==========+==============================+========+=============+===============================================================================================================+
    | 31:24    | reg_addr_mask                | r/w    | 8'h1f       | pSRAM memory address mask for [27:20]                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------+
    | 23       | reg_pwrap_sw_en              | r/w    | 1'd0        | pSRAM WRAP sw setting enable (default off)                                                                    |
    +          +                              +        +             +                                                                                                               +
    |          |                              |        |             | Note - When using APS256XXN and setting burst length to 2'b11, it is necessary to set this register to 1      |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------+
    | 22:20    | RSVD                         |        |             |                                                                                                               |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------+
    | 19:16    | reg_pwrap_sw_sht_b           | r/w    | 4'd8        | pSRAM WRAP sw setting value                                                                                   |
    +          +                              +        +             +                                                                                                               +
    |          |                              |        |             | Note - When using APS256XXN and setting burst length to 2'b11, it is necessary  to set this register to 4'd11 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------+
    | 15       | RSVD                         |        |             |                                                                                                               |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------+
    | 14:8     | reg_dqs_rel_val              | r/w    | 7'h20       | pSRAM dqs_oen release counter value                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------+
    | 7        | reg_hc_sw_en                 | r/w    | 1'd0        | pSRAM hold cycle sw mode enable                                                                               |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------+
    | 6:0      | reg_hold_cycle_sw            | r/w    | 7'd8        | pSRAM sw mode hold cycle value                                                                                |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------+

winbond_psram_configure
-------------------------
 
**地址：**  0x4001a010
 
.. figure:: ../../picture/psram_winbond_psram_configure.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                                             |
    +==========+==============================+========+=============+==================================================================================================================================+
    | 31       | reg_wb_sw_rst                | r/w    | 1'b0        | Winbond pSRAM CR1 - Software Reset                                                                                               |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | Trigger software reset (if device supprts)                                                                                       |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 30       | reg_wb_mclk_type             | r/w    | 1'b1        | Winbond pSRAM CR1 - Master Clock Type                                                                                            |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 0 - Differential CK#, CK                                                                                                         |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1 - Single Ended                                                                                                                 |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 29       | reg_wb_ipd                   | r/w    | 1'b0        | Winbond pSRAM CR1 - Input Power Down                                                                                             |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 0 - Normal                                                                                                                       |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1 - Enter Input Power Down Mode                                                                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 28:26    | RSVD                         |        |             |                                                                                                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 25       | reg_wb_linear_dis            | r/w    | 1'b0        | Winbond pSRAM linear burst disable                                                                                               |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 24       | reg_wb_hybrid_slp            | r/w    | 1'b0        | Winbond pSRAM CR1 - Hybrid Sleep Mode configuration                                                                              |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b0 - Normal operation                                                                                                          |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b1 - Enter Hybrid Sleep Mode                                                                                                   |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 23:21    | RSVD                         |        |             |                                                                                                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 20:16    | reg_wb_pasr                  | r/w    | 5'd0        | Winbond pSRAM CR1 - Partial Array Refresh + Distributed Refresh Interval                                                         |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | -------------------------------------------------------------------------------------------------------------------------------- |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | For pSRAM >4MB [20:18] ; For pSRAM=4MB [18:16]                                                                                   |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b000 - Full array / 3'b001 - Bottom 1/2 array / 3'b010 - Bottom 1/4 array / 3'b011 - Bottom 1/8 array                          |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b100 - RSVD / 3'b101 - Top 1/2 array / 3'b110 - Top 1/4 array / 3'b111 - Top 1/8 array                                         |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | -------------------------------------------------------------------------------------------------------------------------------- |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | For pSRAM >4MB [17:16]                                                                                                           |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 2'b10 - 1us / 2'b01 - 4is                                                                                                        |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 15:14    | RSVD                         |        |             |                                                                                                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 13       | reg_wb_dpd_dis               | r/w    | 1'b1        | Winbond pSRAM CR0 - Deep Power-Down Disable configuration                                                                        |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b0 - Deep sleep enable                                                                                                         |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b1 - Normal operation                                                                                                          |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 12       | reg_wb_fix_latency           | r/w    | 1'b1        | Winbond pSRAM CR1 - Fix Latency configuration                                                                                    |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b0 - Variable                                                                                                                  |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b1 - Fixed                                                                                                                     |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 11       | RSVD                         |        |             |                                                                                                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 10:8     | reg_wb_burst_length          | r/w    | 3'd7        | Winbond pSRAM CR0 - Burst Length configuration                                                                                   |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | ------------------------------------------                                                                                       |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | For Non-Hyper Bus3                                                                                                               |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b100 - 128 Byte                                                                                                                |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b101 - 64 Byte                                                                                                                 |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b110 - 16 Byte                                                                                                                 |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b111 - 32 Byte                                                                                                                 |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | ------------------------------------------                                                                                       |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | For Hyper Bus3                                                                                                                   |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b100 - 128 Beat                                                                                                                |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b101 - 64 Beat                                                                                                                 |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b110 - 16 Beat                                                                                                                 |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b111 - 32 Beat                                                                                                                 |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b011 - 512 Beat                                                                                                                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 7        | reg_wb_hybrid_en             | r/w    | 1'b1        | Winbond pSRAM CR0 - Hybrid Burst Enable                                                                                          |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b0 - hybrid burst                                                                                                              |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 1'b1 - wrapped burst                                                                                                             |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 6:4      | reg_wb_drive_st              | r/w    | 3'd0        | Winbond pSRAM CR0 - Drive Strength configuration                                                                                 |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | for 4MB pSRAM                                                                                                                    |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b00 - 50Ω / 3'b01 - 35Ω / 3'b10 - 100Ω / 3'b11 - 200Ω                                                                          |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | For 8MB pSRAM                                                                                                                    |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b000 - 34Ω / 3'b001 - 115Ω / 3'b010 - 67Ω / 3'b011 - 46Ω                                                                       |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 3'b100 - 34Ω / 3'b101 - 27Ω / 3'b110 - 22Ω / 3'b111 - 19Ω                                                                        |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
    | 3:0      | reg_wb_latency               | r/w    | 4'd2        | Winbond pSRAM CR0 - Latency Counter configuration                                                                                |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | --------------------------------------------------------------                                                                   |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | For Non-Hyper Bus3                                                                                                               |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 4'b0000 - Latency = 5 / Max freq. = 133 MHz                                                                                      |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 4'b0001 - Latency = 6 / Max freq. = 166 MHz                                                                                      |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 4'b0010 - Latency = 7 / Max freq. = 200 MHz                                                                                      |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 4'b1110 - Latency = 3 / Max freq. = 83 MHz                                                                                       |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 4'b1111 - Latency = 4 / Max freq. = 100 MHz                                                                                      |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | Others - RSVD                                                                                                                    |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | --------------------------------------------------------------                                                                   |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | For Hyper Bus3                                                                                                                   |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 4'b0111 - Latency = 14 / Max freq. = 400 MHz                                                                                     |
    +          +                              +        +             +                                                                                                                                  +
    |          |                              |        |             | 4'b1001 - Latency = 19 / Max freq. = 533 MHz                                                                                     |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------+

winbond_psram_status
----------------------
 
**地址：**  0x4001a014
 
.. figure:: ../../picture/psram_winbond_psram_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                    |
    +==========+==============================+========+=============+=========================================================================================================+
    | 31       | RSVD                         |        |             |                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 30       | sts_wb_mclk_type             | r      | 1'b1        | Winbond pSRAM CR1 - Master Clock Type                                                                   |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 0 - Differential CK#, CK                                                                                |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 1 - Single Ended                                                                                        |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 29:25    | RSVD                         |        |             |                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 24       | sts_wb_hybrid_slp            | r      | 1'b0        | Winbond pSRAM CR1 - Hybrid Sleep Mode configuration
                                                    |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 1'b0 - Normal operation
                                                                                |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 1'b1 - Enter Hybrid Sleep Mode                                                                          |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 23:21    | RSVD                         |        |             |                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 20:16    | sts_wb_pasr                  | r      | 5'd0        | Winbond pSRAM CR1 - Partial Array Refresh + Distributed Refresh Interval                                |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | For pSRAM >4MB [20:18] ; For pSRAM=4MB [18:16]                                                          |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b000 - Full array / 3'b001 - Bottom 1/2 array / 3'b010 - Bottom 1/4 array / 3'b011 - Bottom 1/8 array |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b100 - RSVD / 3'b101 - Top 1/2 array / 3'b110 - Top 1/4 array / 3'b111 - Top 1/8 array                |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | For pSRAM >4MB [17:16]                                                                                  |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 2'b10 - 1us / 2'b01 - 4is                                                                               |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 15:14    | RSVD                         |        |             |                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 13       | sts_wb_dpd_dis               | r      | 1'b1        | Winbond pSRAM CR0 - Deep Power-Down Disable configuration
                                              |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 1'b0 - Deep sleep enable
                                                                               |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 1'b1 - Normal operation                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 12       | sts_wb_fix_latency           | r      | 1'b1        | Winbond pSRAM CR0 - Fix Latency configuration
                                                          |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 1'b0 - Variable
                                                                                        |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 1'b1 - Fixed                                                                                            |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 11       | RSVD                         |        |             |                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 10:8     | sts_wb_burst_length          | r      | 3'd3        | Winbond pSRAM CR0 - Burst Length configuration                                                          |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | ------------------------------------------                                                              |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | For Non-Hyper Bus3                                                                                      |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b100 - 128 Byte                                                                                       |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b101 - 64 Byte                                                                                        |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b110 - 16 Byte                                                                                        |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b111 - 32 Byte                                                                                        |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | ------------------------------------------                                                              |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | For Hyper Bus3                                                                                          |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b100 - 128 Beat                                                                                       |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b101 - 64 Beat                                                                                        |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b110 - 16 Beat                                                                                        |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b111 - 32 Beat                                                                                        |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b011 - 512 Beat                                                                                       |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 7        | sts_wb_hybrid_en             | r      | 1'b1        | Winbond pSRAM CR0 - Hybrid Burst Enable                                                                 |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 1'b0 - hybrid burst                                                                                     |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 1'b1 - wrapped burst                                                                                    |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 6:4      | sts_wb_drive_st              | r      | 2'd0        | Winbond pSRAM CR0 - Drive Strength configuration                                                        |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | for 4MB pSRAM                                                                                           |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b00 - 50Ω / 3'b01 - 35Ω / 3'b10 - 100Ω / 3'b11 - 200Ω                                                 |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | For 8MB pSRAM                                                                                           |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b000 - 34Ω / 3'b001 - 115Ω / 3'b010 - 67Ω / 3'b011 - 46Ω                                              |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 3'b100 - 34Ω / 3'b101 - 27Ω / 3'b110 - 22Ω / 3'b111 - 19Ω                                               |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+
    | 3:0      | sts_wb_latency               | r      | 4'd2        | Winbond pSRAM CR0 - Latency Counter configuration                                                       |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | --------------------------------------------------------------                                          |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | For Non-HS mode :                                                                                       |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 4'b0000 - Latency = 5 / Max freq. = 133 MHz                                                             |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 4'b0001 - Latency = 6 / Max freq. = 166 MHz                                                             |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 4'b0010 - Latency = 7 / Max freq. = 200 MHz                                                             |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 4'b1110 - Latency = 3 / Max freq. = 83 MHz                                                              |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 4'b1111 - Latency = 4 / Max freq. = 100 MHz                                                             |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | Others - RSVD                                                                                           |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | --------------------------------------------------------------                                          |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | For HS mode                                                                                             |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 4'b0111 - Latency = 14 / Max freq. = 400 MHz                                                            |
    +          +                              +        +             +                                                                                                         +
    |          |                              |        |             | 4'b1001 - Latency = 19 / Max freq. = 533 MHz                                                            |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------+

winbond_psram_configure2
--------------------------
 
**地址：**  0x4001a018
 
.. figure:: ../../picture/psram_winbond_psram_configure2.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                    |
    +==========+==============================+========+=============+=========================================+
    | 31:4     | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 3:0      | reg_wb_zq_code               | r/w    | 4'd0        | Winbond pSRAM CR2 - ZQ Calibration Code |
    +          +                              +        +             +                                         +
    |          |                              |        |             | 4'b1111 : ZQ Calibration command        |
    +          +                              +        +             +                                         +
    |          |                              |        |             | 4'b0011 : ZQ Reset                      |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

apmemory_psram_configure
--------------------------
 
**地址：**  0x4001a020
 
.. figure:: ../../picture/psram_apmemory_psram_configure.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                   |
    +==========+==============================+========+=============+========================================================+
    | 31:29    | RSVD                         |        |             |                                                        |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 28       | reg_glb_reset_pulse          | w1p    | 1'b0        | AP Memory pSRAM global reset enable                    |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 27:26    | RSVD                         |        |             |                                                        |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 25       | reg_ap_linear_dis            | r/w    | 1'b0        | AP Memory pSRAM linear burst disable                   |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 24       | reg_ap_r_latency_type        | r/w    | 1'b0        | AP Memory pSRAM configure MR0 - read latency type      |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 1'b0 - Variable                                        |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 1'b1 - Fixed                                           |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 23       | RSVD                         |        |             |                                                        |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 22:20    | reg_ap_r_latency_code        | r/w    | 3'b010      | AP Memory pSRAM configure MR0 - read latency code
     |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b000 - Latency = 3 / Max freq. = 66MHz
              |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b001 - Latency = 4 / Max freq. = 104MHz
             |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b010 - Latency = 5 / Max freq. = 133MHz
             |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b011 - Latency = 6 / Max freq. = 166MHz
             |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b100 - Latency = 7 / Max freq. = 200MHz
             |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | Others - RSVD                                          |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 19:18    | reg_ap_rf                    | r/w    | 1'b0        | AP Memory pSRAM configure MR4 - refresh frequency      |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 17:16    | reg_ap_drive_st              | r/w    | 2'b01       | AP Memory pSRAM configure MR0 - drive strength         |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'b00 - Full (25Ω)                                     |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'b01 - Half (50Ω)                                     |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'b10 - 1/4 (100Ω)                                     |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'b11 - 1/8 (200Ω)                                     |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 15       | RSVD                         |        |             |                                                        |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 14:12    | reg_ap_w_latency_code        | r/w    | 3'b010      | AP Memory pSRAM configure MR4 - write latency code
    |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b000 - Latency = 3 / Max freq. = 66MHz
              |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b100 - Latency = 4 / Max freq. = 104MHz
             |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b010 - Latency = 5 / Max freq. = 133MHz
             |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b110 - Latency = 6 / Max freq. = 166MHz
             |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b001 - Latency = 7 / Max freq. = 200MHz
             |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | Others - RSVD                                          |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 11       | RSVD                         |        |             |                                                        |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 10:8     | reg_ap_pasr                  | r/w    | 3'b000      | AP Memory pSRAM configure MR4 - partial array refresh  |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b000 - Full array                                    |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b001 - Bottom 1/2 array                              |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b010 - Bottom 1/4 array                              |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b011 - Bottom 1/8 array                              |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b100 - RSVD                                          |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b101 - Top 1/2 array                                 |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b110 - Top 1/4 array                                 |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 3'b111 - Top 1/8 array                                 |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 7        | reg_ap_sleep                 | r/w    | 1'b0        | AP Memory pSRAM configure MR6 - Half Sleep enable      |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 6        | reg_ap_dpd                   | r/w    | 1'b0        | AP Memory pSRAM configure MR6 - Deep Power Down enable |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 5        | reg_ap_rbx                   | r/w    | 1'b0        | AP Memory pSRAM configure MR8 - cross boundary enable  |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 1'b0 - Read within 1K boundary                         |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 1'b1 - Read cross 1K boundary                          |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 4        | reg_ap_burst_type            | r/w    | 1'b1        | AP Memory pSRAM configure MR8 - burst type             |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 1'b0 - Normal Wrap                                     |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 1'b1 - Hybrid Wrap                                     |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 3:2      | RSVD                         |        |             |                                                        |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+
    | 1:0      | reg_ap_burst_length          | r/w    | 2'b01       | AP Memory pSRAM configure MR8 - burst length           |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | For APS6408L‐OBx                                       |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'd0 - 16 Byte                                         |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'd1 - 32 Byte                                         |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'd2 - 64 Byte                                         |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'd3 - 1K  Byte                                        |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | For APS256XXN-OBRx                                     |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'd0 - 16 Beat                                         |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'd1 - 32 Beat                                         |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'd2 - 64 Beat                                         |
    +          +                              +        +             +                                                        +
    |          |                              |        |             | 2'd3 - 2K  Byte                                        |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------+

apmemory_psram_status
-----------------------
 
**地址：**  0x4001a024
 
.. figure:: ../../picture/psram_apmemory_psram_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                |
    +==========+==============================+========+=============+=====================================================+
    | 31:25    | RSVD                         |        |             |                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 24       | sts_ap_r_latency_type        | r      | 1'b0        | AP Memory pSRAM status MR0 - read latency type
     |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 1'b0 - Variable
                                    |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 1'b1 - Fixed                                        |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 23       | RSVD                         |        |             |                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 22:20    | sts_ap_r_latency_code        | r      | 3'b010      | AP Memory pSRAM status MR0 - read latency code
     |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b000 - Latency = 3 / Mas freq. = 66MHz
           |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b001 - Latency = 4 / Mas freq. = 104MHz
          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b010 - Latency = 5 / Mas freq. = 133MHz
          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b011 - Latency = 6 / Mas freq. = 166MHz
          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b100 - Latency = 7 / Mas freq. = 200MHz
          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | Others - RSVD                                       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 19:18    | sts_ap_rf                    | r      | 1'b0        | AP Memory pSRAM configure MR4 - refresh frequency   |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 17:16    | sts_ap_drive_st              | r      | 2'b01       | AP Memory pSRAM status MR0 - drive strength
        |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'b00 - Full (25Ω)
                                 |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'b01 - Half (50Ω)
                                 |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'b10 - 1/4 (100Ω)
                                 |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'b11 - 1/8 (200Ω)                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 15       | RSVD                         |        |             |                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 14:12    | sts_ap_w_latency_code        | r      | 3'b010      | AP Memory pSRAM status MR4 - write latency code
    |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b000 - Latency = 3 / Mas freq. = 66MHz
           |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b100 - Latency = 4 / Mas freq. = 104MHz
          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b010 - Latency = 5 / Mas freq. = 133MHz
          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b110 - Latency = 6 / Mas freq. = 166MHz
          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b001 - Latency = 7 / Mas freq. = 200MHz
          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | Others - RSVD                                       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 11       | RSVD                         |        |             |                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 10:8     | sts_ap_pasr                  | r      | 3'b000      | AP Memory pSRAM status MR4 - partial array refresh
 |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b000 - Full array
                                |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b001 - Bottom 1/2 array
                          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b010 - Bottom 1/4 array
                          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b011 - Bottom 1/8 array
                          |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b100 - RSVD
                                      |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b101 - Top 1/2 array
                             |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b110 - Top 1/4 array
                             |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 3'b111 - Top 1/8 array                              |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 7        | RSVD                         |        |             |                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 6        | sts_ap_x16_mode              | r      | 1'b0        | AP Memory pSRAM status MR8 - X16 mode enable        |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 5        | sts_ap_rbx                   | r      | 1'b0        | AP Memory pSRAM status MR8 - cross boundary enable
 |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 1'b0 - Read within 1K boundary
                     |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 1'b1 - Read cross 1K boundary                       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 4        | sts_ap_burst_type            | r      | 1'b1        | AP Memory pSRAM status MR8 - burst type
            |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 1'b0 - Normal Wrap
                                 |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 1'b1 - Hybrid Wrap                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 3:2      | RSVD                         |        |             |                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 1:0      | sts_ap_burst_length          | r      | 2'b01       | AP Memory pSRAM configure MR8 - burst length        |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | For APS6408L‐OBx                                    |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'd0 - 16 Byte                                      |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'd1 - 32 Byte                                      |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'd2 - 64 Byte                                      |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'd3 - 1K  Byte                                     |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | For APS256XXN-OBRx                                  |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'd0 - 16 Beat                                      |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'd1 - 32 Beat                                      |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'd2 - 64 Beat                                      |
    +          +                              +        +             +                                                     +
    |          |                              |        |             | 2'd3 - 2K  Byte                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+

psram_manual_control3
-----------------------
 
**地址：**  0x4001a030
 
.. figure:: ../../picture/psram_psram_manual_control3.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                           |
    +==========+==============================+========+=============+================================================+
    | 31:22    | RSVD                         |        |             |                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 21:16    | reg_aph_rwds_thre_sw         | r/w    | 6'h0        | APH RWDS threshold in sw mode (reg_wc_sw_en=1) |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 15:9     | RSVD                         |        |             |                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 8        | reg_wrap2incr_en             | r/w    | 1'b1        | Auto wrap to increament enable                 |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 7        | RSVD                         |        |             |                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 6:0      | reg_adq_rel_val              | r/w    | 7'h20       | pSRAM adq_oen release counter value            |
    +----------+------------------------------+--------+-------------+------------------------------------------------+

psram_intf_delay_ctrl0
------------------------
 
**地址：**  0x4001a080
 
.. figure:: ../../picture/psram_psram_intf_delay_ctrl0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                    |
    +==========+==============================+========+=============+=========================================+
    | 31:24    | reg_delay_sel_o_clk          | r/w    | 8'h0        | Output Delay Chain Control - clk        |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 23:16    | reg_delay_sel_o_clk_n        | r/w    | 8'h0        | Output Delay Chain Control - clk_n      |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 15:8     | reg_delay_sel_o_ceb          | r/w    | 8'h0        | Output Delay Chain Control - ceb        |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 7:0      | reg_delay_sel_o_dqs_oen0     | r/w    | 8'h0        | Output Delay Chain Control - dqs_oen[0] |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

psram_intf_delay_ctrl1
------------------------
 
**地址：**  0x4001a084
 
.. figure:: ../../picture/psram_psram_intf_delay_ctrl1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                    |
    +==========+==============================+========+=============+=========================================+
    | 31:24    | reg_delay_sel_o_dqs0         | r/w    | 8'h0        | Output Delay Chain Control - dqs_o[0]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 23:16    | reg_delay_sel_o_adq_oen0     | r/w    | 8'h0        | Output Delay Chain Control - adq_oen[0] |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 15:8     | reg_delay_sel_o_adq0         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[0]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 7:0      | reg_delay_sel_o_adq1         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[1]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

psram_intf_delay_ctrl2
------------------------
 
**地址：**  0x4001a088
 
.. figure:: ../../picture/psram_psram_intf_delay_ctrl2.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                  |
    +==========+==============================+========+=============+=======================================+
    | 31:24    | reg_delay_sel_o_adq2         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[2] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 23:16    | reg_delay_sel_o_adq3         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[3] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 15:8     | reg_delay_sel_o_adq4         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[4] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 7:0      | reg_delay_sel_o_adq5         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[5] |
    +----------+------------------------------+--------+-------------+---------------------------------------+

psram_intf_delay_ctrl3
------------------------
 
**地址：**  0x4001a08c
 
.. figure:: ../../picture/psram_psram_intf_delay_ctrl3.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                  |
    +==========+==============================+========+=============+=======================================+
    | 31:24    | reg_delay_sel_o_adq6         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[6] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 23:16    | reg_delay_sel_o_adq7         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[7] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 15:8     | reg_delay_sel_i_adq0         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[0]  |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 7:0      | reg_delay_sel_i_adq1         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[1]  |
    +----------+------------------------------+--------+-------------+---------------------------------------+

psram_intf_delay_ctrl4
------------------------
 
**地址：**  0x4001a090
 
.. figure:: ../../picture/psram_psram_intf_delay_ctrl4.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                 |
    +==========+==============================+========+=============+======================================+
    | 31:24    | reg_delay_sel_i_adq2         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[2] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 23:16    | reg_delay_sel_i_adq3         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[3] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 15:8     | reg_delay_sel_i_adq4         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[4] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 7:0      | reg_delay_sel_i_adq5         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[5] |
    +----------+------------------------------+--------+-------------+--------------------------------------+

psram_intf_delay_ctrl5
------------------------
 
**地址：**  0x4001a094
 
.. figure:: ../../picture/psram_psram_intf_delay_ctrl5.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                 |
    +==========+==============================+========+=============+======================================+
    | 31:24    | reg_delay_sel_i_adq6         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[6] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 23:16    | reg_delay_sel_i_adq7         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[7] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 15:0     | reg_delay_sel_i_dqs0         | r/w    | 16'h0       | Input Delay Chain Control - dqs_i[0] |
    +----------+------------------------------+--------+-------------+--------------------------------------+

psram_intf_delay_ctrl6
------------------------
 
**地址：**  0x4001a098
 
.. figure:: ../../picture/psram_psram_intf_delay_ctrl6.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                    |
    +==========+==============================+========+=============+=========================================+
    | 31:24    | reg_delay_sel_o_dqs1         | r/w    | 8'h0        | Output Delay Chain Control - dqs_o[1]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 23:16    | reg_delay_sel_o_adq_oen1     | r/w    | 8'h0        | Output Delay Chain Control - adq_oen[1] |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 15:0     | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

psram_intf_delay_ctrlB
------------------------
 
**地址：**  0x4001a0ac
 
.. figure:: ../../picture/psram_psram_intf_delay_ctrlB.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                  |
    +==========+==============================+========+=============+=======================================+
    | 31:8     | RSVD                         |        |             |                                       |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 7:0      | reg_delay_sel_o_dqs_mask     | r/w    | 8'h0        | Output Delay Chain Control - adq_mask |
    +----------+------------------------------+--------+-------------+---------------------------------------+

psram_dbg_sel
---------------
 
**地址：**  0x4001a0c0
 
.. figure:: ../../picture/psram_psram_dbg_sel.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                  |
    +==========+==============================+========+=============+=======================+
    | 31:8     | RSVD                         |        |             |                       |
    +----------+------------------------------+--------+-------------+-----------------------+
    | 7:4      | reg_psram_dbg_sel            | r/w    | 4'd0        | pSRAM debug selection |
    +----------+------------------------------+--------+-------------+-----------------------+
    | 3:1      | RSVD                         |        |             |                       |
    +----------+------------------------------+--------+-------------+-----------------------+
    | 0        | reg_psram_dbg_en             | r/w    | 1'b0        | pSRAM debug enable    |
    +----------+------------------------------+--------+-------------+-----------------------+

psram_dummy_reg
-----------------
 
**地址：**  0x4001a0f0
 
.. figure:: ../../picture/psram_psram_dummy_reg.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                 |
    +==========+==============================+========+=============+======================+
    | 31:0     | reg_psram_dummy_reg          | r/w    | 32'hFFFF0000| pSRAM Dummy register |
    +----------+------------------------------+--------+-------------+----------------------+

psram_timeout_reg
-------------------
 
**地址：**  0x4001a0f4
 
.. figure:: ../../picture/psram_psram_timeout_reg.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                 |
    +==========+==============================+========+=============+======================+
    | 31:28    | RSVD                         |        |             |                      |
    +----------+------------------------------+--------+-------------+----------------------+
    | 27:16    | reg_timeout_cnt              | r/w    | 12'h100     | Timeout threshold    |
    +----------+------------------------------+--------+-------------+----------------------+
    | 15:3     | RSVD                         |        |             |                      |
    +----------+------------------------------+--------+-------------+----------------------+
    | 2        | sts_timeout                  | r      | 1'h0        | Timeout status       |
    +----------+------------------------------+--------+-------------+----------------------+
    | 1        | reg_timeout_clr              | r/w    | 1'h0        | Timeout status clear |
    +----------+------------------------------+--------+-------------+----------------------+
    | 0        | reg_timeout_en               | r/w    | 1'h0        | Timeout enable       |
    +----------+------------------------------+--------+-------------+----------------------+

psram_rough_delay_ctrl0
-------------------------
 
**地址：**  0x4001a100
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                    |
    +==========+==============================+========+=============+=========================================+
    | 31:24    | reg_rough_sel_o_clk          | r/w    | 8'h0        | Output Delay Chain Control - clk        |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 23:16    | reg_rough_sel_o_clk_n        | r/w    | 8'h0        | Output Delay Chain Control - clk_n      |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 15:8     | reg_rough_sel_o_ceb          | r/w    | 8'h0        | Output Delay Chain Control - ceb        |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 7:0      | reg_rough_sel_o_dqs_oen0     | r/w    | 8'h0        | Output Delay Chain Control - dqs_oen[0] |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

psram_rough_delay_ctrl1
-------------------------
 
**地址：**  0x4001a104
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                    |
    +==========+==============================+========+=============+=========================================+
    | 31:24    | reg_rough_sel_o_dqs0         | r/w    | 8'h0        | Output Delay Chain Control - dqs_o[0]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 23:16    | reg_rough_sel_o_adq_oen0     | r/w    | 8'h0        | Output Delay Chain Control - adq_oen[0] |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 15:8     | reg_rough_sel_o_adq0         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[0]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 7:0      | reg_rough_sel_o_adq1         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[1]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

psram_rough_delay_ctrl2
-------------------------
 
**地址：**  0x4001a108
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl2.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                  |
    +==========+==============================+========+=============+=======================================+
    | 31:24    | reg_rough_sel_o_adq2         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[2] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 23:16    | reg_rough_sel_o_adq3         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[3] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 15:8     | reg_rough_sel_o_adq4         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[4] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 7:0      | reg_rough_sel_o_adq5         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[5] |
    +----------+------------------------------+--------+-------------+---------------------------------------+

psram_rough_delay_ctrl3
-------------------------
 
**地址：**  0x4001a10c
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl3.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                  |
    +==========+==============================+========+=============+=======================================+
    | 31:24    | reg_rough_sel_o_adq6         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[6] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 23:16    | reg_rough_sel_o_adq7         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[7] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 15:8     | reg_rough_sel_i_adq0         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[0]  |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 7:0      | reg_rough_sel_i_adq1         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[1]  |
    +----------+------------------------------+--------+-------------+---------------------------------------+

psram_rough_delay_ctrl4
-------------------------
 
**地址：**  0x4001a110
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl4.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                 |
    +==========+==============================+========+=============+======================================+
    | 31:24    | reg_rough_sel_i_adq2         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[2] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 23:16    | reg_rough_sel_i_adq3         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[3] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 15:8     | reg_rough_sel_i_adq4         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[4] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 7:0      | reg_rough_sel_i_adq5         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[5] |
    +----------+------------------------------+--------+-------------+--------------------------------------+

psram_rough_delay_ctrl5
-------------------------
 
**地址：**  0x4001a114
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl5.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                 |
    +==========+==============================+========+=============+======================================+
    | 31:24    | reg_rough_sel_i_adq6         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[6] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 23:16    | reg_rough_sel_i_adq7         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[7] |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 15:0     | reg_rough_sel_i_dqs0         | r/w    | 16'h0       | Input Delay Chain Control - dqs_i[0] |
    +----------+------------------------------+--------+-------------+--------------------------------------+

psram_rough_delay_ctrl6
-------------------------
 
**地址：**  0x4001a118
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl6.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                    |
    +==========+==============================+========+=============+=========================================+
    | 31:24    | reg_rough_sel_o_dqs1         | r/w    | 8'h0        | Output Delay Chain Control - dqs_o[1]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 23:16    | reg_rough_sel_o_adq_oen1     | r/w    | 8'h0        | Output Delay Chain Control - adq_oen[1] |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 15:8     | reg_rough_sel_o_adq8         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[8]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 7:0      | reg_rough_sel_o_adq9         | r/w    | 8'h0        | Output Delay Chain Control - adq_o[9]   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

psram_rough_delay_ctrl7
-------------------------
 
**地址：**  0x4001a11c
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl7.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                   |
    +==========+==============================+========+=============+========================================+
    | 31:24    | reg_rough_sel_o_adq10        | r/w    | 8'h0        | Output Delay Chain Control - adq_o[10] |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 23:16    | reg_rough_sel_o_adq11        | r/w    | 8'h0        | Output Delay Chain Control - adq_o[11] |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 15:8     | reg_rough_sel_o_adq12        | r/w    | 8'h0        | Output Delay Chain Control - adq_o[12] |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 7:0      | reg_rough_sel_o_adq13        | r/w    | 8'h0        | Output Delay Chain Control - adq_o[13] |
    +----------+------------------------------+--------+-------------+----------------------------------------+

psram_rough_delay_ctrl8
-------------------------
 
**地址：**  0x4001a120
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl8.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                   |
    +==========+==============================+========+=============+========================================+
    | 31:24    | reg_rough_sel_o_adq14        | r/w    | 8'h0        | Output Delay Chain Control - adq_o[14] |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 23:16    | reg_rough_sel_o_adq15        | r/w    | 8'h0        | Output Delay Chain Control - adq_o[15] |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 15:8     | reg_rough_sel_i_adq8         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[8]   |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 7:0      | reg_rough_sel_i_adq9         | r/w    | 8'h0        | Input Delay Chain Control - adq_i[9]   |
    +----------+------------------------------+--------+-------------+----------------------------------------+

psram_rough_delay_ctrl9
-------------------------
 
**地址：**  0x4001a124
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrl9.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                  |
    +==========+==============================+========+=============+=======================================+
    | 31:24    | reg_rough_sel_i_adq10        | r/w    | 8'h0        | Input Delay Chain Control - adq_i[10] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 23:16    | reg_rough_sel_i_adq11        | r/w    | 8'h0        | Input Delay Chain Control - adq_i[11] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 15:8     | reg_rough_sel_i_adq12        | r/w    | 8'h0        | Input Delay Chain Control - adq_i[12] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 7:0      | reg_rough_sel_i_adq13        | r/w    | 8'h0        | Input Delay Chain Control - adq_i[13] |
    +----------+------------------------------+--------+-------------+---------------------------------------+

psram_rough_delay_ctrlA
-------------------------
 
**地址：**  0x4001a128
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrlA.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                  |
    +==========+==============================+========+=============+=======================================+
    | 31:24    | reg_rough_sel_i_adq14        | r/w    | 8'h0        | Input Delay Chain Control - adq_i[14] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 23:16    | reg_rough_sel_i_adq15        | r/w    | 8'h0        | Input Delay Chain Control - adq_i[15] |
    +----------+------------------------------+--------+-------------+---------------------------------------+
    | 15:0     | reg_rough_sel_i_dqs1         | r/w    | 16'h0       | Input Delay Chain Control - dqs_i[1]  |
    +----------+------------------------------+--------+-------------+---------------------------------------+

psram_rough_delay_ctrlB
-------------------------
 
**地址：**  0x4001a12c
 
.. figure:: ../../picture/psram_psram_rough_delay_ctrlB.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                    |
    +==========+==============================+========+=============+=========================================+
    | 31:16    | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 15:8     | reg_rough_sel_o_dqs_oen1     | r/w    | 8'h0        | Output Delay Chain Control - dqs_oen[1] |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 7:0      | reg_rough_sel_o_dqs_mask     | r/w    | 8'h0        | Output Delay Chain Control - adq_mask   |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

