-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--D1L2 is layer_0:layer0|neuron_l1_n0:n0|Add1~0 at LCCOMB_X40_Y56_N0
D1L2 = L1_r_data_out[-10] $ (VCC);

--D1L3 is layer_0:layer0|neuron_l1_n0:n0|Add1~1 at LCCOMB_X40_Y56_N0
D1L3 = CARRY(L1_r_data_out[-10]);


--D1L4 is layer_0:layer0|neuron_l1_n0:n0|Add1~2 at LCCOMB_X40_Y56_N2
D1L4 = (L1_r_data_out[-9] & (D1L3 & VCC)) # (!L1_r_data_out[-9] & (!D1L3));

--D1L5 is layer_0:layer0|neuron_l1_n0:n0|Add1~3 at LCCOMB_X40_Y56_N2
D1L5 = CARRY((!L1_r_data_out[-9] & !D1L3));


--D1L6 is layer_0:layer0|neuron_l1_n0:n0|Add1~4 at LCCOMB_X40_Y56_N4
D1L6 = (L1_r_data_out[-8] & (D1L5 $ (GND))) # (!L1_r_data_out[-8] & (!D1L5 & VCC));

--D1L7 is layer_0:layer0|neuron_l1_n0:n0|Add1~5 at LCCOMB_X40_Y56_N4
D1L7 = CARRY((L1_r_data_out[-8] & !D1L5));


--D1L8 is layer_0:layer0|neuron_l1_n0:n0|Add1~6 at LCCOMB_X40_Y56_N6
D1L8 = (L1_r_data_out[-7] & (!D1L7)) # (!L1_r_data_out[-7] & ((D1L7) # (GND)));

--D1L9 is layer_0:layer0|neuron_l1_n0:n0|Add1~7 at LCCOMB_X40_Y56_N6
D1L9 = CARRY((!D1L7) # (!L1_r_data_out[-7]));


--D1L10 is layer_0:layer0|neuron_l1_n0:n0|Add1~8 at LCCOMB_X40_Y56_N8
D1L10 = (L1_r_data_out[-6] & ((GND) # (!D1L9))) # (!L1_r_data_out[-6] & (D1L9 $ (GND)));

--D1L11 is layer_0:layer0|neuron_l1_n0:n0|Add1~9 at LCCOMB_X40_Y56_N8
D1L11 = CARRY((L1_r_data_out[-6]) # (!D1L9));


--D1L12 is layer_0:layer0|neuron_l1_n0:n0|Add1~10 at LCCOMB_X40_Y56_N10
D1L12 = (L1_r_data_out[-5] & (!D1L11)) # (!L1_r_data_out[-5] & ((D1L11) # (GND)));

--D1L13 is layer_0:layer0|neuron_l1_n0:n0|Add1~11 at LCCOMB_X40_Y56_N10
D1L13 = CARRY((!D1L11) # (!L1_r_data_out[-5]));


--D1L14 is layer_0:layer0|neuron_l1_n0:n0|Add1~12 at LCCOMB_X40_Y56_N12
D1L14 = (L1_r_data_out[-4] & (D1L13 $ (GND))) # (!L1_r_data_out[-4] & (!D1L13 & VCC));

--D1L15 is layer_0:layer0|neuron_l1_n0:n0|Add1~13 at LCCOMB_X40_Y56_N12
D1L15 = CARRY((L1_r_data_out[-4] & !D1L13));


--D1L16 is layer_0:layer0|neuron_l1_n0:n0|Add1~14 at LCCOMB_X40_Y56_N14
D1L16 = (L1_r_data_out[-3] & (!D1L15)) # (!L1_r_data_out[-3] & ((D1L15) # (GND)));

--D1L17 is layer_0:layer0|neuron_l1_n0:n0|Add1~15 at LCCOMB_X40_Y56_N14
D1L17 = CARRY((!D1L15) # (!L1_r_data_out[-3]));


--D1L18 is layer_0:layer0|neuron_l1_n0:n0|Add1~16 at LCCOMB_X40_Y56_N16
D1L18 = (L1_r_data_out[-2] & (D1L17 $ (GND))) # (!L1_r_data_out[-2] & (!D1L17 & VCC));

--D1L19 is layer_0:layer0|neuron_l1_n0:n0|Add1~17 at LCCOMB_X40_Y56_N16
D1L19 = CARRY((L1_r_data_out[-2] & !D1L17));


--D1L20 is layer_0:layer0|neuron_l1_n0:n0|Add1~18 at LCCOMB_X40_Y56_N18
D1L20 = (L1_r_data_out[-1] & (!D1L19)) # (!L1_r_data_out[-1] & ((D1L19) # (GND)));

--D1L21 is layer_0:layer0|neuron_l1_n0:n0|Add1~19 at LCCOMB_X40_Y56_N18
D1L21 = CARRY((!D1L19) # (!L1_r_data_out[-1]));


--D1L22 is layer_0:layer0|neuron_l1_n0:n0|Add1~20 at LCCOMB_X40_Y56_N20
D1L22 = (L1_r_data_out[0] & (D1L21 $ (GND))) # (!L1_r_data_out[0] & (!D1L21 & VCC));

--D1L23 is layer_0:layer0|neuron_l1_n0:n0|Add1~21 at LCCOMB_X40_Y56_N20
D1L23 = CARRY((L1_r_data_out[0] & !D1L21));


--D1L24 is layer_0:layer0|neuron_l1_n0:n0|Add1~22 at LCCOMB_X40_Y56_N22
D1L24 = (L1_r_data_out[1] & (!D1L23)) # (!L1_r_data_out[1] & ((D1L23) # (GND)));

--D1L25 is layer_0:layer0|neuron_l1_n0:n0|Add1~23 at LCCOMB_X40_Y56_N22
D1L25 = CARRY((!D1L23) # (!L1_r_data_out[1]));


--D1L26 is layer_0:layer0|neuron_l1_n0:n0|Add1~24 at LCCOMB_X40_Y56_N24
D1L26 = (L1_r_data_out[2] & (D1L25 $ (GND))) # (!L1_r_data_out[2] & (!D1L25 & VCC));

--D1L27 is layer_0:layer0|neuron_l1_n0:n0|Add1~25 at LCCOMB_X40_Y56_N24
D1L27 = CARRY((L1_r_data_out[2] & !D1L25));


--D1L28 is layer_0:layer0|neuron_l1_n0:n0|Add1~26 at LCCOMB_X40_Y56_N26
D1L28 = (L1_r_data_out[3] & (!D1L27)) # (!L1_r_data_out[3] & ((D1L27) # (GND)));

--D1L29 is layer_0:layer0|neuron_l1_n0:n0|Add1~27 at LCCOMB_X40_Y56_N26
D1L29 = CARRY((!D1L27) # (!L1_r_data_out[3]));


--D1L30 is layer_0:layer0|neuron_l1_n0:n0|Add1~28 at LCCOMB_X40_Y56_N28
D1L30 = (L1_r_data_out[4] & (D1L29 $ (GND))) # (!L1_r_data_out[4] & (!D1L29 & VCC));

--D1L31 is layer_0:layer0|neuron_l1_n0:n0|Add1~29 at LCCOMB_X40_Y56_N28
D1L31 = CARRY((L1_r_data_out[4] & !D1L29));


--D1L32 is layer_0:layer0|neuron_l1_n0:n0|Add1~30 at LCCOMB_X40_Y56_N30
D1L32 = D1L31 $ (!L1_r_data_out[4]);


--P1_mac_out2 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2 at DSPOUT_X44_Y53_N2
--DSP Block Operation Mode: Simple Multiplier (18-bit)
P1_mac_out2 = P1_mac_mult1;

--P1L42 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT1 at DSPOUT_X44_Y53_N2
P1L42 = P1L6;

--P1L43 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT2 at DSPOUT_X44_Y53_N2
P1L43 = P1L7;

--P1L44 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT3 at DSPOUT_X44_Y53_N2
P1L44 = P1L8;

--P1L45 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT4 at DSPOUT_X44_Y53_N2
P1L45 = P1L9;

--P1L46 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT5 at DSPOUT_X44_Y53_N2
P1L46 = P1L10;

--P1L47 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT6 at DSPOUT_X44_Y53_N2
P1L47 = P1L11;

--P1L48 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT7 at DSPOUT_X44_Y53_N2
P1L48 = P1L12;

--P1L49 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT8 at DSPOUT_X44_Y53_N2
P1L49 = P1L13;

--P1L50 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT9 at DSPOUT_X44_Y53_N2
P1L50 = P1L14;

--P1L51 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT10 at DSPOUT_X44_Y53_N2
P1L51 = P1L15;

--P1L52 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT11 at DSPOUT_X44_Y53_N2
P1L52 = P1L16;

--P1L53 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT12 at DSPOUT_X44_Y53_N2
P1L53 = P1L17;

--P1L54 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT13 at DSPOUT_X44_Y53_N2
P1L54 = P1L18;

--P1L55 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT14 at DSPOUT_X44_Y53_N2
P1L55 = P1L19;

--P1L56 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT15 at DSPOUT_X44_Y53_N2
P1L56 = P1L20;

--P1L57 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT16 at DSPOUT_X44_Y53_N2
P1L57 = P1L21;

--P1L58 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT17 at DSPOUT_X44_Y53_N2
P1L58 = P1L22;

--P1L59 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT18 at DSPOUT_X44_Y53_N2
P1L59 = P1L23;

--P1L60 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT19 at DSPOUT_X44_Y53_N2
P1L60 = P1L24;

--P1L61 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT20 at DSPOUT_X44_Y53_N2
P1L61 = P1L25;

--P1L62 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT21 at DSPOUT_X44_Y53_N2
P1L62 = P1L26;

--P1L63 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT22 at DSPOUT_X44_Y53_N2
P1L63 = P1L27;

--P1L64 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT23 at DSPOUT_X44_Y53_N2
P1L64 = P1L28;

--P1L65 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT24 at DSPOUT_X44_Y53_N2
P1L65 = P1L29;

--P1L66 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT25 at DSPOUT_X44_Y53_N2
P1L66 = P1L30;

--P1L67 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT26 at DSPOUT_X44_Y53_N2
P1L67 = P1L31;

--P1L68 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT27 at DSPOUT_X44_Y53_N2
P1L68 = P1L32;

--P1L69 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT28 at DSPOUT_X44_Y53_N2
P1L69 = P1L33;

--P1L70 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT29 at DSPOUT_X44_Y53_N2
P1L70 = P1L34;

--P1L71 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT30 at DSPOUT_X44_Y53_N2
P1L71 = P1L35;

--P1L72 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2~DATAOUT31 at DSPOUT_X44_Y53_N2
P1L72 = P1L36;


--L1L35 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~0 at LCCOMB_X43_Y53_N16
L1L35 = L1L125 $ (VCC);

--L1L36 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~1 at LCCOMB_X43_Y53_N16
L1L36 = CARRY(L1L125);


--L1L37 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~2 at LCCOMB_X43_Y53_N18
L1L37 = (L1L139 & (!L1L36)) # (!L1L139 & ((L1L36) # (GND)));

--L1L38 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~3 at LCCOMB_X43_Y53_N18
L1L38 = CARRY((!L1L36) # (!L1L139));


--L1L39 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~4 at LCCOMB_X43_Y53_N20
L1L39 = (L1L138 & (L1L38 $ (GND))) # (!L1L138 & (!L1L38 & VCC));

--L1L40 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~5 at LCCOMB_X43_Y53_N20
L1L40 = CARRY((L1L138 & !L1L38));


--L1L41 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~6 at LCCOMB_X43_Y53_N22
L1L41 = (L1L137 & (!L1L40)) # (!L1L137 & ((L1L40) # (GND)));

--L1L42 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~7 at LCCOMB_X43_Y53_N22
L1L42 = CARRY((!L1L40) # (!L1L137));


--L1L43 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~8 at LCCOMB_X43_Y53_N24
L1L43 = (L1L136 & (L1L42 $ (GND))) # (!L1L136 & (!L1L42 & VCC));

--L1L44 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~9 at LCCOMB_X43_Y53_N24
L1L44 = CARRY((L1L136 & !L1L42));


--L1L45 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~10 at LCCOMB_X43_Y53_N26
L1L45 = (L1L135 & (!L1L44)) # (!L1L135 & ((L1L44) # (GND)));

--L1L46 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~11 at LCCOMB_X43_Y53_N26
L1L46 = CARRY((!L1L44) # (!L1L135));


--L1L47 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~12 at LCCOMB_X43_Y53_N28
L1L47 = (L1L134 & (L1L46 $ (GND))) # (!L1L134 & (!L1L46 & VCC));

--L1L48 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~13 at LCCOMB_X43_Y53_N28
L1L48 = CARRY((L1L134 & !L1L46));


--L1L49 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~14 at LCCOMB_X43_Y53_N30
L1L49 = (L1L133 & (!L1L48)) # (!L1L133 & ((L1L48) # (GND)));

--L1L50 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~15 at LCCOMB_X43_Y53_N30
L1L50 = CARRY((!L1L48) # (!L1L133));


--L1L51 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~16 at LCCOMB_X43_Y52_N0
L1L51 = (L1L132 & (L1L50 $ (GND))) # (!L1L132 & (!L1L50 & VCC));

--L1L52 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~17 at LCCOMB_X43_Y52_N0
L1L52 = CARRY((L1L132 & !L1L50));


--L1L53 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~18 at LCCOMB_X43_Y52_N2
L1L53 = (L1L131 & (!L1L52)) # (!L1L131 & ((L1L52) # (GND)));

--L1L54 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~19 at LCCOMB_X43_Y52_N2
L1L54 = CARRY((!L1L52) # (!L1L131));


--L1L55 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~20 at LCCOMB_X43_Y52_N4
L1L55 = (L1L130 & (L1L54 $ (GND))) # (!L1L130 & (!L1L54 & VCC));

--L1L56 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~21 at LCCOMB_X43_Y52_N4
L1L56 = CARRY((L1L130 & !L1L54));


--L1L57 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~22 at LCCOMB_X43_Y52_N6
L1L57 = (L1L129 & (!L1L56)) # (!L1L129 & ((L1L56) # (GND)));

--L1L58 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~23 at LCCOMB_X43_Y52_N6
L1L58 = CARRY((!L1L56) # (!L1L129));


--L1L59 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~24 at LCCOMB_X43_Y52_N8
L1L59 = (L1L128 & (L1L58 $ (GND))) # (!L1L128 & (!L1L58 & VCC));

--L1L60 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~25 at LCCOMB_X43_Y52_N8
L1L60 = CARRY((L1L128 & !L1L58));


--L1L61 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~26 at LCCOMB_X43_Y52_N10
L1L61 = (L1L127 & (!L1L60)) # (!L1L127 & ((L1L60) # (GND)));

--L1L62 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~27 at LCCOMB_X43_Y52_N10
L1L62 = CARRY((!L1L60) # (!L1L127));


--L1L63 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~28 at LCCOMB_X43_Y52_N12
L1L63 = (L1L126 & (L1L62 $ (GND))) # (!L1L126 & (!L1L62 & VCC));

--L1L64 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~29 at LCCOMB_X43_Y52_N12
L1L64 = CARRY((L1L126 & !L1L62));


--L1L65 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~30 at LCCOMB_X43_Y52_N14
L1L65 = (P1L72 & (!L1L64)) # (!P1L72 & ((L1L64) # (GND)));

--L1L66 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~31 at LCCOMB_X43_Y52_N14
L1L66 = CARRY((!L1L64) # (!P1L72));


--L1L67 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add1~32 at LCCOMB_X43_Y52_N16
L1L67 = L1L66 $ (!P1L72);


--L1L1 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~0 at LCCOMB_X41_Y53_N16
L1L1 = (L1_r_data_out[-11] & (L1L110 $ (VCC))) # (!L1_r_data_out[-11] & (L1L110 & VCC));

--L1L2 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~1 at LCCOMB_X41_Y53_N16
L1L2 = CARRY((L1_r_data_out[-11] & L1L110));


--L1L3 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~2 at LCCOMB_X41_Y53_N18
L1L3 = (L1_r_data_out[-10] & ((L1L108 & (L1L2 & VCC)) # (!L1L108 & (!L1L2)))) # (!L1_r_data_out[-10] & ((L1L108 & (!L1L2)) # (!L1L108 & ((L1L2) # (GND)))));

--L1L4 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~3 at LCCOMB_X41_Y53_N18
L1L4 = CARRY((L1_r_data_out[-10] & (!L1L108 & !L1L2)) # (!L1_r_data_out[-10] & ((!L1L2) # (!L1L108))));


--L1L5 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~4 at LCCOMB_X41_Y53_N20
L1L5 = ((L1_r_data_out[-9] $ (L1L106 $ (!L1L4)))) # (GND);

--L1L6 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~5 at LCCOMB_X41_Y53_N20
L1L6 = CARRY((L1_r_data_out[-9] & ((L1L106) # (!L1L4))) # (!L1_r_data_out[-9] & (L1L106 & !L1L4)));


--L1L7 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~6 at LCCOMB_X41_Y53_N22
L1L7 = (L1L104 & ((L1_r_data_out[-8] & (L1L6 & VCC)) # (!L1_r_data_out[-8] & (!L1L6)))) # (!L1L104 & ((L1_r_data_out[-8] & (!L1L6)) # (!L1_r_data_out[-8] & ((L1L6) # (GND)))));

--L1L8 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~7 at LCCOMB_X41_Y53_N22
L1L8 = CARRY((L1L104 & (!L1_r_data_out[-8] & !L1L6)) # (!L1L104 & ((!L1L6) # (!L1_r_data_out[-8]))));


--L1L9 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~8 at LCCOMB_X41_Y53_N24
L1L9 = ((L1L102 $ (L1_r_data_out[-7] $ (!L1L8)))) # (GND);

--L1L10 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~9 at LCCOMB_X41_Y53_N24
L1L10 = CARRY((L1L102 & ((L1_r_data_out[-7]) # (!L1L8))) # (!L1L102 & (L1_r_data_out[-7] & !L1L8)));


--L1L11 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~10 at LCCOMB_X41_Y53_N26
L1L11 = (L1_r_data_out[-6] & ((L1L100 & (L1L10 & VCC)) # (!L1L100 & (!L1L10)))) # (!L1_r_data_out[-6] & ((L1L100 & (!L1L10)) # (!L1L100 & ((L1L10) # (GND)))));

--L1L12 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~11 at LCCOMB_X41_Y53_N26
L1L12 = CARRY((L1_r_data_out[-6] & (!L1L100 & !L1L10)) # (!L1_r_data_out[-6] & ((!L1L10) # (!L1L100))));


--L1L13 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~12 at LCCOMB_X41_Y53_N28
L1L13 = ((L1_r_data_out[-5] $ (L1L98 $ (!L1L12)))) # (GND);

--L1L14 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~13 at LCCOMB_X41_Y53_N28
L1L14 = CARRY((L1_r_data_out[-5] & ((L1L98) # (!L1L12))) # (!L1_r_data_out[-5] & (L1L98 & !L1L12)));


--L1L15 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~14 at LCCOMB_X41_Y53_N30
L1L15 = (L1_r_data_out[-4] & ((L1L96 & (L1L14 & VCC)) # (!L1L96 & (!L1L14)))) # (!L1_r_data_out[-4] & ((L1L96 & (!L1L14)) # (!L1L96 & ((L1L14) # (GND)))));

--L1L16 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~15 at LCCOMB_X41_Y53_N30
L1L16 = CARRY((L1_r_data_out[-4] & (!L1L96 & !L1L14)) # (!L1_r_data_out[-4] & ((!L1L14) # (!L1L96))));


--L1L17 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~16 at LCCOMB_X41_Y52_N0
L1L17 = ((L1L94 $ (L1_r_data_out[-3] $ (!L1L16)))) # (GND);

--L1L18 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~17 at LCCOMB_X41_Y52_N0
L1L18 = CARRY((L1L94 & ((L1_r_data_out[-3]) # (!L1L16))) # (!L1L94 & (L1_r_data_out[-3] & !L1L16)));


--L1L19 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~18 at LCCOMB_X41_Y52_N2
L1L19 = (L1_r_data_out[-2] & ((L1L92 & (L1L18 & VCC)) # (!L1L92 & (!L1L18)))) # (!L1_r_data_out[-2] & ((L1L92 & (!L1L18)) # (!L1L92 & ((L1L18) # (GND)))));

--L1L20 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~19 at LCCOMB_X41_Y52_N2
L1L20 = CARRY((L1_r_data_out[-2] & (!L1L92 & !L1L18)) # (!L1_r_data_out[-2] & ((!L1L18) # (!L1L92))));


--L1L21 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~20 at LCCOMB_X41_Y52_N4
L1L21 = ((L1_r_data_out[-1] $ (L1L90 $ (!L1L20)))) # (GND);

--L1L22 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~21 at LCCOMB_X41_Y52_N4
L1L22 = CARRY((L1_r_data_out[-1] & ((L1L90) # (!L1L20))) # (!L1_r_data_out[-1] & (L1L90 & !L1L20)));


--L1L23 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~22 at LCCOMB_X41_Y52_N6
L1L23 = (L1L112 & ((L1_r_data_out[0] & (L1L22 & VCC)) # (!L1_r_data_out[0] & (!L1L22)))) # (!L1L112 & ((L1_r_data_out[0] & (!L1L22)) # (!L1_r_data_out[0] & ((L1L22) # (GND)))));

--L1L24 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~23 at LCCOMB_X41_Y52_N6
L1L24 = CARRY((L1L112 & (!L1_r_data_out[0] & !L1L22)) # (!L1L112 & ((!L1L22) # (!L1_r_data_out[0]))));


--L1L25 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~24 at LCCOMB_X41_Y52_N8
L1L25 = ((L1_r_data_out[1] $ (L1L114 $ (!L1L24)))) # (GND);

--L1L26 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~25 at LCCOMB_X41_Y52_N8
L1L26 = CARRY((L1_r_data_out[1] & ((L1L114) # (!L1L24))) # (!L1_r_data_out[1] & (L1L114 & !L1L24)));


--L1L27 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~26 at LCCOMB_X41_Y52_N10
L1L27 = (L1_r_data_out[2] & ((L1L116 & (L1L26 & VCC)) # (!L1L116 & (!L1L26)))) # (!L1_r_data_out[2] & ((L1L116 & (!L1L26)) # (!L1L116 & ((L1L26) # (GND)))));

--L1L28 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~27 at LCCOMB_X41_Y52_N10
L1L28 = CARRY((L1_r_data_out[2] & (!L1L116 & !L1L26)) # (!L1_r_data_out[2] & ((!L1L26) # (!L1L116))));


--L1L29 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~28 at LCCOMB_X41_Y52_N12
L1L29 = ((L1_r_data_out[3] $ (L1L120 $ (!L1L28)))) # (GND);

--L1L30 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~29 at LCCOMB_X41_Y52_N12
L1L30 = CARRY((L1_r_data_out[3] & ((L1L120) # (!L1L28))) # (!L1_r_data_out[3] & (L1L120 & !L1L28)));


--L1L31 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~30 at LCCOMB_X41_Y52_N14
L1L31 = (L1_r_data_out[4] & ((L1L121 & (L1L30 & VCC)) # (!L1L121 & (!L1L30)))) # (!L1_r_data_out[4] & ((L1L121 & (!L1L30)) # (!L1L121 & ((L1L30) # (GND)))));

--L1L32 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~31 at LCCOMB_X41_Y52_N14
L1L32 = CARRY((L1_r_data_out[4] & (!L1L121 & !L1L30)) # (!L1_r_data_out[4] & ((!L1L30) # (!L1L121))));


--L1L33 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|Add0~32 at LCCOMB_X41_Y52_N16
L1L33 = L1_r_data_out[4] $ (L1L32 $ (L1L121));


--D1_r_sinapse_count[21] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[21] at FF_X35_Y56_N11
--register power-up is low

D1_r_sinapse_count[21] = DFFEAS(D1L164, GLOBAL(A1L4),  ,  ,  , D1L240,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[22] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[22] at FF_X35_Y56_N13
--register power-up is low

D1_r_sinapse_count[22] = DFFEAS(D1L167, GLOBAL(A1L4),  ,  ,  , D1L239,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[23] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[23] at FF_X35_Y56_N15
--register power-up is low

D1_r_sinapse_count[23] = DFFEAS(D1L170, GLOBAL(A1L4),  ,  ,  , D1L238,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[24] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[24] at FF_X35_Y56_N17
--register power-up is low

D1_r_sinapse_count[24] = DFFEAS(D1L173, GLOBAL(A1L4),  ,  ,  , D1L237,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[31] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[31] at FF_X35_Y56_N31
--register power-up is low

D1_r_sinapse_count[31] = DFFEAS(D1L194, GLOBAL(A1L4),  ,  ,  , D1L230,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[1] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[1] at FF_X35_Y57_N3
--register power-up is low

D1_r_sinapse_count[1] = DFFEAS(D1L104, GLOBAL(A1L4),  ,  ,  , D1L260,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[2] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[2] at FF_X35_Y57_N5
--register power-up is low

D1_r_sinapse_count[2] = DFFEAS(D1L107, GLOBAL(A1L4),  ,  ,  , D1L259,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[3] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[3] at FF_X35_Y57_N7
--register power-up is low

D1_r_sinapse_count[3] = DFFEAS(D1L110, GLOBAL(A1L4),  ,  ,  , D1L258,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[4] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[4] at FF_X35_Y57_N9
--register power-up is low

D1_r_sinapse_count[4] = DFFEAS(D1L113, GLOBAL(A1L4),  ,  ,  , D1L257,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[5] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[5] at FF_X35_Y57_N11
--register power-up is low

D1_r_sinapse_count[5] = DFFEAS(D1L116, GLOBAL(A1L4),  ,  ,  , D1L256,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[6] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[6] at FF_X35_Y57_N13
--register power-up is low

D1_r_sinapse_count[6] = DFFEAS(D1L119, GLOBAL(A1L4),  ,  ,  , D1L255,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[7] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[7] at FF_X35_Y57_N15
--register power-up is low

D1_r_sinapse_count[7] = DFFEAS(D1L122, GLOBAL(A1L4),  ,  ,  , D1L254,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[8] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[8] at FF_X35_Y57_N17
--register power-up is low

D1_r_sinapse_count[8] = DFFEAS(D1L125, GLOBAL(A1L4),  ,  ,  , D1L253,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[9] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[9] at FF_X35_Y57_N19
--register power-up is low

D1_r_sinapse_count[9] = DFFEAS(D1L128, GLOBAL(A1L4),  ,  ,  , D1L252,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[10] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[10] at FF_X35_Y57_N21
--register power-up is low

D1_r_sinapse_count[10] = DFFEAS(D1L131, GLOBAL(A1L4),  ,  ,  , D1L251,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[11] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[11] at FF_X35_Y57_N23
--register power-up is low

D1_r_sinapse_count[11] = DFFEAS(D1L134, GLOBAL(A1L4),  ,  ,  , D1L250,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[12] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[12] at FF_X35_Y57_N25
--register power-up is low

D1_r_sinapse_count[12] = DFFEAS(D1L137, GLOBAL(A1L4),  ,  ,  , D1L249,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[13] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[13] at FF_X35_Y57_N27
--register power-up is low

D1_r_sinapse_count[13] = DFFEAS(D1L140, GLOBAL(A1L4),  ,  ,  , D1L248,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[14] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[14] at FF_X35_Y57_N29
--register power-up is low

D1_r_sinapse_count[14] = DFFEAS(D1L143, GLOBAL(A1L4),  ,  ,  , D1L247,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[15] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[15] at FF_X35_Y57_N31
--register power-up is low

D1_r_sinapse_count[15] = DFFEAS(D1L146, GLOBAL(A1L4),  ,  ,  , D1L246,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[16] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[16] at FF_X35_Y56_N1
--register power-up is low

D1_r_sinapse_count[16] = DFFEAS(D1L149, GLOBAL(A1L4),  ,  ,  , D1L245,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[19] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[19] at FF_X35_Y56_N7
--register power-up is low

D1_r_sinapse_count[19] = DFFEAS(D1L158, GLOBAL(A1L4),  ,  ,  , D1L242,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[18] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[18] at FF_X35_Y56_N5
--register power-up is low

D1_r_sinapse_count[18] = DFFEAS(D1L155, GLOBAL(A1L4),  ,  ,  , D1L243,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[25] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[25] at FF_X35_Y56_N19
--register power-up is low

D1_r_sinapse_count[25] = DFFEAS(D1L176, GLOBAL(A1L4),  ,  ,  , D1L236,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[26] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[26] at FF_X35_Y56_N21
--register power-up is low

D1_r_sinapse_count[26] = DFFEAS(D1L179, GLOBAL(A1L4),  ,  ,  , D1L235,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[27] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[27] at FF_X35_Y56_N23
--register power-up is low

D1_r_sinapse_count[27] = DFFEAS(D1L182, GLOBAL(A1L4),  ,  ,  , D1L234,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[28] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[28] at FF_X35_Y56_N25
--register power-up is low

D1_r_sinapse_count[28] = DFFEAS(D1L185, GLOBAL(A1L4),  ,  ,  , D1L233,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[20] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[20] at FF_X35_Y56_N9
--register power-up is low

D1_r_sinapse_count[20] = DFFEAS(D1L161, GLOBAL(A1L4),  ,  ,  , D1L241,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[17] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[17] at FF_X35_Y56_N3
--register power-up is low

D1_r_sinapse_count[17] = DFFEAS(D1L152, GLOBAL(A1L4),  ,  ,  , D1L244,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[29] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[29] at FF_X35_Y56_N27
--register power-up is low

D1_r_sinapse_count[29] = DFFEAS(D1L188, GLOBAL(A1L4),  ,  ,  , D1L232,  ,  , !D1_r_sm.s_get_weight);


--D1_r_sinapse_count[30] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[30] at FF_X35_Y56_N29
--register power-up is low

D1_r_sinapse_count[30] = DFFEAS(D1L191, GLOBAL(A1L4),  ,  ,  , D1L231,  ,  , !D1_r_sm.s_get_weight);


--P1_mac_mult1 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 at DSPMULT_X44_Y53_N0
--DSP Block Multiplier Base Width: 18-bits
P1_mac_mult1_a_data = DATA(R1_ram_block1a15, R1_ram_block1a14, R1_ram_block1a13, R1_ram_block1a12, R1_ram_block1a11, R1_ram_block1a10, R1_ram_block1a9, R1_ram_block1a8, R1_ram_block1a7, R1_ram_block1a6, R1_ram_block1a5, R1_ram_block1a4, R1_ram_block1a3, R1_ram_block1a2, R1_ram_block1a1, R1_ram_block1a0);
P1_mac_mult1_a_rep = SIGNED(P1_mac_mult1_a_data);
P1_mac_mult1_b_data = DATA(A1L39, A1L37, A1L35, A1L33, A1L31, A1L29, A1L27, A1L25, A1L23, A1L21, A1L19, A1L17, A1L15, A1L13, A1L11, A1L9);
P1_mac_mult1_b_rep = SIGNED(P1_mac_mult1_b_data);
P1_mac_mult1_result = P1_mac_mult1_a_rep * P1_mac_mult1_b_rep;
P1_mac_mult1 = P1_mac_mult1_result[0];

--P1L6 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT1 at DSPMULT_X44_Y53_N0
P1L6 = P1_mac_mult1_result[1];

--P1L7 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT2 at DSPMULT_X44_Y53_N0
P1L7 = P1_mac_mult1_result[2];

--P1L8 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT3 at DSPMULT_X44_Y53_N0
P1L8 = P1_mac_mult1_result[3];

--P1L9 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT4 at DSPMULT_X44_Y53_N0
P1L9 = P1_mac_mult1_result[4];

--P1L10 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT5 at DSPMULT_X44_Y53_N0
P1L10 = P1_mac_mult1_result[5];

--P1L11 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT6 at DSPMULT_X44_Y53_N0
P1L11 = P1_mac_mult1_result[6];

--P1L12 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT7 at DSPMULT_X44_Y53_N0
P1L12 = P1_mac_mult1_result[7];

--P1L13 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT8 at DSPMULT_X44_Y53_N0
P1L13 = P1_mac_mult1_result[8];

--P1L14 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT9 at DSPMULT_X44_Y53_N0
P1L14 = P1_mac_mult1_result[9];

--P1L15 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT10 at DSPMULT_X44_Y53_N0
P1L15 = P1_mac_mult1_result[10];

--P1L16 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT11 at DSPMULT_X44_Y53_N0
P1L16 = P1_mac_mult1_result[11];

--P1L17 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT12 at DSPMULT_X44_Y53_N0
P1L17 = P1_mac_mult1_result[12];

--P1L18 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT13 at DSPMULT_X44_Y53_N0
P1L18 = P1_mac_mult1_result[13];

--P1L19 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT14 at DSPMULT_X44_Y53_N0
P1L19 = P1_mac_mult1_result[14];

--P1L20 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT15 at DSPMULT_X44_Y53_N0
P1L20 = P1_mac_mult1_result[15];

--P1L21 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT16 at DSPMULT_X44_Y53_N0
P1L21 = P1_mac_mult1_result[16];

--P1L22 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT17 at DSPMULT_X44_Y53_N0
P1L22 = P1_mac_mult1_result[17];

--P1L23 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT18 at DSPMULT_X44_Y53_N0
P1L23 = P1_mac_mult1_result[18];

--P1L24 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT19 at DSPMULT_X44_Y53_N0
P1L24 = P1_mac_mult1_result[19];

--P1L25 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT20 at DSPMULT_X44_Y53_N0
P1L25 = P1_mac_mult1_result[20];

--P1L26 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT21 at DSPMULT_X44_Y53_N0
P1L26 = P1_mac_mult1_result[21];

--P1L27 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT22 at DSPMULT_X44_Y53_N0
P1L27 = P1_mac_mult1_result[22];

--P1L28 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT23 at DSPMULT_X44_Y53_N0
P1L28 = P1_mac_mult1_result[23];

--P1L29 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT24 at DSPMULT_X44_Y53_N0
P1L29 = P1_mac_mult1_result[24];

--P1L30 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT25 at DSPMULT_X44_Y53_N0
P1L30 = P1_mac_mult1_result[25];

--P1L31 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT26 at DSPMULT_X44_Y53_N0
P1L31 = P1_mac_mult1_result[26];

--P1L32 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT27 at DSPMULT_X44_Y53_N0
P1L32 = P1_mac_mult1_result[27];

--P1L33 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT28 at DSPMULT_X44_Y53_N0
P1L33 = P1_mac_mult1_result[28];

--P1L34 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT29 at DSPMULT_X44_Y53_N0
P1L34 = P1_mac_mult1_result[29];

--P1L35 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT30 at DSPMULT_X44_Y53_N0
P1L35 = P1_mac_mult1_result[30];

--P1L36 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~DATAOUT31 at DSPMULT_X44_Y53_N0
P1L36 = P1_mac_mult1_result[31];

--P1L2 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~0 at DSPMULT_X44_Y53_N0
P1L2 = GND;

--P1L3 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~1 at DSPMULT_X44_Y53_N0
P1L3 = GND;

--P1L4 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~2 at DSPMULT_X44_Y53_N0
P1L4 = GND;

--P1L5 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1~3 at DSPMULT_X44_Y53_N0
P1L5 = GND;


--D1_r_sinapse_count[0] is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[0] at FF_X35_Y57_N1
--register power-up is low

D1_r_sinapse_count[0] = DFFEAS(D1L101, GLOBAL(A1L4),  ,  ,  , D1L261,  ,  , !D1_r_sm.s_get_weight);


--D1L101 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[0]~32 at LCCOMB_X35_Y57_N0
D1L101 = D1_r_sinapse_count[0] $ (VCC);

--D1L102 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[0]~33 at LCCOMB_X35_Y57_N0
D1L102 = CARRY(D1_r_sinapse_count[0]);


--D1L104 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[1]~34 at LCCOMB_X35_Y57_N2
D1L104 = (D1_r_sinapse_count[1] & (!D1L102)) # (!D1_r_sinapse_count[1] & ((D1L102) # (GND)));

--D1L105 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[1]~35 at LCCOMB_X35_Y57_N2
D1L105 = CARRY((!D1L102) # (!D1_r_sinapse_count[1]));


--D1L107 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[2]~36 at LCCOMB_X35_Y57_N4
D1L107 = (D1_r_sinapse_count[2] & (D1L105 $ (GND))) # (!D1_r_sinapse_count[2] & (!D1L105 & VCC));

--D1L108 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[2]~37 at LCCOMB_X35_Y57_N4
D1L108 = CARRY((D1_r_sinapse_count[2] & !D1L105));


--D1L110 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[3]~38 at LCCOMB_X35_Y57_N6
D1L110 = (D1_r_sinapse_count[3] & (!D1L108)) # (!D1_r_sinapse_count[3] & ((D1L108) # (GND)));

--D1L111 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[3]~39 at LCCOMB_X35_Y57_N6
D1L111 = CARRY((!D1L108) # (!D1_r_sinapse_count[3]));


--D1L113 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[4]~40 at LCCOMB_X35_Y57_N8
D1L113 = (D1_r_sinapse_count[4] & (D1L111 $ (GND))) # (!D1_r_sinapse_count[4] & (!D1L111 & VCC));

--D1L114 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[4]~41 at LCCOMB_X35_Y57_N8
D1L114 = CARRY((D1_r_sinapse_count[4] & !D1L111));


--D1L116 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[5]~42 at LCCOMB_X35_Y57_N10
D1L116 = (D1_r_sinapse_count[5] & (!D1L114)) # (!D1_r_sinapse_count[5] & ((D1L114) # (GND)));

--D1L117 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[5]~43 at LCCOMB_X35_Y57_N10
D1L117 = CARRY((!D1L114) # (!D1_r_sinapse_count[5]));


--D1L119 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[6]~44 at LCCOMB_X35_Y57_N12
D1L119 = (D1_r_sinapse_count[6] & (D1L117 $ (GND))) # (!D1_r_sinapse_count[6] & (!D1L117 & VCC));

--D1L120 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[6]~45 at LCCOMB_X35_Y57_N12
D1L120 = CARRY((D1_r_sinapse_count[6] & !D1L117));


--D1L122 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[7]~46 at LCCOMB_X35_Y57_N14
D1L122 = (D1_r_sinapse_count[7] & (!D1L120)) # (!D1_r_sinapse_count[7] & ((D1L120) # (GND)));

--D1L123 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[7]~47 at LCCOMB_X35_Y57_N14
D1L123 = CARRY((!D1L120) # (!D1_r_sinapse_count[7]));


--D1L125 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[8]~48 at LCCOMB_X35_Y57_N16
D1L125 = (D1_r_sinapse_count[8] & (D1L123 $ (GND))) # (!D1_r_sinapse_count[8] & (!D1L123 & VCC));

--D1L126 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[8]~49 at LCCOMB_X35_Y57_N16
D1L126 = CARRY((D1_r_sinapse_count[8] & !D1L123));


--D1L128 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[9]~50 at LCCOMB_X35_Y57_N18
D1L128 = (D1_r_sinapse_count[9] & (!D1L126)) # (!D1_r_sinapse_count[9] & ((D1L126) # (GND)));

--D1L129 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[9]~51 at LCCOMB_X35_Y57_N18
D1L129 = CARRY((!D1L126) # (!D1_r_sinapse_count[9]));


--D1L131 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[10]~52 at LCCOMB_X35_Y57_N20
D1L131 = (D1_r_sinapse_count[10] & (D1L129 $ (GND))) # (!D1_r_sinapse_count[10] & (!D1L129 & VCC));

--D1L132 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[10]~53 at LCCOMB_X35_Y57_N20
D1L132 = CARRY((D1_r_sinapse_count[10] & !D1L129));


--D1L134 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[11]~54 at LCCOMB_X35_Y57_N22
D1L134 = (D1_r_sinapse_count[11] & (!D1L132)) # (!D1_r_sinapse_count[11] & ((D1L132) # (GND)));

--D1L135 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[11]~55 at LCCOMB_X35_Y57_N22
D1L135 = CARRY((!D1L132) # (!D1_r_sinapse_count[11]));


--D1L137 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[12]~56 at LCCOMB_X35_Y57_N24
D1L137 = (D1_r_sinapse_count[12] & (D1L135 $ (GND))) # (!D1_r_sinapse_count[12] & (!D1L135 & VCC));

--D1L138 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[12]~57 at LCCOMB_X35_Y57_N24
D1L138 = CARRY((D1_r_sinapse_count[12] & !D1L135));


--D1L140 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[13]~58 at LCCOMB_X35_Y57_N26
D1L140 = (D1_r_sinapse_count[13] & (!D1L138)) # (!D1_r_sinapse_count[13] & ((D1L138) # (GND)));

--D1L141 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[13]~59 at LCCOMB_X35_Y57_N26
D1L141 = CARRY((!D1L138) # (!D1_r_sinapse_count[13]));


--D1L143 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[14]~60 at LCCOMB_X35_Y57_N28
D1L143 = (D1_r_sinapse_count[14] & (D1L141 $ (GND))) # (!D1_r_sinapse_count[14] & (!D1L141 & VCC));

--D1L144 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[14]~61 at LCCOMB_X35_Y57_N28
D1L144 = CARRY((D1_r_sinapse_count[14] & !D1L141));


--D1L146 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[15]~62 at LCCOMB_X35_Y57_N30
D1L146 = (D1_r_sinapse_count[15] & (!D1L144)) # (!D1_r_sinapse_count[15] & ((D1L144) # (GND)));

--D1L147 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[15]~63 at LCCOMB_X35_Y57_N30
D1L147 = CARRY((!D1L144) # (!D1_r_sinapse_count[15]));


--D1L149 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[16]~64 at LCCOMB_X35_Y56_N0
D1L149 = (D1_r_sinapse_count[16] & (D1L147 $ (GND))) # (!D1_r_sinapse_count[16] & (!D1L147 & VCC));

--D1L150 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[16]~65 at LCCOMB_X35_Y56_N0
D1L150 = CARRY((D1_r_sinapse_count[16] & !D1L147));


--D1L152 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[17]~66 at LCCOMB_X35_Y56_N2
D1L152 = (D1_r_sinapse_count[17] & (!D1L150)) # (!D1_r_sinapse_count[17] & ((D1L150) # (GND)));

--D1L153 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[17]~67 at LCCOMB_X35_Y56_N2
D1L153 = CARRY((!D1L150) # (!D1_r_sinapse_count[17]));


--D1L155 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[18]~68 at LCCOMB_X35_Y56_N4
D1L155 = (D1_r_sinapse_count[18] & (D1L153 $ (GND))) # (!D1_r_sinapse_count[18] & (!D1L153 & VCC));

--D1L156 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[18]~69 at LCCOMB_X35_Y56_N4
D1L156 = CARRY((D1_r_sinapse_count[18] & !D1L153));


--D1L158 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[19]~70 at LCCOMB_X35_Y56_N6
D1L158 = (D1_r_sinapse_count[19] & (!D1L156)) # (!D1_r_sinapse_count[19] & ((D1L156) # (GND)));

--D1L159 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[19]~71 at LCCOMB_X35_Y56_N6
D1L159 = CARRY((!D1L156) # (!D1_r_sinapse_count[19]));


--D1L161 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[20]~72 at LCCOMB_X35_Y56_N8
D1L161 = (D1_r_sinapse_count[20] & (D1L159 $ (GND))) # (!D1_r_sinapse_count[20] & (!D1L159 & VCC));

--D1L162 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[20]~73 at LCCOMB_X35_Y56_N8
D1L162 = CARRY((D1_r_sinapse_count[20] & !D1L159));


--D1L164 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[21]~74 at LCCOMB_X35_Y56_N10
D1L164 = (D1_r_sinapse_count[21] & (!D1L162)) # (!D1_r_sinapse_count[21] & ((D1L162) # (GND)));

--D1L165 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[21]~75 at LCCOMB_X35_Y56_N10
D1L165 = CARRY((!D1L162) # (!D1_r_sinapse_count[21]));


--D1L167 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[22]~76 at LCCOMB_X35_Y56_N12
D1L167 = (D1_r_sinapse_count[22] & (D1L165 $ (GND))) # (!D1_r_sinapse_count[22] & (!D1L165 & VCC));

--D1L168 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[22]~77 at LCCOMB_X35_Y56_N12
D1L168 = CARRY((D1_r_sinapse_count[22] & !D1L165));


--D1L170 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[23]~78 at LCCOMB_X35_Y56_N14
D1L170 = (D1_r_sinapse_count[23] & (!D1L168)) # (!D1_r_sinapse_count[23] & ((D1L168) # (GND)));

--D1L171 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[23]~79 at LCCOMB_X35_Y56_N14
D1L171 = CARRY((!D1L168) # (!D1_r_sinapse_count[23]));


--D1L173 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[24]~80 at LCCOMB_X35_Y56_N16
D1L173 = (D1_r_sinapse_count[24] & (D1L171 $ (GND))) # (!D1_r_sinapse_count[24] & (!D1L171 & VCC));

--D1L174 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[24]~81 at LCCOMB_X35_Y56_N16
D1L174 = CARRY((D1_r_sinapse_count[24] & !D1L171));


--D1L176 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[25]~82 at LCCOMB_X35_Y56_N18
D1L176 = (D1_r_sinapse_count[25] & (!D1L174)) # (!D1_r_sinapse_count[25] & ((D1L174) # (GND)));

--D1L177 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[25]~83 at LCCOMB_X35_Y56_N18
D1L177 = CARRY((!D1L174) # (!D1_r_sinapse_count[25]));


--D1L179 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[26]~84 at LCCOMB_X35_Y56_N20
D1L179 = (D1_r_sinapse_count[26] & (D1L177 $ (GND))) # (!D1_r_sinapse_count[26] & (!D1L177 & VCC));

--D1L180 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[26]~85 at LCCOMB_X35_Y56_N20
D1L180 = CARRY((D1_r_sinapse_count[26] & !D1L177));


--D1L182 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[27]~86 at LCCOMB_X35_Y56_N22
D1L182 = (D1_r_sinapse_count[27] & (!D1L180)) # (!D1_r_sinapse_count[27] & ((D1L180) # (GND)));

--D1L183 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[27]~87 at LCCOMB_X35_Y56_N22
D1L183 = CARRY((!D1L180) # (!D1_r_sinapse_count[27]));


--D1L185 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[28]~88 at LCCOMB_X35_Y56_N24
D1L185 = (D1_r_sinapse_count[28] & (D1L183 $ (GND))) # (!D1_r_sinapse_count[28] & (!D1L183 & VCC));

--D1L186 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[28]~89 at LCCOMB_X35_Y56_N24
D1L186 = CARRY((D1_r_sinapse_count[28] & !D1L183));


--D1L188 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[29]~90 at LCCOMB_X35_Y56_N26
D1L188 = (D1_r_sinapse_count[29] & (!D1L186)) # (!D1_r_sinapse_count[29] & ((D1L186) # (GND)));

--D1L189 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[29]~91 at LCCOMB_X35_Y56_N26
D1L189 = CARRY((!D1L186) # (!D1_r_sinapse_count[29]));


--D1L191 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[30]~92 at LCCOMB_X35_Y56_N28
D1L191 = (D1_r_sinapse_count[30] & (D1L189 $ (GND))) # (!D1_r_sinapse_count[30] & (!D1L189 & VCC));

--D1L192 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[30]~93 at LCCOMB_X35_Y56_N28
D1L192 = CARRY((D1_r_sinapse_count[30] & !D1L189));


--D1L194 is layer_0:layer0|neuron_l1_n0:n0|r_sinapse_count[31]~94 at LCCOMB_X35_Y56_N30
D1L194 = D1_r_sinapse_count[31] $ (D1L192);


--R1_ram_block1a0 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a0 at M9K_X37_Y53_N0
--RAM Block Operation Mode: ROM
--Port A Depth: 32, Port A Width: 18
--Port A Logical Depth: 50, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Un-registered
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a0 = R1_ram_block1a0_PORT_A_data_out[0];

--R1_ram_block1a15 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a15 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a15 = R1_ram_block1a0_PORT_A_data_out[15];

--R1_ram_block1a14 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a14 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a14 = R1_ram_block1a0_PORT_A_data_out[14];

--R1_ram_block1a13 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a13 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a13 = R1_ram_block1a0_PORT_A_data_out[13];

--R1_ram_block1a12 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a12 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a12 = R1_ram_block1a0_PORT_A_data_out[12];

--R1_ram_block1a11 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a11 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a11 = R1_ram_block1a0_PORT_A_data_out[11];

--R1_ram_block1a10 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a10 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a10 = R1_ram_block1a0_PORT_A_data_out[10];

--R1_ram_block1a9 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a9 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a9 = R1_ram_block1a0_PORT_A_data_out[9];

--R1_ram_block1a8 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a8 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a8 = R1_ram_block1a0_PORT_A_data_out[8];

--R1_ram_block1a7 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a7 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a7 = R1_ram_block1a0_PORT_A_data_out[7];

--R1_ram_block1a6 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a6 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a6 = R1_ram_block1a0_PORT_A_data_out[6];

--R1_ram_block1a5 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a5 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a5 = R1_ram_block1a0_PORT_A_data_out[5];

--R1_ram_block1a4 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a4 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a4 = R1_ram_block1a0_PORT_A_data_out[4];

--R1_ram_block1a3 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a3 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a3 = R1_ram_block1a0_PORT_A_data_out[3];

--R1_ram_block1a2 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a2 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a2 = R1_ram_block1a0_PORT_A_data_out[2];

--R1_ram_block1a1 is layer_0:layer0|neuron_l1_n0:n0|ram_l1_n0:ram_n1|altsyncram:r_mem_rtl_0|altsyncram_3h61:auto_generated|ram_block1a1 at M9K_X37_Y53_N0
R1_ram_block1a0_PORT_A_address = BUS(D1_r_addr[0], D1_r_addr[1], D1_r_addr[2], D1_r_addr[3], D1_r_addr[4]);
R1_ram_block1a0_PORT_A_address_reg = DFFE(R1_ram_block1a0_PORT_A_address, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_PORT_A_read_enable = VCC;
R1_ram_block1a0_PORT_A_read_enable_reg = DFFE(R1_ram_block1a0_PORT_A_read_enable, R1_ram_block1a0_clock_0, , , );
R1_ram_block1a0_clock_0 = GLOBAL(A1L4);
R1_ram_block1a0_PORT_A_data_out = MEMORY(, , R1_ram_block1a0_PORT_A_address_reg, , , R1_ram_block1a0_PORT_A_read_enable_reg, , , , , R1_ram_block1a0_clock_0, , , , , , , );
R1_ram_block1a1 = R1_ram_block1a0_PORT_A_data_out[1];


--K1_r_out[0] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[0] at FF_X38_Y60_N25
--register power-up is low

K1_r_out[0] = DFFEAS(K1L17, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[1] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[1] at FF_X38_Y60_N7
--register power-up is low

K1_r_out[1] = DFFEAS(K1L18, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[2] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[2] at FF_X38_Y60_N21
--register power-up is low

K1_r_out[2] = DFFEAS(K1L19, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[3] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[3] at FF_X38_Y60_N15
--register power-up is low

K1_r_out[3] = DFFEAS(K1L20, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[4] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[4] at FF_X38_Y60_N9
--register power-up is low

K1_r_out[4] = DFFEAS(K1L21, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[5] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[5] at FF_X38_Y60_N11
--register power-up is low

K1_r_out[5] = DFFEAS(K1L22, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[6] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[6] at FF_X38_Y60_N17
--register power-up is low

K1_r_out[6] = DFFEAS(K1L23, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[7] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[7] at FF_X38_Y60_N27
--register power-up is low

K1_r_out[7] = DFFEAS(K1L24, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[8] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[8] at FF_X38_Y60_N5
--register power-up is low

K1_r_out[8] = DFFEAS(K1L25, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[9] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[9] at FF_X38_Y60_N31
--register power-up is low

K1_r_out[9] = DFFEAS(K1L26, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[10] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[10] at FF_X38_Y60_N29
--register power-up is low

K1_r_out[10] = DFFEAS(K1L27, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[11] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[11] at FF_X38_Y60_N23
--register power-up is low

K1_r_out[11] = DFFEAS(K1L28, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[12] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[12] at FF_X38_Y60_N13
--register power-up is low

K1_r_out[12] = DFFEAS(K1L29, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[13] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[13] at FF_X38_Y60_N19
--register power-up is low

K1_r_out[13] = DFFEAS(K1L30, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--K1_r_out[14] is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out[14] at FF_X38_Y60_N1
--register power-up is low

K1_r_out[14] = DFFEAS(K1L31, GLOBAL(A1L4),  ,  , D1_r_relu_enable,  ,  ,  ,  );


--D1_r_relu_in[0] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[0] at FF_X38_Y56_N5
--register power-up is low

D1_r_relu_in[0] = DFFEAS(D1L76, GLOBAL(A1L4),  ,  , D1_r_sm.s_relu,  ,  ,  ,  );


--D1_r_relu_in[15] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[15] at FF_X38_Y56_N11
--register power-up is low

D1_r_relu_in[15] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_relu, D1_r_bias[15],  ,  , VCC);


--K1L17 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~0 at LCCOMB_X38_Y60_N24
K1L17 = (!D1_r_relu_in[15] & D1_r_relu_in[0]);


--D1_r_relu_enable is layer_0:layer0|neuron_l1_n0:n0|r_relu_enable at FF_X36_Y60_N17
--register power-up is low

D1_r_relu_enable = DFFEAS(D1L264, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1_r_relu_in[1] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[1] at FF_X38_Y56_N29
--register power-up is low

D1_r_relu_in[1] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_relu, D1_r_bias[1],  ,  , VCC);


--K1L18 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~1 at LCCOMB_X38_Y60_N6
K1L18 = (D1_r_relu_in[1] & !D1_r_relu_in[15]);


--D1_r_relu_in[2] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[2] at FF_X38_Y56_N7
--register power-up is low

D1_r_relu_in[2] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_relu, D1_r_bias[2],  ,  , VCC);


--K1L19 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~2 at LCCOMB_X38_Y60_N20
K1L19 = (!D1_r_relu_in[15] & D1_r_relu_in[2]);


--D1_r_relu_in[3] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[3] at FF_X38_Y56_N1
--register power-up is low

D1_r_relu_in[3] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_relu, D1_r_bias[3],  ,  , VCC);


--K1L20 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~3 at LCCOMB_X38_Y60_N14
K1L20 = (D1_r_relu_in[3] & !D1_r_relu_in[15]);


--D1_r_relu_in[4] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[4] at FF_X38_Y56_N15
--register power-up is low

D1_r_relu_in[4] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_relu, D1_r_bias[4],  ,  , VCC);


--K1L21 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~4 at LCCOMB_X38_Y60_N8
K1L21 = (D1_r_relu_in[4] & !D1_r_relu_in[15]);


--D1_r_relu_in[5] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[5] at FF_X38_Y56_N9
--register power-up is low

D1_r_relu_in[5] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_relu, D1_r_bias[5],  ,  , VCC);


--K1L22 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~5 at LCCOMB_X38_Y60_N10
K1L22 = (D1_r_relu_in[5] & !D1_r_relu_in[15]);


--D1_r_relu_in[6] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[6] at FF_X38_Y56_N31
--register power-up is low

D1_r_relu_in[6] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_relu, D1_r_bias[6],  ,  , VCC);


--K1L23 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~6 at LCCOMB_X38_Y60_N16
K1L23 = (D1_r_relu_in[6] & !D1_r_relu_in[15]);


--D1_r_relu_in[7] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[7] at FF_X38_Y56_N21
--register power-up is low

D1_r_relu_in[7] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_relu, D1_r_bias[7],  ,  , VCC);


--K1L24 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~7 at LCCOMB_X38_Y60_N26
K1L24 = (!D1_r_relu_in[15] & D1_r_relu_in[7]);


--D1_r_relu_in[8] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[8] at FF_X38_Y56_N19
--register power-up is low

D1_r_relu_in[8] = DFFEAS(D1L85, GLOBAL(A1L4),  ,  , D1_r_sm.s_relu,  ,  ,  ,  );


--K1L25 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~8 at LCCOMB_X38_Y60_N4
K1L25 = (!D1_r_relu_in[15] & D1_r_relu_in[8]);


--D1_r_relu_in[9] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[9] at FF_X38_Y56_N25
--register power-up is low

D1_r_relu_in[9] = DFFEAS(D1L87, GLOBAL(A1L4),  ,  , D1_r_sm.s_relu,  ,  ,  ,  );


--K1L26 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~9 at LCCOMB_X38_Y60_N30
K1L26 = (!D1_r_relu_in[15] & D1_r_relu_in[9]);


--D1_r_relu_in[10] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[10] at FF_X38_Y56_N3
--register power-up is low

D1_r_relu_in[10] = DFFEAS(D1L89, GLOBAL(A1L4),  ,  , D1_r_sm.s_relu,  ,  ,  ,  );


--K1L27 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~10 at LCCOMB_X38_Y60_N28
K1L27 = (!D1_r_relu_in[15] & D1_r_relu_in[10]);


--D1_r_relu_in[11] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[11] at FF_X38_Y56_N13
--register power-up is low

D1_r_relu_in[11] = DFFEAS(D1L91, GLOBAL(A1L4),  ,  , D1_r_sm.s_relu,  ,  ,  ,  );


--K1L28 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~11 at LCCOMB_X38_Y60_N22
K1L28 = (!D1_r_relu_in[15] & D1_r_relu_in[11]);


--D1_r_relu_in[12] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[12] at FF_X38_Y56_N23
--register power-up is low

D1_r_relu_in[12] = DFFEAS(D1L93, GLOBAL(A1L4),  ,  , D1_r_sm.s_relu,  ,  ,  ,  );


--K1L29 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~12 at LCCOMB_X38_Y60_N12
K1L29 = (!D1_r_relu_in[15] & D1_r_relu_in[12]);


--D1_r_relu_in[13] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[13] at FF_X38_Y56_N17
--register power-up is low

D1_r_relu_in[13] = DFFEAS(D1L95, GLOBAL(A1L4),  ,  , D1_r_sm.s_relu,  ,  ,  ,  );


--K1L30 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~13 at LCCOMB_X38_Y60_N18
K1L30 = (!D1_r_relu_in[15] & D1_r_relu_in[13]);


--D1_r_relu_in[14] is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[14] at FF_X38_Y56_N27
--register power-up is low

D1_r_relu_in[14] = DFFEAS(D1L97, GLOBAL(A1L4),  ,  , D1_r_sm.s_relu,  ,  ,  ,  );


--K1L31 is layer_0:layer0|neuron_l1_n0:n0|lut_relu:act_relu|r_out~14 at LCCOMB_X38_Y60_N0
K1L31 = (!D1_r_relu_in[15] & D1_r_relu_in[14]);


--D1_r_bias[0] is layer_0:layer0|neuron_l1_n0:n0|r_bias[0] at FF_X39_Y56_N25
--register power-up is low

D1_r_bias[0] = DFFEAS(D1L211, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_sm.s_relu is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_relu at FF_X36_Y56_N23
--register power-up is low

D1_r_sm.s_relu = DFFEAS(D1L204, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1_r_bias[15] is layer_0:layer0|neuron_l1_n0:n0|r_bias[15] at FF_X39_Y56_N27
--register power-up is low

D1_r_bias[15] = DFFEAS(D1L70, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_sm.s_wait_relu is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_wait_relu at FF_X36_Y60_N7
--register power-up is low

D1_r_sm.s_wait_relu = DFFEAS( , GLOBAL(A1L4),  ,  ,  , D1_r_sm.s_relu,  ,  , VCC);


--D1L264 is layer_0:layer0|neuron_l1_n0:n0|Selector36~0 at LCCOMB_X36_Y60_N16
D1L264 = (D1_r_sm.s_relu) # ((D1_r_relu_enable & !D1_r_sm.s_wait_relu));


--D1_r_bias[1] is layer_0:layer0|neuron_l1_n0:n0|r_bias[1] at FF_X39_Y56_N1
--register power-up is low

D1_r_bias[1] = DFFEAS(D1L212, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[2] is layer_0:layer0|neuron_l1_n0:n0|r_bias[2] at FF_X39_Y56_N15
--register power-up is low

D1_r_bias[2] = DFFEAS(D1L213, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[3] is layer_0:layer0|neuron_l1_n0:n0|r_bias[3] at FF_X39_Y56_N21
--register power-up is low

D1_r_bias[3] = DFFEAS(D1L214, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[4] is layer_0:layer0|neuron_l1_n0:n0|r_bias[4] at FF_X39_Y56_N31
--register power-up is low

D1_r_bias[4] = DFFEAS(D1L215, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[5] is layer_0:layer0|neuron_l1_n0:n0|r_bias[5] at FF_X39_Y56_N9
--register power-up is low

D1_r_bias[5] = DFFEAS(D1L216, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[6] is layer_0:layer0|neuron_l1_n0:n0|r_bias[6] at FF_X39_Y56_N11
--register power-up is low

D1_r_bias[6] = DFFEAS(D1L217, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[7] is layer_0:layer0|neuron_l1_n0:n0|r_bias[7] at FF_X39_Y56_N13
--register power-up is low

D1_r_bias[7] = DFFEAS(D1L218, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[8] is layer_0:layer0|neuron_l1_n0:n0|r_bias[8] at FF_X39_Y56_N19
--register power-up is low

D1_r_bias[8] = DFFEAS(D1L219, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[9] is layer_0:layer0|neuron_l1_n0:n0|r_bias[9] at FF_X39_Y56_N17
--register power-up is low

D1_r_bias[9] = DFFEAS(D1L220, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[10] is layer_0:layer0|neuron_l1_n0:n0|r_bias[10] at FF_X39_Y56_N23
--register power-up is low

D1_r_bias[10] = DFFEAS(D1L221, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[11] is layer_0:layer0|neuron_l1_n0:n0|r_bias[11] at FF_X39_Y56_N29
--register power-up is low

D1_r_bias[11] = DFFEAS(D1L222, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[12] is layer_0:layer0|neuron_l1_n0:n0|r_bias[12] at FF_X39_Y56_N7
--register power-up is low

D1_r_bias[12] = DFFEAS(D1L223, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[13] is layer_0:layer0|neuron_l1_n0:n0|r_bias[13] at FF_X39_Y56_N5
--register power-up is low

D1_r_bias[13] = DFFEAS(D1L224, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--D1_r_bias[14] is layer_0:layer0|neuron_l1_n0:n0|r_bias[14] at FF_X39_Y56_N3
--register power-up is low

D1_r_bias[14] = DFFEAS(D1L225, GLOBAL(A1L4),  ,  , D1_r_sm.s_bias,  ,  ,  ,  );


--L1_r_data_out[-11] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-11] at FF_X40_Y53_N1
--register power-up is low

L1_r_data_out[-11] = DFFEAS(L1L145, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[4] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[4] at FF_X40_Y52_N25
--register power-up is low

L1_r_data_out[4] = DFFEAS(L1L88, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[3] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[3] at FF_X40_Y52_N11
--register power-up is low

L1_r_data_out[3] = DFFEAS(L1L146, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[2] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[2] at FF_X41_Y52_N23
--register power-up is low

L1_r_data_out[2] = DFFEAS(L1L147, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[1] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[1] at FF_X41_Y52_N29
--register power-up is low

L1_r_data_out[1] = DFFEAS(L1L148, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[0] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[0] at FF_X41_Y52_N19
--register power-up is low

L1_r_data_out[0] = DFFEAS(L1L149, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-1] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-1] at FF_X41_Y52_N25
--register power-up is low

L1_r_data_out[-1] = DFFEAS(L1L150, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-2] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-2] at FF_X41_Y52_N27
--register power-up is low

L1_r_data_out[-2] = DFFEAS(L1L151, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-3] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-3] at FF_X41_Y52_N21
--register power-up is low

L1_r_data_out[-3] = DFFEAS(L1L152, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-4] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-4] at FF_X41_Y53_N13
--register power-up is low

L1_r_data_out[-4] = DFFEAS(L1L153, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-5] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-5] at FF_X41_Y53_N7
--register power-up is low

L1_r_data_out[-5] = DFFEAS(L1L154, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-6] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-6] at FF_X40_Y53_N15
--register power-up is low

L1_r_data_out[-6] = DFFEAS(L1L155, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-7] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-7] at FF_X40_Y53_N13
--register power-up is low

L1_r_data_out[-7] = DFFEAS(L1L156, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-8] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-8] at FF_X40_Y53_N19
--register power-up is low

L1_r_data_out[-8] = DFFEAS(L1L157, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-9] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-9] at FF_X40_Y53_N9
--register power-up is low

L1_r_data_out[-9] = DFFEAS(L1L158, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--L1_r_data_out[-10] is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[-10] at FF_X41_Y52_N31
--register power-up is low

L1_r_data_out[-10] = DFFEAS(L1L159, GLOBAL(A1L4), !GLOBAL(A1L207),  , D1_r_mac_enable,  ,  ,  ,  );


--D1L211 is layer_0:layer0|neuron_l1_n0:n0|result~0 at LCCOMB_X39_Y56_N24
D1L211 = (L1_r_data_out[-11] & ((D1L32) # (D1L30))) # (!L1_r_data_out[-11] & (D1L32 & D1L30));


--D1_r_sm.s_bias is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_bias at FF_X36_Y56_N17
--register power-up is low

D1_r_sm.s_bias = DFFEAS(D1L209, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1L212 is layer_0:layer0|neuron_l1_n0:n0|result~1 at LCCOMB_X39_Y56_N0
D1L212 = (D1L2 & ((D1L32) # (D1L30))) # (!D1L2 & (D1L32 & D1L30));


--D1L213 is layer_0:layer0|neuron_l1_n0:n0|result~2 at LCCOMB_X39_Y56_N14
D1L213 = (D1L4 & ((D1L32) # (D1L30))) # (!D1L4 & (D1L32 & D1L30));


--D1L214 is layer_0:layer0|neuron_l1_n0:n0|result~3 at LCCOMB_X39_Y56_N20
D1L214 = (D1L6 & ((D1L32) # (D1L30))) # (!D1L6 & (D1L32 & D1L30));


--D1L215 is layer_0:layer0|neuron_l1_n0:n0|result~4 at LCCOMB_X39_Y56_N30
D1L215 = (D1L8 & ((D1L32) # (D1L30))) # (!D1L8 & (D1L32 & D1L30));


--D1L216 is layer_0:layer0|neuron_l1_n0:n0|result~5 at LCCOMB_X39_Y56_N8
D1L216 = (D1L10 & ((D1L32) # (D1L30))) # (!D1L10 & (D1L32 & D1L30));


--D1L217 is layer_0:layer0|neuron_l1_n0:n0|result~6 at LCCOMB_X39_Y56_N10
D1L217 = (D1L12 & ((D1L32) # (D1L30))) # (!D1L12 & (D1L32 & D1L30));


--D1L218 is layer_0:layer0|neuron_l1_n0:n0|result~7 at LCCOMB_X39_Y56_N12
D1L218 = (D1L14 & ((D1L32) # (D1L30))) # (!D1L14 & (D1L32 & D1L30));


--D1L219 is layer_0:layer0|neuron_l1_n0:n0|result~8 at LCCOMB_X39_Y56_N18
D1L219 = (D1L16 & ((D1L32) # (D1L30))) # (!D1L16 & (D1L32 & D1L30));


--D1L220 is layer_0:layer0|neuron_l1_n0:n0|result~9 at LCCOMB_X39_Y56_N16
D1L220 = (D1L18 & ((D1L32) # (D1L30))) # (!D1L18 & (D1L32 & D1L30));


--D1L221 is layer_0:layer0|neuron_l1_n0:n0|result~10 at LCCOMB_X39_Y56_N22
D1L221 = (D1L20 & ((D1L32) # (D1L30))) # (!D1L20 & (D1L32 & D1L30));


--D1L222 is layer_0:layer0|neuron_l1_n0:n0|result~11 at LCCOMB_X39_Y56_N28
D1L222 = (D1L22 & ((D1L32) # (D1L30))) # (!D1L22 & (D1L32 & D1L30));


--D1L223 is layer_0:layer0|neuron_l1_n0:n0|result~12 at LCCOMB_X39_Y56_N6
D1L223 = (D1L24 & ((D1L32) # (D1L30))) # (!D1L24 & (D1L32 & D1L30));


--D1L224 is layer_0:layer0|neuron_l1_n0:n0|result~13 at LCCOMB_X39_Y56_N4
D1L224 = (D1L30 & ((D1L32) # (D1L26))) # (!D1L30 & (D1L32 & D1L26));


--D1L225 is layer_0:layer0|neuron_l1_n0:n0|result~14 at LCCOMB_X39_Y56_N2
D1L225 = (D1L30 & ((D1L32) # (D1L28))) # (!D1L30 & (D1L32 & D1L28));


--L1L123 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~0 at LCCOMB_X42_Y53_N28
L1L123 = (P1L71 & (((P1L72 & P1L67)) # (!P1L68))) # (!P1L71 & (!P1L68 & ((P1L72) # (P1L67))));


--L1L124 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~1 at LCCOMB_X42_Y53_N18
L1L124 = (P1L70 & (P1L69 & (P1L68 & L1L123))) # (!P1L70 & (!P1L69 & (!P1L68 & !L1L123)));


--L1L125 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~2 at LCCOMB_X42_Y53_N16
L1L125 = (L1L124 & (P1L52)) # (!L1L124 & ((!P1L72)));


--L1L162 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|rounds~0 at LCCOMB_X40_Y52_N16
L1L162 = (P1L47) # ((P1L46) # ((P1L43) # (P1_mac_out2)));


--L1L163 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|rounds~1 at LCCOMB_X40_Y52_N22
L1L163 = (P1L48) # ((P1L44) # ((P1L42) # (P1L49)));


--L1L164 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|rounds~2 at LCCOMB_X40_Y52_N20
L1L164 = (P1L50) # ((L1L162) # ((L1L163) # (P1L45)));


--L1L160 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|round_overflow~0 at LCCOMB_X40_Y52_N30
L1L160 = (P1L51 & ((L1L164) # (L1L125)));


--L1L109 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-11]~0 at LCCOMB_X42_Y52_N8
L1L109 = (L1L124 & ((L1L160 & ((L1L35))) # (!L1L160 & (P1L52)))) # (!L1L124 & (P1L52));


--L1L126 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~3 at LCCOMB_X43_Y52_N18
L1L126 = (L1L124 & ((P1L66))) # (!L1L124 & (!P1L72));


--L1L127 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~4 at LCCOMB_X43_Y52_N28
L1L127 = (L1L124 & (P1L65)) # (!L1L124 & ((!P1L72)));


--L1L128 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~5 at LCCOMB_X43_Y52_N26
L1L128 = (L1L124 & (P1L64)) # (!L1L124 & ((!P1L72)));


--L1L129 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~6 at LCCOMB_X43_Y52_N20
L1L129 = (L1L124 & ((P1L63))) # (!L1L124 & (!P1L72));


--L1L130 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~7 at LCCOMB_X43_Y52_N22
L1L130 = (L1L124 & ((P1L62))) # (!L1L124 & (!P1L72));


--L1L131 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~8 at LCCOMB_X42_Y53_N26
L1L131 = (L1L124 & (P1L61)) # (!L1L124 & ((!P1L72)));


--L1L132 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~9 at LCCOMB_X42_Y53_N8
L1L132 = (L1L124 & ((P1L60))) # (!L1L124 & (!P1L72));


--L1L133 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~10 at LCCOMB_X43_Y53_N4
L1L133 = (L1L124 & ((P1L59))) # (!L1L124 & (!P1L72));


--L1L134 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~11 at LCCOMB_X43_Y53_N14
L1L134 = (L1L124 & ((P1L58))) # (!L1L124 & (!P1L72));


--L1L135 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~12 at LCCOMB_X42_Y53_N10
L1L135 = (L1L124 & ((P1L57))) # (!L1L124 & (!P1L72));


--L1L136 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~13 at LCCOMB_X43_Y53_N8
L1L136 = (L1L124 & ((P1L56))) # (!L1L124 & (!P1L72));


--L1L137 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~14 at LCCOMB_X43_Y53_N6
L1L137 = (L1L124 & ((P1L55))) # (!L1L124 & (!P1L72));


--L1L138 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~15 at LCCOMB_X43_Y53_N12
L1L138 = (L1L124 & ((P1L54))) # (!L1L124 & (!P1L72));


--L1L139 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~16 at LCCOMB_X43_Y53_N2
L1L139 = (L1L124 & (P1L53)) # (!L1L124 & ((!P1L72)));


--L1L140 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~17 at LCCOMB_X43_Y53_N0
L1L140 = (L1L37) # ((L1L35) # ((L1L39) # (L1L65)));


--L1L141 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~18 at LCCOMB_X43_Y53_N10
L1L141 = (L1L41) # ((L1L47) # ((L1L45) # (L1L43)));


--L1L142 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~19 at LCCOMB_X43_Y52_N24
L1L142 = (L1L49) # ((L1L51) # ((L1L55) # (L1L53)));


--L1L143 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~20 at LCCOMB_X43_Y52_N30
L1L143 = (L1L57) # ((L1L59) # ((L1L61) # (L1L63)));


--L1L144 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~21 at LCCOMB_X42_Y52_N18
L1L144 = (L1L141) # ((L1L142) # ((L1L143) # (L1L140)));


--L1L161 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|round_overflow~1 at LCCOMB_X42_Y52_N20
L1L161 = (L1L67 & (P1L72 $ ((L1L65)))) # (!L1L67 & (L1L144 & (P1L72 $ (L1L65))));


--L1L117 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[3]~1 at LCCOMB_X42_Y52_N10
L1L117 = (L1L124 & ((!L1L161) # (!L1L160)));


--L1L110 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-11]~2 at LCCOMB_X42_Y52_N0
L1L110 = (L1L117 & ((L1L109))) # (!L1L117 & (!P1L72));


--L1L118 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[3]~3 at LCCOMB_X42_Y52_N6
L1L118 = (L1L160 & (L1L124 & !L1L161));


--L1L121 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[4]~4 at LCCOMB_X42_Y52_N24
L1L121 = (L1L118 & ((L1L65))) # (!L1L118 & (P1L72));


--L1L122 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[4]~5 at LCCOMB_X42_Y53_N24
L1L122 = (L1L124 & (P1L51 & ((L1L164) # (L1L125))));


--L1L119 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[3]~6 at LCCOMB_X42_Y52_N2
L1L119 = (L1L122 & ((L1L63))) # (!L1L122 & (P1L66));


--L1L120 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[3]~7 at LCCOMB_X42_Y52_N28
L1L120 = (L1L117 & ((L1L119))) # (!L1L117 & (!P1L72));


--L1L115 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[2]~8 at LCCOMB_X42_Y52_N22
L1L115 = (L1L122 & ((L1L61))) # (!L1L122 & (P1L65));


--L1L116 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[2]~9 at LCCOMB_X42_Y52_N16
L1L116 = (L1L117 & ((L1L115))) # (!L1L117 & (!P1L72));


--L1L113 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[1]~10 at LCCOMB_X42_Y52_N30
L1L113 = (L1L122 & ((L1L59))) # (!L1L122 & (P1L64));


--L1L114 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[1]~11 at LCCOMB_X42_Y52_N12
L1L114 = (L1L117 & ((L1L113))) # (!L1L117 & (!P1L72));


--L1L111 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[0]~12 at LCCOMB_X42_Y52_N14
L1L111 = (L1L122 & ((L1L57))) # (!L1L122 & (P1L63));


--L1L112 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[0]~13 at LCCOMB_X42_Y52_N4
L1L112 = (L1L117 & ((L1L111))) # (!L1L117 & (!P1L72));


--L1L89 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-1]~14 at LCCOMB_X42_Y53_N30
L1L89 = (L1L122 & ((L1L55))) # (!L1L122 & (P1L62));


--L1L90 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-1]~15 at LCCOMB_X42_Y52_N26
L1L90 = (L1L117 & ((L1L89))) # (!L1L117 & (!P1L72));


--L1L91 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-2]~16 at LCCOMB_X40_Y52_N8
L1L91 = (L1L122 & ((L1L53))) # (!L1L122 & (P1L61));


--L1L92 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-2]~17 at LCCOMB_X40_Y52_N6
L1L92 = (L1L117 & ((L1L91))) # (!L1L117 & (!P1L72));


--L1L93 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-3]~18 at LCCOMB_X40_Y52_N28
L1L93 = (L1L122 & ((L1L51))) # (!L1L122 & (P1L60));


--L1L94 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-3]~19 at LCCOMB_X40_Y52_N14
L1L94 = (L1L117 & (L1L93)) # (!L1L117 & ((!P1L72)));


--L1L95 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-4]~20 at LCCOMB_X42_Y53_N12
L1L95 = (L1L122 & ((L1L49))) # (!L1L122 & (P1L59));


--L1L96 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-4]~21 at LCCOMB_X41_Y53_N8
L1L96 = (L1L117 & ((L1L95))) # (!L1L117 & (!P1L72));


--L1L97 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-5]~22 at LCCOMB_X42_Y53_N22
L1L97 = (L1L122 & ((L1L47))) # (!L1L122 & (P1L58));


--L1L98 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-5]~23 at LCCOMB_X41_Y53_N2
L1L98 = (L1L117 & ((L1L97))) # (!L1L117 & (!P1L72));


--L1L99 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-6]~24 at LCCOMB_X42_Y53_N20
L1L99 = (L1L122 & ((L1L45))) # (!L1L122 & (P1L57));


--L1L100 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-6]~25 at LCCOMB_X41_Y53_N4
L1L100 = (L1L117 & ((L1L99))) # (!L1L117 & (!P1L72));


--L1L101 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-7]~26 at LCCOMB_X40_Y52_N4
L1L101 = (L1L160 & ((L1L124 & (L1L43)) # (!L1L124 & ((P1L56))))) # (!L1L160 & (((P1L56))));


--L1L102 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-7]~27 at LCCOMB_X40_Y52_N2
L1L102 = (L1L117 & ((L1L101))) # (!L1L117 & (!P1L72));


--L1L103 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-8]~28 at LCCOMB_X40_Y52_N0
L1L103 = (L1L160 & ((L1L124 & (L1L41)) # (!L1L124 & ((P1L55))))) # (!L1L160 & (((P1L55))));


--L1L104 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-8]~29 at LCCOMB_X41_Y53_N10
L1L104 = (L1L117 & ((L1L103))) # (!L1L117 & (!P1L72));


--L1L105 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-9]~30 at LCCOMB_X40_Y52_N26
L1L105 = (L1L124 & ((L1L160 & ((L1L39))) # (!L1L160 & (P1L54)))) # (!L1L124 & (P1L54));


--L1L106 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-9]~31 at LCCOMB_X41_Y53_N0
L1L106 = (L1L117 & ((L1L105))) # (!L1L117 & (!P1L72));


--L1L107 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-10]~32 at LCCOMB_X42_Y53_N14
L1L107 = (L1L160 & ((L1L124 & ((L1L37))) # (!L1L124 & (P1L53)))) # (!L1L160 & (((P1L53))));


--L1L108 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_mult[-10]~33 at LCCOMB_X41_Y53_N14
L1L108 = (L1L117 & ((L1L107))) # (!L1L117 & (!P1L72));


--L1L145 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~22 at LCCOMB_X40_Y53_N0
L1L145 = (L1L1 & ((L1L33) # (L1L31))) # (!L1L1 & (L1L33 & L1L31));


--D1_r_mac_enable is layer_0:layer0|neuron_l1_n0:n0|r_mac_enable at FF_X36_Y56_N7
--register power-up is low

D1_r_mac_enable = DFFEAS(D1L263, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--L1L146 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~23 at LCCOMB_X40_Y52_N10
L1L146 = (L1L31 & ((L1L29) # (L1L33))) # (!L1L31 & (L1L29 & L1L33));


--L1L147 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~24 at LCCOMB_X41_Y52_N22
L1L147 = (L1L33 & ((L1L31) # (L1L27))) # (!L1L33 & (L1L31 & L1L27));


--L1L148 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~25 at LCCOMB_X41_Y52_N28
L1L148 = (L1L25 & ((L1L31) # (L1L33))) # (!L1L25 & (L1L31 & L1L33));


--L1L149 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~26 at LCCOMB_X41_Y52_N18
L1L149 = (L1L23 & ((L1L31) # (L1L33))) # (!L1L23 & (L1L31 & L1L33));


--L1L150 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~27 at LCCOMB_X41_Y52_N24
L1L150 = (L1L21 & ((L1L31) # (L1L33))) # (!L1L21 & (L1L31 & L1L33));


--L1L151 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~28 at LCCOMB_X41_Y52_N26
L1L151 = (L1L19 & ((L1L31) # (L1L33))) # (!L1L19 & (L1L31 & L1L33));


--L1L152 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~29 at LCCOMB_X41_Y52_N20
L1L152 = (L1L17 & ((L1L31) # (L1L33))) # (!L1L17 & (L1L31 & L1L33));


--L1L153 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~30 at LCCOMB_X41_Y53_N12
L1L153 = (L1L15 & ((L1L31) # (L1L33))) # (!L1L15 & (L1L31 & L1L33));


--L1L154 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~31 at LCCOMB_X41_Y53_N6
L1L154 = (L1L13 & ((L1L31) # (L1L33))) # (!L1L13 & (L1L31 & L1L33));


--L1L155 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~32 at LCCOMB_X40_Y53_N14
L1L155 = (L1L11 & ((L1L33) # (L1L31))) # (!L1L11 & (L1L33 & L1L31));


--L1L156 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~33 at LCCOMB_X40_Y53_N12
L1L156 = (L1L9 & ((L1L33) # (L1L31))) # (!L1L9 & (L1L33 & L1L31));


--L1L157 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~34 at LCCOMB_X40_Y53_N18
L1L157 = (L1L7 & ((L1L33) # (L1L31))) # (!L1L7 & (L1L33 & L1L31));


--L1L158 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~35 at LCCOMB_X40_Y53_N8
L1L158 = (L1L5 & ((L1L33) # (L1L31))) # (!L1L5 & (L1L33 & L1L31));


--L1L159 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|result~36 at LCCOMB_X41_Y52_N30
L1L159 = (L1L3 & ((L1L31) # (L1L33))) # (!L1L3 & (L1L31 & L1L33));


--D1L34 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~0 at LCCOMB_X36_Y56_N10
D1L34 = (!D1_r_sinapse_count[21] & (!D1_r_sinapse_count[23] & (!D1_r_sinapse_count[24] & !D1_r_sinapse_count[22])));


--D1L35 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~1 at LCCOMB_X36_Y57_N24
D1L35 = (!D1_r_sinapse_count[4] & (!D1_r_sinapse_count[3] & ((!D1_r_sinapse_count[1]) # (!D1_r_sinapse_count[2]))));


--D1L36 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~2 at LCCOMB_X36_Y57_N18
D1L36 = (!D1_r_sinapse_count[6] & (!D1_r_sinapse_count[7] & (!D1_r_sinapse_count[8] & !D1_r_sinapse_count[5])));


--D1L37 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~3 at LCCOMB_X34_Y57_N20
D1L37 = (!D1_r_sinapse_count[12] & (!D1_r_sinapse_count[11] & (!D1_r_sinapse_count[10] & !D1_r_sinapse_count[9])));


--D1L38 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~4 at LCCOMB_X34_Y57_N14
D1L38 = (!D1_r_sinapse_count[15] & (!D1_r_sinapse_count[14] & (!D1_r_sinapse_count[16] & !D1_r_sinapse_count[13])));


--D1L39 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~5 at LCCOMB_X36_Y57_N4
D1L39 = (D1L37 & (D1L35 & (D1L38 & D1L36)));


--D1L40 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~6 at LCCOMB_X34_Y56_N20
D1L40 = (!D1_r_sinapse_count[28] & (!D1_r_sinapse_count[27] & (!D1_r_sinapse_count[26] & !D1_r_sinapse_count[25])));


--D1L41 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~7 at LCCOMB_X34_Y56_N22
D1L41 = (D1_r_sinapse_count[17]) # ((D1_r_sinapse_count[30]) # ((D1_r_sinapse_count[20]) # (D1_r_sinapse_count[29])));


--D1L42 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~8 at LCCOMB_X34_Y56_N8
D1L42 = (!D1_r_sinapse_count[18] & (D1L40 & (!D1L41 & !D1_r_sinapse_count[19])));


--D1L43 is layer_0:layer0|neuron_l1_n0:n0|LessThan0~9 at LCCOMB_X36_Y56_N2
D1L43 = (D1_r_sinapse_count[31]) # ((D1L39 & (D1L42 & D1L34)));


--L1_o_done is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|o_done at FF_X36_Y56_N5
--register power-up is low

L1_o_done = DFFEAS( , GLOBAL(A1L4),  ,  , !A1L206, D1_r_mac_enable,  ,  , VCC);


--D1_r_sm.s_mac_result is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_mac_result at FF_X36_Y56_N13
--register power-up is low

D1_r_sm.s_mac_result = DFFEAS( , GLOBAL(A1L4),  ,  ,  , D1_r_sm.s_wait_mac,  ,  , VCC);


--D1L227 is layer_0:layer0|neuron_l1_n0:n0|Selector1~0 at LCCOMB_X36_Y56_N4
D1L227 = (D1_r_sm.s_mac_result & L1_o_done);


--D1_r_sm.s_mac is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_mac at FF_X36_Y56_N25
--register power-up is low

D1_r_sm.s_mac = DFFEAS(D1L229, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1_r_sm.s_wait_mac is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_wait_mac at FF_X36_Y56_N19
--register power-up is low

D1_r_sm.s_wait_mac = DFFEAS(D1L206, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1_r_sm.s_clear is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_clear at FF_X36_Y60_N3
--register power-up is low

D1_r_sm.s_clear = DFFEAS(D1L198, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1L262 is layer_0:layer0|neuron_l1_n0:n0|Selector35~0 at LCCOMB_X36_Y56_N12
D1L262 = (!D1_r_sm.s_relu & (D1_r_mac_enable & (!D1_r_sm.s_wait_mac & !D1_r_sm.s_clear)));


--D1L263 is layer_0:layer0|neuron_l1_n0:n0|Selector35~1 at LCCOMB_X36_Y56_N6
D1L263 = (D1_r_sm.s_mac) # (D1L262);


--D1L240 is layer_0:layer0|neuron_l1_n0:n0|Selector13~0 at LCCOMB_X36_Y56_N14
D1L240 = (D1_r_sinapse_count[21] & !D1_r_sm.s_clear);


--D1_r_sm.s_get_weight is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_get_weight at FF_X36_Y56_N1
--register power-up is low

D1_r_sm.s_get_weight = DFFEAS(D1L228, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1L239 is layer_0:layer0|neuron_l1_n0:n0|Selector12~0 at LCCOMB_X36_Y56_N30
D1L239 = (D1_r_sinapse_count[22] & !D1_r_sm.s_clear);


--D1L238 is layer_0:layer0|neuron_l1_n0:n0|Selector11~0 at LCCOMB_X36_Y56_N28
D1L238 = (D1_r_sinapse_count[23] & !D1_r_sm.s_clear);


--D1L237 is layer_0:layer0|neuron_l1_n0:n0|Selector10~0 at LCCOMB_X36_Y56_N20
D1L237 = (D1_r_sinapse_count[24] & !D1_r_sm.s_clear);


--D1L230 is layer_0:layer0|neuron_l1_n0:n0|Selector3~0 at LCCOMB_X36_Y56_N8
D1L230 = (D1_r_sinapse_count[31] & !D1_r_sm.s_clear);


--D1L260 is layer_0:layer0|neuron_l1_n0:n0|Selector33~0 at LCCOMB_X36_Y57_N30
D1L260 = (D1_r_sinapse_count[1] & !D1_r_sm.s_clear);


--D1L259 is layer_0:layer0|neuron_l1_n0:n0|Selector32~0 at LCCOMB_X36_Y57_N0
D1L259 = (!D1_r_sm.s_clear & D1_r_sinapse_count[2]);


--D1L258 is layer_0:layer0|neuron_l1_n0:n0|Selector31~0 at LCCOMB_X36_Y57_N22
D1L258 = (!D1_r_sm.s_clear & D1_r_sinapse_count[3]);


--D1L257 is layer_0:layer0|neuron_l1_n0:n0|Selector30~0 at LCCOMB_X36_Y57_N20
D1L257 = (D1_r_sinapse_count[4] & !D1_r_sm.s_clear);


--D1L256 is layer_0:layer0|neuron_l1_n0:n0|Selector29~0 at LCCOMB_X36_Y57_N10
D1L256 = (D1_r_sinapse_count[5] & !D1_r_sm.s_clear);


--D1L255 is layer_0:layer0|neuron_l1_n0:n0|Selector28~0 at LCCOMB_X36_Y57_N8
D1L255 = (D1_r_sinapse_count[6] & !D1_r_sm.s_clear);


--D1L254 is layer_0:layer0|neuron_l1_n0:n0|Selector27~0 at LCCOMB_X36_Y57_N14
D1L254 = (D1_r_sinapse_count[7] & !D1_r_sm.s_clear);


--D1L253 is layer_0:layer0|neuron_l1_n0:n0|Selector26~0 at LCCOMB_X36_Y57_N12
D1L253 = (!D1_r_sm.s_clear & D1_r_sinapse_count[8]);


--D1L252 is layer_0:layer0|neuron_l1_n0:n0|Selector25~0 at LCCOMB_X34_Y57_N16
D1L252 = (D1_r_sinapse_count[9] & !D1_r_sm.s_clear);


--D1L251 is layer_0:layer0|neuron_l1_n0:n0|Selector24~0 at LCCOMB_X34_Y57_N2
D1L251 = (D1_r_sinapse_count[10] & !D1_r_sm.s_clear);


--D1L250 is layer_0:layer0|neuron_l1_n0:n0|Selector23~0 at LCCOMB_X34_Y57_N4
D1L250 = (D1_r_sinapse_count[11] & !D1_r_sm.s_clear);


--D1L249 is layer_0:layer0|neuron_l1_n0:n0|Selector22~0 at LCCOMB_X34_Y57_N6
D1L249 = (D1_r_sinapse_count[12] & !D1_r_sm.s_clear);


--D1L248 is layer_0:layer0|neuron_l1_n0:n0|Selector21~0 at LCCOMB_X34_Y57_N24
D1L248 = (D1_r_sinapse_count[13] & !D1_r_sm.s_clear);


--D1L247 is layer_0:layer0|neuron_l1_n0:n0|Selector20~0 at LCCOMB_X34_Y57_N26
D1L247 = (D1_r_sinapse_count[14] & !D1_r_sm.s_clear);


--D1L246 is layer_0:layer0|neuron_l1_n0:n0|Selector19~0 at LCCOMB_X34_Y57_N0
D1L246 = (D1_r_sinapse_count[15] & !D1_r_sm.s_clear);


--D1L245 is layer_0:layer0|neuron_l1_n0:n0|Selector18~0 at LCCOMB_X34_Y56_N6
D1L245 = (D1_r_sinapse_count[16] & !D1_r_sm.s_clear);


--D1L242 is layer_0:layer0|neuron_l1_n0:n0|Selector15~0 at LCCOMB_X34_Y56_N16
D1L242 = (D1_r_sinapse_count[19] & !D1_r_sm.s_clear);


--D1L243 is layer_0:layer0|neuron_l1_n0:n0|Selector16~0 at LCCOMB_X34_Y56_N2
D1L243 = (D1_r_sinapse_count[18] & !D1_r_sm.s_clear);


--D1L236 is layer_0:layer0|neuron_l1_n0:n0|Selector9~0 at LCCOMB_X34_Y56_N24
D1L236 = (D1_r_sinapse_count[25] & !D1_r_sm.s_clear);


--D1L235 is layer_0:layer0|neuron_l1_n0:n0|Selector8~0 at LCCOMB_X34_Y56_N14
D1L235 = (D1_r_sinapse_count[26] & !D1_r_sm.s_clear);


--D1L234 is layer_0:layer0|neuron_l1_n0:n0|Selector7~0 at LCCOMB_X34_Y56_N0
D1L234 = (D1_r_sinapse_count[27] & !D1_r_sm.s_clear);


--D1L233 is layer_0:layer0|neuron_l1_n0:n0|Selector6~0 at LCCOMB_X34_Y56_N26
D1L233 = (D1_r_sinapse_count[28] & !D1_r_sm.s_clear);


--D1L241 is layer_0:layer0|neuron_l1_n0:n0|Selector14~0 at LCCOMB_X34_Y56_N28
D1L241 = (D1_r_sinapse_count[20] & !D1_r_sm.s_clear);


--D1L244 is layer_0:layer0|neuron_l1_n0:n0|Selector17~0 at LCCOMB_X34_Y56_N18
D1L244 = (D1_r_sinapse_count[17] & !D1_r_sm.s_clear);


--D1L232 is layer_0:layer0|neuron_l1_n0:n0|Selector5~0 at LCCOMB_X34_Y56_N4
D1L232 = (D1_r_sinapse_count[29] & !D1_r_sm.s_clear);


--D1L231 is layer_0:layer0|neuron_l1_n0:n0|Selector4~0 at LCCOMB_X34_Y56_N10
D1L231 = (D1_r_sinapse_count[30] & !D1_r_sm.s_clear);


--D1_r_sm.s_wait_weight is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_wait_weight at FF_X36_Y56_N21
--register power-up is low

D1_r_sm.s_wait_weight = DFFEAS( , GLOBAL(A1L4),  ,  ,  , D1_r_sm.s_get_weight,  ,  , VCC);


--D1L229 is layer_0:layer0|neuron_l1_n0:n0|Selector2~0 at LCCOMB_X36_Y56_N24
D1L229 = (D1_r_sm.s_wait_weight) # ((D1_r_sm.s_mac_result & !L1_o_done));


--D1L261 is layer_0:layer0|neuron_l1_n0:n0|Selector34~0 at LCCOMB_X34_Y57_N22
D1L261 = (D1_r_sinapse_count[0] & !D1_r_sm.s_clear);


--C1_r_enable_n0 is layer_0:layer0|r_enable_n0 at FF_X36_Y60_N15
--register power-up is low

C1_r_enable_n0 = DFFEAS(C1L25, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1_r_sm.s_idle is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_idle at FF_X36_Y56_N27
--register power-up is low

D1_r_sm.s_idle = DFFEAS(D1L226, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1L228 is layer_0:layer0|neuron_l1_n0:n0|Selector1~1 at LCCOMB_X36_Y56_N0
D1L228 = (D1L227 & ((D1L43) # ((C1_r_enable_n0 & !D1_r_sm.s_idle)))) # (!D1L227 & (C1_r_enable_n0 & (!D1_r_sm.s_idle)));


--D1_r_addr[0] is layer_0:layer0|neuron_l1_n0:n0|r_addr[0] at FF_X34_Y57_N13
--register power-up is low

D1_r_addr[0] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_get_weight, D1_r_sinapse_count[0],  ,  , VCC);


--D1_r_addr[1] is layer_0:layer0|neuron_l1_n0:n0|r_addr[1] at FF_X36_Y57_N3
--register power-up is low

D1_r_addr[1] = DFFEAS(D1L48, GLOBAL(A1L4),  ,  , D1_r_sm.s_get_weight,  ,  ,  ,  );


--D1_r_addr[2] is layer_0:layer0|neuron_l1_n0:n0|r_addr[2] at FF_X36_Y57_N17
--register power-up is low

D1_r_addr[2] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_get_weight, D1_r_sinapse_count[2],  ,  , VCC);


--D1_r_addr[3] is layer_0:layer0|neuron_l1_n0:n0|r_addr[3] at FF_X36_Y57_N27
--register power-up is low

D1_r_addr[3] = DFFEAS( , GLOBAL(A1L4),  ,  , D1_r_sm.s_get_weight, D1_r_sinapse_count[3],  ,  , VCC);


--D1_r_addr[4] is layer_0:layer0|neuron_l1_n0:n0|r_addr[4] at FF_X36_Y57_N29
--register power-up is low

D1_r_addr[4] = DFFEAS(D1L52, GLOBAL(A1L4),  ,  , D1_r_sm.s_get_weight,  ,  ,  ,  );


--C1_r_sm.s_sinapse is layer_0:layer0|r_sm.s_sinapse at FF_X36_Y60_N31
--register power-up is low

C1_r_sm.s_sinapse = DFFEAS( , GLOBAL(A1L4),  ,  ,  , C1_r_sm.s_get_data,  ,  , VCC);


--C1_r_sm.s_clear is layer_0:layer0|r_sm.s_clear at FF_X36_Y60_N1
--register power-up is low

C1_r_sm.s_clear = DFFEAS(C1L18, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--C1L25 is layer_0:layer0|Selector5~0 at LCCOMB_X36_Y60_N14
C1L25 = (C1_r_sm.s_sinapse) # ((C1_r_enable_n0 & !C1_r_sm.s_clear));


--D1L226 is layer_0:layer0|neuron_l1_n0:n0|Selector0~0 at LCCOMB_X36_Y56_N26
D1L226 = (!D1_r_sm.s_clear & ((C1_r_enable_n0) # (D1_r_sm.s_idle)));


--C1_r_sm.s_get_data is layer_0:layer0|r_sm.s_get_data at FF_X36_Y60_N5
--register power-up is low

C1_r_sm.s_get_data = DFFEAS(C1L21, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--D1_r_done is layer_0:layer0|neuron_l1_n0:n0|r_done at FF_X36_Y60_N21
--register power-up is low

D1_r_done = DFFEAS(D1L265, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--C1_r_sm.s_wait_activation is layer_0:layer0|r_sm.s_wait_activation at FF_X36_Y60_N9
--register power-up is low

C1_r_sm.s_wait_activation = DFFEAS(C1L24, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--C1L18 is layer_0:layer0|r_sm~8 at LCCOMB_X36_Y60_N0
C1L18 = (C1_r_sm.s_wait_activation & D1_r_done);


--C1_r_sm.s_wait_sinapse is layer_0:layer0|r_sm.s_wait_sinapse at FF_X36_Y60_N27
--register power-up is low

C1_r_sm.s_wait_sinapse = DFFEAS(C1L22, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--C1_r_sinapse[1] is layer_0:layer0|r_sinapse[1] at FF_X36_Y60_N19
--register power-up is low

C1_r_sinapse[1] = DFFEAS(C1L28, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--C1_r_sinapse[2] is layer_0:layer0|r_sinapse[2] at FF_X36_Y60_N29
--register power-up is low

C1_r_sinapse[2] = DFFEAS(C1L27, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--C1L20 is layer_0:layer0|Selector1~0 at LCCOMB_X36_Y60_N24
C1L20 = (L1_o_done & (C1_r_sm.s_wait_sinapse & ((!C1_r_sinapse[1]) # (!C1_r_sinapse[2]))));


--C1_r_sm.s_idle is layer_0:layer0|r_sm.s_idle at FF_X36_Y60_N23
--register power-up is low

C1_r_sm.s_idle = DFFEAS(C1L19, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--C1L21 is layer_0:layer0|Selector1~1 at LCCOMB_X36_Y60_N4
C1L21 = (C1L20) # ((A1L6 & !C1_r_sm.s_idle));


--D1L265 is layer_0:layer0|neuron_l1_n0:n0|Selector37~0 at LCCOMB_X36_Y60_N20
D1L265 = (D1_r_sm.s_wait_relu) # ((D1_r_done & !D1_r_sm.s_clear));


--C1L23 is layer_0:layer0|Selector3~0 at LCCOMB_X36_Y60_N12
C1L23 = (L1_o_done & (C1_r_sinapse[2] & (C1_r_sm.s_wait_sinapse & C1_r_sinapse[1])));


--C1L24 is layer_0:layer0|Selector3~1 at LCCOMB_X36_Y60_N8
C1L24 = (C1L23) # ((C1_r_sm.s_wait_activation & !D1_r_done));


--C1L22 is layer_0:layer0|Selector2~0 at LCCOMB_X36_Y60_N26
C1L22 = (C1_r_sm.s_sinapse) # ((C1_r_sm.s_wait_sinapse & !L1_o_done));


--C1_r_sinapse[0] is layer_0:layer0|r_sinapse[0] at FF_X36_Y60_N11
--register power-up is low

C1_r_sinapse[0] = DFFEAS(C1L29, GLOBAL(A1L4),  ,  ,  ,  ,  ,  ,  );


--C1L28 is layer_0:layer0|Selector12~0 at LCCOMB_X36_Y60_N18
C1L28 = (C1_r_sm.s_sinapse & ((C1_r_sinapse[1] $ (C1_r_sinapse[0])))) # (!C1_r_sm.s_sinapse & (!C1_r_sm.s_clear & (C1_r_sinapse[1])));


--C1L26 is layer_0:layer0|Selector11~0 at LCCOMB_X36_Y60_N30
C1L26 = (C1_r_sm.s_sinapse & (C1_r_sinapse[2] $ (((C1_r_sinapse[0] & C1_r_sinapse[1])))));


--C1L27 is layer_0:layer0|Selector11~1 at LCCOMB_X36_Y60_N28
C1L27 = (C1L26) # ((!C1_r_sm.s_sinapse & (C1_r_sinapse[2] & !C1_r_sm.s_clear)));


--C1L19 is layer_0:layer0|Selector0~0 at LCCOMB_X36_Y60_N22
C1L19 = (!C1_r_sm.s_clear & ((A1L6) # (C1_r_sm.s_idle)));


--C1L29 is layer_0:layer0|Selector13~0 at LCCOMB_X36_Y60_N10
C1L29 = (C1_r_sm.s_sinapse & (!C1_r_sinapse[0])) # (!C1_r_sm.s_sinapse & (C1_r_sinapse[0] & !C1_r_sm.s_clear));


--D1L209 is layer_0:layer0|neuron_l1_n0:n0|r_sm~14 at LCCOMB_X36_Y56_N16
D1L209 = (D1_r_sm.s_mac_result & (L1_o_done & !D1L43));


--D1L70 is layer_0:layer0|neuron_l1_n0:n0|r_bias[15]~0 at LCCOMB_X39_Y56_N26
D1L70 = !D1L32;


--L1L88 is layer_0:layer0|neuron_l1_n0:n0|mac:mac_n1|r_data_out[4]~0 at LCCOMB_X40_Y52_N24
L1L88 = !L1L33;



--i_ft_1[0] is i_ft_1[0] at PIN_B23
i_ft_1[0] = INPUT();



--i_ft_1[1] is i_ft_1[1] at PIN_Y15
i_ft_1[1] = INPUT();



--i_ft_1[2] is i_ft_1[2] at PIN_C6
i_ft_1[2] = INPUT();



--i_ft_1[3] is i_ft_1[3] at PIN_AH21
i_ft_1[3] = INPUT();



--i_ft_1[4] is i_ft_1[4] at PIN_L3
i_ft_1[4] = INPUT();



--i_ft_1[5] is i_ft_1[5] at PIN_W26
i_ft_1[5] = INPUT();



--i_ft_1[6] is i_ft_1[6] at PIN_C25
i_ft_1[6] = INPUT();



--i_ft_1[7] is i_ft_1[7] at PIN_J16
i_ft_1[7] = INPUT();



--i_ft_1[8] is i_ft_1[8] at PIN_L5
i_ft_1[8] = INPUT();



--i_ft_1[9] is i_ft_1[9] at PIN_U27
i_ft_1[9] = INPUT();



--i_ft_1[10] is i_ft_1[10] at PIN_G23
i_ft_1[10] = INPUT();



--i_ft_1[11] is i_ft_1[11] at PIN_AE19
i_ft_1[11] = INPUT();



--i_ft_1[12] is i_ft_1[12] at PIN_AC8
i_ft_1[12] = INPUT();



--i_ft_1[13] is i_ft_1[13] at PIN_AC4
i_ft_1[13] = INPUT();



--i_ft_1[14] is i_ft_1[14] at PIN_AC19
i_ft_1[14] = INPUT();



--i_ft_1[15] is i_ft_1[15] at PIN_Y6
i_ft_1[15] = INPUT();



--i_ft_2[0] is i_ft_2[0] at PIN_M3
i_ft_2[0] = INPUT();



--i_ft_2[1] is i_ft_2[1] at PIN_AF7
i_ft_2[1] = INPUT();



--i_ft_2[2] is i_ft_2[2] at PIN_U23
i_ft_2[2] = INPUT();



--i_ft_2[3] is i_ft_2[3] at PIN_A25
i_ft_2[3] = INPUT();



--i_ft_2[4] is i_ft_2[4] at PIN_AD17
i_ft_2[4] = INPUT();



--i_ft_2[5] is i_ft_2[5] at PIN_AH10
i_ft_2[5] = INPUT();



--i_ft_2[6] is i_ft_2[6] at PIN_A23
i_ft_2[6] = INPUT();



--i_ft_2[7] is i_ft_2[7] at PIN_AE22
i_ft_2[7] = INPUT();



--i_ft_2[8] is i_ft_2[8] at PIN_E26
i_ft_2[8] = INPUT();



--i_ft_2[9] is i_ft_2[9] at PIN_E5
i_ft_2[9] = INPUT();



--i_ft_2[10] is i_ft_2[10] at PIN_L2
i_ft_2[10] = INPUT();



--i_ft_2[11] is i_ft_2[11] at PIN_AB18
i_ft_2[11] = INPUT();



--i_ft_2[12] is i_ft_2[12] at PIN_D22
i_ft_2[12] = INPUT();



--i_ft_2[13] is i_ft_2[13] at PIN_AG12
i_ft_2[13] = INPUT();



--i_ft_2[14] is i_ft_2[14] at PIN_C5
i_ft_2[14] = INPUT();



--i_ft_2[15] is i_ft_2[15] at PIN_AF23
i_ft_2[15] = INPUT();



--i_ft_3[0] is i_ft_3[0] at PIN_AF20
i_ft_3[0] = INPUT();



--i_ft_3[1] is i_ft_3[1] at PIN_AB5
i_ft_3[1] = INPUT();



--i_ft_3[2] is i_ft_3[2] at PIN_AC21
i_ft_3[2] = INPUT();



--i_ft_3[3] is i_ft_3[3] at PIN_AG17
i_ft_3[3] = INPUT();



--i_ft_3[4] is i_ft_3[4] at PIN_AE16
i_ft_3[4] = INPUT();



--i_ft_3[5] is i_ft_3[5] at PIN_D9
i_ft_3[5] = INPUT();



--i_ft_3[6] is i_ft_3[6] at PIN_F22
i_ft_3[6] = INPUT();



--i_ft_3[7] is i_ft_3[7] at PIN_N3
i_ft_3[7] = INPUT();



--i_ft_3[8] is i_ft_3[8] at PIN_AE21
i_ft_3[8] = INPUT();



--i_ft_3[9] is i_ft_3[9] at PIN_AA16
i_ft_3[9] = INPUT();



--i_ft_3[10] is i_ft_3[10] at PIN_V5
i_ft_3[10] = INPUT();



--i_ft_3[11] is i_ft_3[11] at PIN_R23
i_ft_3[11] = INPUT();



--i_ft_3[12] is i_ft_3[12] at PIN_G9
i_ft_3[12] = INPUT();



--i_ft_3[13] is i_ft_3[13] at PIN_AG6
i_ft_3[13] = INPUT();



--i_ft_3[14] is i_ft_3[14] at PIN_AH4
i_ft_3[14] = INPUT();



--i_ft_3[15] is i_ft_3[15] at PIN_AD3
i_ft_3[15] = INPUT();



--i_ft_4[0] is i_ft_4[0] at PIN_AA5
i_ft_4[0] = INPUT();



--i_ft_4[1] is i_ft_4[1] at PIN_AB8
i_ft_4[1] = INPUT();



--i_ft_4[2] is i_ft_4[2] at PIN_D18
i_ft_4[2] = INPUT();



--i_ft_4[3] is i_ft_4[3] at PIN_AG26
i_ft_4[3] = INPUT();



--i_ft_4[4] is i_ft_4[4] at PIN_Y22
i_ft_4[4] = INPUT();



--i_ft_4[5] is i_ft_4[5] at PIN_AG25
i_ft_4[5] = INPUT();



--i_ft_4[6] is i_ft_4[6] at PIN_AD19
i_ft_4[6] = INPUT();



--i_ft_4[7] is i_ft_4[7] at PIN_AH12
i_ft_4[7] = INPUT();



--i_ft_4[8] is i_ft_4[8] at PIN_AC25
i_ft_4[8] = INPUT();



--i_ft_4[9] is i_ft_4[9] at PIN_E28
i_ft_4[9] = INPUT();



--i_ft_4[10] is i_ft_4[10] at PIN_AB23
i_ft_4[10] = INPUT();



--i_ft_4[11] is i_ft_4[11] at PIN_G7
i_ft_4[11] = INPUT();



--i_ft_4[12] is i_ft_4[12] at PIN_Y28
i_ft_4[12] = INPUT();



--i_ft_4[13] is i_ft_4[13] at PIN_Y27
i_ft_4[13] = INPUT();



--i_ft_4[14] is i_ft_4[14] at PIN_Y12
i_ft_4[14] = INPUT();



--i_ft_4[15] is i_ft_4[15] at PIN_AA24
i_ft_4[15] = INPUT();



--i_ft_5[0] is i_ft_5[0] at PIN_AA25
i_ft_5[0] = INPUT();



--i_ft_5[1] is i_ft_5[1] at PIN_J28
i_ft_5[1] = INPUT();



--i_ft_5[2] is i_ft_5[2] at PIN_J27
i_ft_5[2] = INPUT();



--i_ft_5[3] is i_ft_5[3] at PIN_D17
i_ft_5[3] = INPUT();



--i_ft_5[4] is i_ft_5[4] at PIN_AG19
i_ft_5[4] = INPUT();



--i_ft_5[5] is i_ft_5[5] at PIN_AE6
i_ft_5[5] = INPUT();



--i_ft_5[6] is i_ft_5[6] at PIN_AA13
i_ft_5[6] = INPUT();



--i_ft_5[7] is i_ft_5[7] at PIN_K22
i_ft_5[7] = INPUT();



--i_ft_5[8] is i_ft_5[8] at PIN_AF19
i_ft_5[8] = INPUT();



--i_ft_5[9] is i_ft_5[9] at PIN_AA12
i_ft_5[9] = INPUT();



--i_ft_5[10] is i_ft_5[10] at PIN_E1
i_ft_5[10] = INPUT();



--i_ft_5[11] is i_ft_5[11] at PIN_AH17
i_ft_5[11] = INPUT();



--i_ft_5[12] is i_ft_5[12] at PIN_T7
i_ft_5[12] = INPUT();



--i_ft_5[13] is i_ft_5[13] at PIN_B21
i_ft_5[13] = INPUT();



--i_ft_5[14] is i_ft_5[14] at PIN_AB28
i_ft_5[14] = INPUT();



--i_ft_5[15] is i_ft_5[15] at PIN_H24
i_ft_5[15] = INPUT();


--A1L211 is o_class_0[0]~output at IOOBUF_X40_Y73_N2
A1L211 = OUTPUT_BUFFER.O(.I(K1_r_out[0]), , , , , , , , , , , , , , , , , );


--o_class_0[0] is o_class_0[0] at PIN_J13
o_class_0[0] = OUTPUT();


--A1L213 is o_class_0[1]~output at IOOBUF_X38_Y73_N16
A1L213 = OUTPUT_BUFFER.O(.I(K1_r_out[1]), , , , , , , , , , , , , , , , , );


--o_class_0[1] is o_class_0[1] at PIN_G13
o_class_0[1] = OUTPUT();


--A1L215 is o_class_0[2]~output at IOOBUF_X40_Y73_N9
A1L215 = OUTPUT_BUFFER.O(.I(K1_r_out[2]), , , , , , , , , , , , , , , , , );


--o_class_0[2] is o_class_0[2] at PIN_J12
o_class_0[2] = OUTPUT();


--A1L217 is o_class_0[3]~output at IOOBUF_X35_Y73_N16
A1L217 = OUTPUT_BUFFER.O(.I(K1_r_out[3]), , , , , , , , , , , , , , , , , );


--o_class_0[3] is o_class_0[3] at PIN_C10
o_class_0[3] = OUTPUT();


--A1L219 is o_class_0[4]~output at IOOBUF_X33_Y73_N9
A1L219 = OUTPUT_BUFFER.O(.I(K1_r_out[4]), , , , , , , , , , , , , , , , , );


--o_class_0[4] is o_class_0[4] at PIN_F12
o_class_0[4] = OUTPUT();


--A1L221 is o_class_0[5]~output at IOOBUF_X38_Y73_N2
A1L221 = OUTPUT_BUFFER.O(.I(K1_r_out[5]), , , , , , , , , , , , , , , , , );


--o_class_0[5] is o_class_0[5] at PIN_A10
o_class_0[5] = OUTPUT();


--A1L223 is o_class_0[6]~output at IOOBUF_X29_Y73_N9
A1L223 = OUTPUT_BUFFER.O(.I(K1_r_out[6]), , , , , , , , , , , , , , , , , );


--o_class_0[6] is o_class_0[6] at PIN_B7
o_class_0[6] = OUTPUT();


--A1L225 is o_class_0[7]~output at IOOBUF_X38_Y73_N9
A1L225 = OUTPUT_BUFFER.O(.I(K1_r_out[7]), , , , , , , , , , , , , , , , , );


--o_class_0[7] is o_class_0[7] at PIN_B10
o_class_0[7] = OUTPUT();


--A1L227 is o_class_0[8]~output at IOOBUF_X27_Y73_N16
A1L227 = OUTPUT_BUFFER.O(.I(K1_r_out[8]), , , , , , , , , , , , , , , , , );


--o_class_0[8] is o_class_0[8] at PIN_A6
o_class_0[8] = OUTPUT();


--A1L229 is o_class_0[9]~output at IOOBUF_X38_Y73_N23
A1L229 = OUTPUT_BUFFER.O(.I(K1_r_out[9]), , , , , , , , , , , , , , , , , );


--o_class_0[9] is o_class_0[9] at PIN_H13
o_class_0[9] = OUTPUT();


--A1L231 is o_class_0[10]~output at IOOBUF_X31_Y73_N2
A1L231 = OUTPUT_BUFFER.O(.I(K1_r_out[10]), , , , , , , , , , , , , , , , , );


--o_class_0[10] is o_class_0[10] at PIN_E11
o_class_0[10] = OUTPUT();


--A1L233 is o_class_0[11]~output at IOOBUF_X31_Y73_N9
A1L233 = OUTPUT_BUFFER.O(.I(K1_r_out[11]), , , , , , , , , , , , , , , , , );


--o_class_0[11] is o_class_0[11] at PIN_F11
o_class_0[11] = OUTPUT();


--A1L235 is o_class_0[12]~output at IOOBUF_X29_Y73_N2
A1L235 = OUTPUT_BUFFER.O(.I(K1_r_out[12]), , , , , , , , , , , , , , , , , );


--o_class_0[12] is o_class_0[12] at PIN_A7
o_class_0[12] = OUTPUT();


--A1L237 is o_class_0[13]~output at IOOBUF_X27_Y73_N23
A1L237 = OUTPUT_BUFFER.O(.I(K1_r_out[13]), , , , , , , , , , , , , , , , , );


--o_class_0[13] is o_class_0[13] at PIN_B6
o_class_0[13] = OUTPUT();


--A1L239 is o_class_0[14]~output at IOOBUF_X33_Y73_N2
A1L239 = OUTPUT_BUFFER.O(.I(K1_r_out[14]), , , , , , , , , , , , , , , , , );


--o_class_0[14] is o_class_0[14] at PIN_E12
o_class_0[14] = OUTPUT();


--A1L241 is o_class_0[15]~output at IOOBUF_X111_Y0_N2
A1L241 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_0[15] is o_class_0[15] at PIN_AA21
o_class_0[15] = OUTPUT();


--A1L244 is o_class_1[0]~output at IOOBUF_X81_Y73_N23
A1L244 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[0] is o_class_1[0] at PIN_B19
o_class_1[0] = OUTPUT();


--A1L246 is o_class_1[1]~output at IOOBUF_X83_Y73_N2
A1L246 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[1] is o_class_1[1] at PIN_E25
o_class_1[1] = OUTPUT();


--A1L248 is o_class_1[2]~output at IOOBUF_X31_Y0_N9
A1L248 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[2] is o_class_1[2] at PIN_AG10
o_class_1[2] = OUTPUT();


--A1L250 is o_class_1[3]~output at IOOBUF_X109_Y0_N2
A1L250 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[3] is o_class_1[3] at PIN_AC22
o_class_1[3] = OUTPUT();


--A1L252 is o_class_1[4]~output at IOOBUF_X96_Y0_N2
A1L252 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[4] is o_class_1[4] at PIN_AF22
o_class_1[4] = OUTPUT();


--A1L254 is o_class_1[5]~output at IOOBUF_X115_Y32_N2
A1L254 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[5] is o_class_1[5] at PIN_T21
o_class_1[5] = OUTPUT();


--A1L256 is o_class_1[6]~output at IOOBUF_X18_Y0_N9
A1L256 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[6] is o_class_1[6] at PIN_AA10
o_class_1[6] = OUTPUT();


--A1L258 is o_class_1[7]~output at IOOBUF_X115_Y68_N23
A1L258 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[7] is o_class_1[7] at PIN_F25
o_class_1[7] = OUTPUT();


--A1L260 is o_class_1[8]~output at IOOBUF_X72_Y0_N2
A1L260 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[8] is o_class_1[8] at PIN_AH19
o_class_1[8] = OUTPUT();


--A1L262 is o_class_1[9]~output at IOOBUF_X23_Y0_N16
A1L262 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[9] is o_class_1[9] at PIN_AF8
o_class_1[9] = OUTPUT();


--A1L264 is o_class_1[10]~output at IOOBUF_X65_Y73_N23
A1L264 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[10] is o_class_1[10] at PIN_H16
o_class_1[10] = OUTPUT();


--A1L266 is o_class_1[11]~output at IOOBUF_X9_Y0_N23
A1L266 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[11] is o_class_1[11] at PIN_AG4
o_class_1[11] = OUTPUT();


--A1L268 is o_class_1[12]~output at IOOBUF_X115_Y11_N2
A1L268 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[12] is o_class_1[12] at PIN_AE28
o_class_1[12] = OUTPUT();


--A1L270 is o_class_1[13]~output at IOOBUF_X16_Y73_N23
A1L270 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[13] is o_class_1[13] at PIN_C7
o_class_1[13] = OUTPUT();


--A1L272 is o_class_1[14]~output at IOOBUF_X27_Y0_N23
A1L272 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[14] is o_class_1[14] at PIN_AE9
o_class_1[14] = OUTPUT();


--A1L274 is o_class_1[15]~output at IOOBUF_X3_Y73_N23
A1L274 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_1[15] is o_class_1[15] at PIN_C4
o_class_1[15] = OUTPUT();


--A1L277 is o_class_2[0]~output at IOOBUF_X115_Y44_N9
A1L277 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[0] is o_class_2[0] at PIN_P27
o_class_2[0] = OUTPUT();


--A1L279 is o_class_2[1]~output at IOOBUF_X105_Y0_N2
A1L279 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[1] is o_class_2[1] at PIN_Y19
o_class_2[1] = OUTPUT();


--A1L281 is o_class_2[2]~output at IOOBUF_X47_Y0_N9
A1L281 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[2] is o_class_2[2] at PIN_AB13
o_class_2[2] = OUTPUT();


--A1L283 is o_class_2[3]~output at IOOBUF_X27_Y73_N9
A1L283 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[3] is o_class_2[3] at PIN_G12
o_class_2[3] = OUTPUT();


--A1L285 is o_class_2[4]~output at IOOBUF_X16_Y73_N2
A1L285 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[4] is o_class_2[4] at PIN_B8
o_class_2[4] = OUTPUT();


--A1L287 is o_class_2[5]~output at IOOBUF_X0_Y45_N16
A1L287 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[5] is o_class_2[5] at PIN_M8
o_class_2[5] = OUTPUT();


--A1L289 is o_class_2[6]~output at IOOBUF_X0_Y11_N23
A1L289 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[6] is o_class_2[6] at PIN_Y7
o_class_2[6] = OUTPUT();


--A1L291 is o_class_2[7]~output at IOOBUF_X115_Y67_N16
A1L291 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[7] is o_class_2[7] at PIN_J22
o_class_2[7] = OUTPUT();


--A1L293 is o_class_2[8]~output at IOOBUF_X83_Y73_N16
A1L293 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[8] is o_class_2[8] at PIN_D19
o_class_2[8] = OUTPUT();


--A1L295 is o_class_2[9]~output at IOOBUF_X0_Y55_N23
A1L295 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[9] is o_class_2[9] at PIN_K2
o_class_2[9] = OUTPUT();


--A1L297 is o_class_2[10]~output at IOOBUF_X23_Y73_N2
A1L297 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[10] is o_class_2[10] at PIN_C11
o_class_2[10] = OUTPUT();


--A1L299 is o_class_2[11]~output at IOOBUF_X9_Y73_N9
A1L299 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[11] is o_class_2[11] at PIN_F7
o_class_2[11] = OUTPUT();


--A1L301 is o_class_2[12]~output at IOOBUF_X33_Y0_N2
A1L301 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[12] is o_class_2[12] at PIN_AF12
o_class_2[12] = OUTPUT();


--A1L303 is o_class_2[13]~output at IOOBUF_X29_Y0_N16
A1L303 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[13] is o_class_2[13] at PIN_AF10
o_class_2[13] = OUTPUT();


--A1L305 is o_class_2[14]~output at IOOBUF_X85_Y0_N23
A1L305 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[14] is o_class_2[14] at PIN_AE20
o_class_2[14] = OUTPUT();


--A1L307 is o_class_2[15]~output at IOOBUF_X16_Y73_N9
A1L307 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_2[15] is o_class_2[15] at PIN_C8
o_class_2[15] = OUTPUT();


--A1L310 is o_class_3[0]~output at IOOBUF_X29_Y0_N23
A1L310 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[0] is o_class_3[0] at PIN_AE10
o_class_3[0] = OUTPUT();


--A1L312 is o_class_3[1]~output at IOOBUF_X23_Y73_N9
A1L312 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[1] is o_class_3[1] at PIN_D11
o_class_3[1] = OUTPUT();


--A1L314 is o_class_3[2]~output at IOOBUF_X0_Y67_N16
A1L314 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[2] is o_class_3[2] at PIN_G6
o_class_3[2] = OUTPUT();


--A1L316 is o_class_3[3]~output at IOOBUF_X74_Y73_N23
A1L316 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[3] is o_class_3[3] at PIN_G21
o_class_3[3] = OUTPUT();


--A1L318 is o_class_3[4]~output at IOOBUF_X115_Y62_N9
A1L318 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[4] is o_class_3[4] at PIN_L21
o_class_3[4] = OUTPUT();


--A1L320 is o_class_3[5]~output at IOOBUF_X107_Y73_N9
A1L320 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[5] is o_class_3[5] at PIN_E21
o_class_3[5] = OUTPUT();


--A1L322 is o_class_3[6]~output at IOOBUF_X25_Y73_N23
A1L322 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[6] is o_class_3[6] at PIN_H12
o_class_3[6] = OUTPUT();


--A1L324 is o_class_3[7]~output at IOOBUF_X62_Y73_N16
A1L324 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[7] is o_class_3[7] at PIN_C16
o_class_3[7] = OUTPUT();


--A1L326 is o_class_3[8]~output at IOOBUF_X115_Y16_N9
A1L326 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[8] is o_class_3[8] at PIN_AB25
o_class_3[8] = OUTPUT();


--A1L328 is o_class_3[9]~output at IOOBUF_X67_Y73_N16
A1L328 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[9] is o_class_3[9] at PIN_F17
o_class_3[9] = OUTPUT();


--A1L330 is o_class_3[10]~output at IOOBUF_X98_Y0_N23
A1L330 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[10] is o_class_3[10] at PIN_AB19
o_class_3[10] = OUTPUT();


--A1L332 is o_class_3[11]~output at IOOBUF_X100_Y73_N16
A1L332 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[11] is o_class_3[11] at PIN_D23
o_class_3[11] = OUTPUT();


--A1L334 is o_class_3[12]~output at IOOBUF_X115_Y34_N16
A1L334 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[12] is o_class_3[12] at PIN_R27
o_class_3[12] = OUTPUT();


--A1L336 is o_class_3[13]~output at IOOBUF_X0_Y35_N2
A1L336 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[13] is o_class_3[13] at PIN_R2
o_class_3[13] = OUTPUT();


--A1L338 is o_class_3[14]~output at IOOBUF_X52_Y0_N9
A1L338 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[14] is o_class_3[14] at PIN_Y13
o_class_3[14] = OUTPUT();


--A1L340 is o_class_3[15]~output at IOOBUF_X115_Y12_N2
A1L340 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_3[15] is o_class_3[15] at PIN_AD28
o_class_3[15] = OUTPUT();


--A1L343 is o_class_4[0]~output at IOOBUF_X54_Y0_N23
A1L343 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[0] is o_class_4[0] at PIN_AA14
o_class_4[0] = OUTPUT();


--A1L345 is o_class_4[1]~output at IOOBUF_X115_Y11_N9
A1L345 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[1] is o_class_4[1] at PIN_AC26
o_class_4[1] = OUTPUT();


--A1L347 is o_class_4[2]~output at IOOBUF_X111_Y73_N9
A1L347 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[2] is o_class_4[2] at PIN_E22
o_class_4[2] = OUTPUT();


--A1L349 is o_class_4[3]~output at IOOBUF_X1_Y73_N9
A1L349 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[3] is o_class_4[3] at PIN_E4
o_class_4[3] = OUTPUT();


--A1L351 is o_class_4[4]~output at IOOBUF_X33_Y0_N9
A1L351 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[4] is o_class_4[4] at PIN_AE12
o_class_4[4] = OUTPUT();


--A1L353 is o_class_4[5]~output at IOOBUF_X89_Y0_N2
A1L353 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[5] is o_class_4[5] at PIN_AF26
o_class_4[5] = OUTPUT();


--A1L355 is o_class_4[6]~output at IOOBUF_X0_Y15_N23
A1L355 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[6] is o_class_4[6] at PIN_V8
o_class_4[6] = OUTPUT();


--A1L357 is o_class_4[7]~output at IOOBUF_X0_Y47_N2
A1L357 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[7] is o_class_4[7] at PIN_M5
o_class_4[7] = OUTPUT();


--A1L359 is o_class_4[8]~output at IOOBUF_X0_Y33_N23
A1L359 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[8] is o_class_4[8] at PIN_T4
o_class_4[8] = OUTPUT();


--A1L361 is o_class_4[9]~output at IOOBUF_X115_Y68_N16
A1L361 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[9] is o_class_4[9] at PIN_F24
o_class_4[9] = OUTPUT();


--A1L363 is o_class_4[10]~output at IOOBUF_X107_Y73_N2
A1L363 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[10] is o_class_4[10] at PIN_B25
o_class_4[10] = OUTPUT();


--A1L365 is o_class_4[11]~output at IOOBUF_X11_Y0_N9
A1L365 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[11] is o_class_4[11] at PIN_AB9
o_class_4[11] = OUTPUT();


--A1L367 is o_class_4[12]~output at IOOBUF_X0_Y18_N16
A1L367 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[12] is o_class_4[12] at PIN_U7
o_class_4[12] = OUTPUT();


--A1L369 is o_class_4[13]~output at IOOBUF_X0_Y12_N16
A1L369 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[13] is o_class_4[13] at PIN_Y5
o_class_4[13] = OUTPUT();


--A1L371 is o_class_4[14]~output at IOOBUF_X0_Y24_N9
A1L371 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[14] is o_class_4[14] at PIN_Y4
o_class_4[14] = OUTPUT();


--A1L373 is o_class_4[15]~output at IOOBUF_X83_Y0_N2
A1L373 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_4[15] is o_class_4[15] at PIN_AF25
o_class_4[15] = OUTPUT();


--A1L376 is o_class_5[0]~output at IOOBUF_X0_Y6_N2
A1L376 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[0] is o_class_5[0] at PIN_AF2
o_class_5[0] = OUTPUT();


--A1L378 is o_class_5[1]~output at IOOBUF_X0_Y68_N2
A1L378 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[1] is o_class_5[1] at PIN_D2
o_class_5[1] = OUTPUT();


--A1L380 is o_class_5[2]~output at IOOBUF_X107_Y73_N16
A1L380 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[2] is o_class_5[2] at PIN_F21
o_class_5[2] = OUTPUT();


--A1L382 is o_class_5[3]~output at IOOBUF_X79_Y73_N2
A1L382 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[3] is o_class_5[3] at PIN_A18
o_class_5[3] = OUTPUT();


--A1L384 is o_class_5[4]~output at IOOBUF_X109_Y0_N9
A1L384 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[4] is o_class_5[4] at PIN_AB21
o_class_5[4] = OUTPUT();


--A1L386 is o_class_5[5]~output at IOOBUF_X18_Y73_N16
A1L386 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[5] is o_class_5[5] at PIN_E10
o_class_5[5] = OUTPUT();


--A1L388 is o_class_5[6]~output at IOOBUF_X0_Y44_N23
A1L388 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[6] is o_class_5[6] at PIN_M1
o_class_5[6] = OUTPUT();


--A1L390 is o_class_5[7]~output at IOOBUF_X20_Y0_N23
A1L390 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[7] is o_class_5[7] at PIN_AH8
o_class_5[7] = OUTPUT();


--A1L392 is o_class_5[8]~output at IOOBUF_X11_Y0_N16
A1L392 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[8] is o_class_5[8] at PIN_AH6
o_class_5[8] = OUTPUT();


--A1L394 is o_class_5[9]~output at IOOBUF_X85_Y73_N9
A1L394 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[9] is o_class_5[9] at PIN_C20
o_class_5[9] = OUTPUT();


--A1L396 is o_class_5[10]~output at IOOBUF_X1_Y0_N23
A1L396 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[10] is o_class_5[10] at PIN_AD5
o_class_5[10] = OUTPUT();


--A1L398 is o_class_5[11]~output at IOOBUF_X13_Y0_N23
A1L398 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[11] is o_class_5[11] at PIN_AD10
o_class_5[11] = OUTPUT();


--A1L400 is o_class_5[12]~output at IOOBUF_X115_Y40_N9
A1L400 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[12] is o_class_5[12] at PIN_M23
o_class_5[12] = OUTPUT();


--A1L402 is o_class_5[13]~output at IOOBUF_X111_Y0_N9
A1L402 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[13] is o_class_5[13] at PIN_AD22
o_class_5[13] = OUTPUT();


--A1L404 is o_class_5[14]~output at IOOBUF_X0_Y67_N23
A1L404 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[14] is o_class_5[14] at PIN_G5
o_class_5[14] = OUTPUT();


--A1L406 is o_class_5[15]~output at IOOBUF_X115_Y58_N16
A1L406 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , );


--o_class_5[15] is o_class_5[15] at PIN_H25
o_class_5[15] = OUTPUT();


--A1L3 is i_clk~input at IOIBUF_X0_Y36_N8
A1L3 = INPUT_BUFFER(.I(i_clk), );


--i_clk is i_clk at PIN_J1
i_clk = INPUT();


--A1L206 is i_rst~input at IOIBUF_X0_Y36_N15
A1L206 = INPUT_BUFFER(.I(i_rst), );


--i_rst is i_rst at PIN_Y2
i_rst = INPUT();


--A1L9 is i_ft_0[0]~input at IOIBUF_X58_Y73_N15
A1L9 = INPUT_BUFFER(.I(i_ft_0[0]), );


--i_ft_0[0] is i_ft_0[0] at PIN_C15
i_ft_0[0] = INPUT();


--A1L11 is i_ft_0[1]~input at IOIBUF_X54_Y73_N8
A1L11 = INPUT_BUFFER(.I(i_ft_0[1]), );


--i_ft_0[1] is i_ft_0[1] at PIN_D13
i_ft_0[1] = INPUT();


--A1L13 is i_ft_0[2]~input at IOIBUF_X52_Y73_N1
A1L13 = INPUT_BUFFER(.I(i_ft_0[2]), );


--i_ft_0[2] is i_ft_0[2] at PIN_C14
i_ft_0[2] = INPUT();


--A1L15 is i_ft_0[3]~input at IOIBUF_X52_Y73_N22
A1L15 = INPUT_BUFFER(.I(i_ft_0[3]), );


--i_ft_0[3] is i_ft_0[3] at PIN_D12
i_ft_0[3] = INPUT();


--A1L17 is i_ft_0[4]~input at IOIBUF_X47_Y73_N15
A1L17 = INPUT_BUFFER(.I(i_ft_0[4]), );


--i_ft_0[4] is i_ft_0[4] at PIN_G14
i_ft_0[4] = INPUT();


--A1L19 is i_ft_0[5]~input at IOIBUF_X52_Y73_N15
A1L19 = INPUT_BUFFER(.I(i_ft_0[5]), );


--i_ft_0[5] is i_ft_0[5] at PIN_C12
i_ft_0[5] = INPUT();


--A1L21 is i_ft_0[6]~input at IOIBUF_X54_Y73_N1
A1L21 = INPUT_BUFFER(.I(i_ft_0[6]), );


--i_ft_0[6] is i_ft_0[6] at PIN_C13
i_ft_0[6] = INPUT();


--A1L23 is i_ft_0[7]~input at IOIBUF_X49_Y73_N15
A1L23 = INPUT_BUFFER(.I(i_ft_0[7]), );


--i_ft_0[7] is i_ft_0[7] at PIN_H14
i_ft_0[7] = INPUT();


--A1L25 is i_ft_0[8]~input at IOIBUF_X58_Y73_N22
A1L25 = INPUT_BUFFER(.I(i_ft_0[8]), );


--i_ft_0[8] is i_ft_0[8] at PIN_D15
i_ft_0[8] = INPUT();


--A1L27 is i_ft_0[9]~input at IOIBUF_X42_Y73_N8
A1L27 = INPUT_BUFFER(.I(i_ft_0[9]), );


--i_ft_0[9] is i_ft_0[9] at PIN_B11
i_ft_0[9] = INPUT();


--A1L29 is i_ft_0[10]~input at IOIBUF_X42_Y73_N1
A1L29 = INPUT_BUFFER(.I(i_ft_0[10]), );


--i_ft_0[10] is i_ft_0[10] at PIN_A11
i_ft_0[10] = INPUT();


--A1L31 is i_ft_0[11]~input at IOIBUF_X49_Y73_N22
A1L31 = INPUT_BUFFER(.I(i_ft_0[11]), );


--i_ft_0[11] is i_ft_0[11] at PIN_J14
i_ft_0[11] = INPUT();


--A1L33 is i_ft_0[12]~input at IOIBUF_X45_Y73_N1
A1L33 = INPUT_BUFFER(.I(i_ft_0[12]), );


--i_ft_0[12] is i_ft_0[12] at PIN_F14
i_ft_0[12] = INPUT();


--A1L35 is i_ft_0[13]~input at IOIBUF_X52_Y73_N8
A1L35 = INPUT_BUFFER(.I(i_ft_0[13]), );


--i_ft_0[13] is i_ft_0[13] at PIN_D14
i_ft_0[13] = INPUT();


--A1L37 is i_ft_0[14]~input at IOIBUF_X47_Y73_N1
A1L37 = INPUT_BUFFER(.I(i_ft_0[14]), );


--i_ft_0[14] is i_ft_0[14] at PIN_A12
i_ft_0[14] = INPUT();


--A1L39 is i_ft_0[15]~input at IOIBUF_X45_Y73_N8
A1L39 = INPUT_BUFFER(.I(i_ft_0[15]), );


--i_ft_0[15] is i_ft_0[15] at PIN_E14
i_ft_0[15] = INPUT();


--A1L6 is i_enable~input at IOIBUF_X35_Y73_N22
A1L6 = INPUT_BUFFER(.I(i_enable), );


--i_enable is i_enable at PIN_D10
i_enable = INPUT();












--A1L207 is i_rst~inputclkctrl at CLKCTRL_G4
A1L207 = cycloneive_clkctrl(.INCLK[0] = A1L206) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--A1L4 is i_clk~inputclkctrl at CLKCTRL_G2
A1L4 = cycloneive_clkctrl(.INCLK[0] = A1L3) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--D1L48 is layer_0:layer0|neuron_l1_n0:n0|r_addr[1]~feeder at LCCOMB_X36_Y57_N2
D1L48 = D1_r_sinapse_count[1];


--D1L52 is layer_0:layer0|neuron_l1_n0:n0|r_addr[4]~feeder at LCCOMB_X36_Y57_N28
D1L52 = D1_r_sinapse_count[4];


--D1L76 is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[0]~feeder at LCCOMB_X38_Y56_N4
D1L76 = D1_r_bias[0];


--D1L198 is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_clear~feeder at LCCOMB_X36_Y60_N2
D1L198 = D1_r_sm.s_wait_relu;


--D1L85 is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[8]~feeder at LCCOMB_X38_Y56_N18
D1L85 = D1_r_bias[8];


--D1L87 is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[9]~feeder at LCCOMB_X38_Y56_N24
D1L87 = D1_r_bias[9];


--D1L89 is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[10]~feeder at LCCOMB_X38_Y56_N2
D1L89 = D1_r_bias[10];


--D1L91 is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[11]~feeder at LCCOMB_X38_Y56_N12
D1L91 = D1_r_bias[11];


--D1L93 is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[12]~feeder at LCCOMB_X38_Y56_N22
D1L93 = D1_r_bias[12];


--D1L95 is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[13]~feeder at LCCOMB_X38_Y56_N16
D1L95 = D1_r_bias[13];


--D1L97 is layer_0:layer0|neuron_l1_n0:n0|r_relu_in[14]~feeder at LCCOMB_X38_Y56_N26
D1L97 = D1_r_bias[14];


--D1L204 is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_relu~feeder at LCCOMB_X36_Y56_N22
D1L204 = D1_r_sm.s_bias;


--D1L206 is layer_0:layer0|neuron_l1_n0:n0|r_sm.s_wait_mac~feeder at LCCOMB_X36_Y56_N18
D1L206 = D1_r_sm.s_mac;


