{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597431802035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597431802045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 14 12:03:21 2020 " "Processing started: Fri Aug 14 12:03:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597431802045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431802045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Group3FinalProject -c Group3FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off Group3FinalProject -c Group3FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431802045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597431802714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597431802714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes controller module.sv 5 5 " "Found 5 design units, including 5 entities, in source file nes controller module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NesReader " "Found entity 1: NesReader" {  } { { "NES Controller Module.sv" "" { Text "O:/ECE 271/Final Project Group 3/NES Controller Module.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810371 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter4 " "Found entity 2: Counter4" {  } { { "NES Controller Module.sv" "" { Text "O:/ECE 271/Final Project Group 3/NES Controller Module.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810371 ""} { "Info" "ISGN_ENTITY_NAME" "3 NesLatchStateDecoder " "Found entity 3: NesLatchStateDecoder" {  } { { "NES Controller Module.sv" "" { Text "O:/ECE 271/Final Project Group 3/NES Controller Module.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810371 ""} { "Info" "ISGN_ENTITY_NAME" "4 NesClockStateDecoder " "Found entity 4: NesClockStateDecoder" {  } { { "NES Controller Module.sv" "" { Text "O:/ECE 271/Final Project Group 3/NES Controller Module.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810371 ""} { "Info" "ISGN_ENTITY_NAME" "5 NesDataReceiverDecoder " "Found entity 5: NesDataReceiverDecoder" {  } { { "NES Controller Module.sv" "" { Text "O:/ECE 271/Final Project Group 3/NES Controller Module.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga snes button decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga snes button decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SNES_Button_Decoder " "Found entity 1: VGA_SNES_Button_Decoder" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_display_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Display_Module " "Found entity 1: VGA_Display_Module" {  } { { "VGA_Display_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_test_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Test_Module " "Found entity 1: VGA_Test_Module" {  } { { "VGA_Test_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Test_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC_Module " "Found entity 1: VGA_SYNC_Module" {  } { { "VGA_SYNC_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_SYNC_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga h display v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga h display v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_Display " "Found entity 1: H_Display" {  } { { "VGA H Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA H Display V2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Generator " "Found entity 1: RGB_Generator" {  } { { "RGB Generator.sv" "" { Text "O:/ECE 271/Final Project Group 3/RGB Generator.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga hsync v3.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga hsync v3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HSYNC " "Found entity 1: HSYNC" {  } { { "VGA HSYNC V3.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA HSYNC V3.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga v display v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga v display v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_Display " "Found entity 1: V_Display" {  } { { "VGA V Display V2.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA V Display V2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga vsync v3.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga vsync v3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VSYNC " "Found entity 1: VSYNC" {  } { { "VGA VSYNC V3.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA VSYNC V3.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x2 clock divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file x2 clock divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 x2_Clock_Divider " "Found entity 1: x2_Clock_Divider" {  } { { "x2 Clock Divider.sv" "" { Text "O:/ECE 271/Final Project Group 3/x2 Clock Divider.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga rgb decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga rgb decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Decoder " "Found entity 1: RGB_Decoder" {  } { { "VGA RGB Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA RGB Decoder.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga snes movement decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga snes movement decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SNES_Movement_Decoder " "Found entity 1: VGA_SNES_Movement_Decoder" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga sprite memory processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga sprite memory processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sprite_Memory_Processor " "Found entity 1: VGA_Sprite_Memory_Processor" {  } { { "VGA Sprite Memory Processor.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA Sprite Memory Processor.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_rom_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_ROM_Module " "Found entity 1: VGA_ROM_Module" {  } { { "VGA_ROM_Module.v" "" { Text "O:/ECE 271/Final Project Group 3/VGA_ROM_Module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Display_Module " "Elaborating entity \"VGA_Display_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597431810581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC_Module VGA_SYNC_Module:inst " "Elaborating entity \"VGA_SYNC_Module\" for hierarchy \"VGA_SYNC_Module:inst\"" {  } { { "VGA_Display_Module.bdf" "inst" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 184 792 1032 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HSYNC VGA_SYNC_Module:inst\|HSYNC:inst " "Elaborating entity \"HSYNC\" for hierarchy \"VGA_SYNC_Module:inst\|HSYNC:inst\"" {  } { { "VGA_SYNC_Module.bdf" "inst" { Schematic "O:/ECE 271/Final Project Group 3/VGA_SYNC_Module.bdf" { { 168 240 424 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VSYNC VGA_SYNC_Module:inst\|VSYNC:inst2 " "Elaborating entity \"VSYNC\" for hierarchy \"VGA_SYNC_Module:inst\|VSYNC:inst2\"" {  } { { "VGA_SYNC_Module.bdf" "inst2" { Schematic "O:/ECE 271/Final Project Group 3/VGA_SYNC_Module.bdf" { { 344 248 432 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_Display VGA_SYNC_Module:inst\|V_Display:inst4 " "Elaborating entity \"V_Display\" for hierarchy \"VGA_SYNC_Module:inst\|V_Display:inst4\"" {  } { { "VGA_SYNC_Module.bdf" "inst4" { Schematic "O:/ECE 271/Final Project Group 3/VGA_SYNC_Module.bdf" { { 624 256 496 704 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_Display VGA_SYNC_Module:inst\|H_Display:inst3 " "Elaborating entity \"H_Display\" for hierarchy \"VGA_SYNC_Module:inst\|H_Display:inst3\"" {  } { { "VGA_SYNC_Module.bdf" "inst3" { Schematic "O:/ECE 271/Final Project Group 3/VGA_SYNC_Module.bdf" { { 488 256 488 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x2_Clock_Divider x2_Clock_Divider:inst15 " "Elaborating entity \"x2_Clock_Divider\" for hierarchy \"x2_Clock_Divider:inst15\"" {  } { { "VGA_Display_Module.bdf" "inst15" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 72 792 952 152 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_Generator RGB_Generator:inst8 " "Elaborating entity \"RGB_Generator\" for hierarchy \"RGB_Generator:inst8\"" {  } { { "VGA_Display_Module.bdf" "inst8" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 992 952 1160 1104 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SNES_Button_Decoder VGA_SNES_Button_Decoder:inst11 " "Elaborating entity \"VGA_SNES_Button_Decoder\" for hierarchy \"VGA_SNES_Button_Decoder:inst11\"" {  } { { "VGA_Display_Module.bdf" "inst11" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 600 304 488 744 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810629 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RED VGA SNES Button Decoder.sv(16) " "Verilog HDL Always Construct warning at VGA SNES Button Decoder.sv(16): inferring latch(es) for variable \"RED\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597431810634 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GREEN VGA SNES Button Decoder.sv(16) " "Verilog HDL Always Construct warning at VGA SNES Button Decoder.sv(16): inferring latch(es) for variable \"GREEN\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597431810635 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BLUE VGA SNES Button Decoder.sv(16) " "Verilog HDL Always Construct warning at VGA SNES Button Decoder.sv(16): inferring latch(es) for variable \"BLUE\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597431810635 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE\[0\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"BLUE\[0\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810635 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE\[1\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"BLUE\[1\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810635 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE\[2\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"BLUE\[2\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810635 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLUE\[3\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"BLUE\[3\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810635 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN\[0\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"GREEN\[0\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810635 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN\[1\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"GREEN\[1\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810635 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN\[2\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"GREEN\[2\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810635 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GREEN\[3\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"GREEN\[3\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810636 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RED\[0\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"RED\[0\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810636 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RED\[1\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"RED\[1\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810636 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RED\[2\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"RED\[2\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810636 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RED\[3\] VGA SNES Button Decoder.sv(16) " "Inferred latch for \"RED\[3\]\" at VGA SNES Button Decoder.sv(16)" {  } { { "VGA SNES Button Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810636 "|VGA_Display_Module|VGA_SNES_Button_Decoder:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_ROM_Module VGA_ROM_Module:inst17 " "Elaborating entity \"VGA_ROM_Module\" for hierarchy \"VGA_ROM_Module:inst17\"" {  } { { "VGA_Display_Module.bdf" "inst17" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 368 1512 1728 496 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_ROM_Module:inst17\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_ROM_Module:inst17\|altsyncram:altsyncram_component\"" {  } { { "VGA_ROM_Module.v" "altsyncram_component" { Text "O:/ECE 271/Final Project Group 3/VGA_ROM_Module.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_ROM_Module:inst17\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_ROM_Module:inst17\|altsyncram:altsyncram_component\"" {  } { { "VGA_ROM_Module.v" "" { Text "O:/ECE 271/Final Project Group 3/VGA_ROM_Module.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_ROM_Module:inst17\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_ROM_Module:inst17\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Link_ROM.mif " "Parameter \"init_file\" = \"../Link_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597431810713 ""}  } { { "VGA_ROM_Module.v" "" { Text "O:/ECE 271/Final Project Group 3/VGA_ROM_Module.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597431810713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ra1 " "Found entity 1: altsyncram_4ra1" {  } { { "db/altsyncram_4ra1.tdf" "" { Text "O:/ECE 271/Final Project Group 3/db/altsyncram_4ra1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597431810785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ra1 VGA_ROM_Module:inst17\|altsyncram:altsyncram_component\|altsyncram_4ra1:auto_generated " "Elaborating entity \"altsyncram_4ra1\" for hierarchy \"VGA_ROM_Module:inst17\|altsyncram:altsyncram_component\|altsyncram_4ra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Sprite_Memory_Processor VGA_Sprite_Memory_Processor:inst16 " "Elaborating entity \"VGA_Sprite_Memory_Processor\" for hierarchy \"VGA_Sprite_Memory_Processor:inst16\"" {  } { { "VGA_Display_Module.bdf" "inst16" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 368 1096 1296 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA Sprite Memory Processor.sv(14) " "Verilog HDL assignment warning at VGA Sprite Memory Processor.sv(14): truncated value with size 32 to match size of target (8)" {  } { { "VGA Sprite Memory Processor.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA Sprite Memory Processor.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597431810804 "|VGA_Display_Module|VGA_Sprite_Memory_Processor:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SNES_Movement_Decoder VGA_SNES_Movement_Decoder:inst10 " "Elaborating entity \"VGA_SNES_Movement_Decoder\" for hierarchy \"VGA_SNES_Movement_Decoder:inst10\"" {  } { { "VGA_Display_Module.bdf" "inst10" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 368 792 992 512 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431810805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA SNES Movement Decoder.sv(20) " "Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597431810812 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA SNES Movement Decoder.sv(28) " "Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597431810812 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA SNES Movement Decoder.sv(32) " "Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597431810813 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA SNES Movement Decoder.sv(36) " "Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597431810813 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA SNES Movement Decoder.sv(44) " "Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(44): truncated value with size 32 to match size of target (10)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597431810813 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA SNES Movement Decoder.sv(48) " "Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(48): truncated value with size 32 to match size of target (10)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597431810814 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Row_out VGA SNES Movement Decoder.sv(18) " "Verilog HDL Always Construct warning at VGA SNES Movement Decoder.sv(18): inferring latch(es) for variable \"Row_out\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597431810814 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Col_out VGA SNES Movement Decoder.sv(18) " "Verilog HDL Always Construct warning at VGA SNES Movement Decoder.sv(18): inferring latch(es) for variable \"Col_out\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1597431810814 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[0\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[0\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810814 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[1\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[1\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810814 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[2\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[2\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810814 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[3\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[3\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810815 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[4\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[4\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810815 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[5\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[5\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810816 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[6\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[6\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810816 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[7\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[7\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810816 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[8\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[8\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810816 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Col_out\[9\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Col_out\[9\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810816 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[0\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[0\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810816 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[1\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[1\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810816 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[2\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[2\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810816 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[3\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[3\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810816 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[4\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[4\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810817 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[5\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[5\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810817 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[6\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[6\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810817 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[7\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[7\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810817 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[8\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[8\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810817 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Row_out\[9\] VGA SNES Movement Decoder.sv(18) " "Inferred latch for \"Row_out\[9\]\" at VGA SNES Movement Decoder.sv(18)" {  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431810817 "|VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_SNES_Movement_Decoder:inst10\|Row_out\[0\] " "Latch VGA_SNES_Movement_Decoder:inst10\|Row_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Up " "Ports D and ENA on the latch are fed by the same signal Up" {  } { { "VGA_Display_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 392 496 664 408 "Up" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1597431811504 ""}  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1597431811504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_SNES_Movement_Decoder:inst10\|Row_out\[1\] " "Latch VGA_SNES_Movement_Decoder:inst10\|Row_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Up " "Ports D and ENA on the latch are fed by the same signal Up" {  } { { "VGA_Display_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 392 496 664 408 "Up" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1597431811504 ""}  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1597431811504 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_SNES_Movement_Decoder:inst10\|Row_out\[2\] " "Latch VGA_SNES_Movement_Decoder:inst10\|Row_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Up " "Ports D and ENA on the latch are fed by the same signal Up" {  } { { "VGA_Display_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 392 496 664 408 "Up" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1597431811505 ""}  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1597431811505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_SNES_Movement_Decoder:inst10\|Row_out\[3\] " "Latch VGA_SNES_Movement_Decoder:inst10\|Row_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Up " "Ports D and ENA on the latch are fed by the same signal Up" {  } { { "VGA_Display_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 392 496 664 408 "Up" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1597431811506 ""}  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1597431811506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_SNES_Movement_Decoder:inst10\|Row_out\[4\] " "Latch VGA_SNES_Movement_Decoder:inst10\|Row_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Down " "Ports D and ENA on the latch are fed by the same signal Down" {  } { { "VGA_Display_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 408 496 664 424 "Down" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1597431811506 ""}  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1597431811506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_SNES_Movement_Decoder:inst10\|Row_out\[5\] " "Latch VGA_SNES_Movement_Decoder:inst10\|Row_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Up " "Ports D and ENA on the latch are fed by the same signal Up" {  } { { "VGA_Display_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 392 496 664 408 "Up" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1597431811506 ""}  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1597431811506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_SNES_Movement_Decoder:inst10\|Row_out\[6\] " "Latch VGA_SNES_Movement_Decoder:inst10\|Row_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Up " "Ports D and ENA on the latch are fed by the same signal Up" {  } { { "VGA_Display_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 392 496 664 408 "Up" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1597431811506 ""}  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1597431811506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_SNES_Movement_Decoder:inst10\|Row_out\[7\] " "Latch VGA_SNES_Movement_Decoder:inst10\|Row_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Up " "Ports D and ENA on the latch are fed by the same signal Up" {  } { { "VGA_Display_Module.bdf" "" { Schematic "O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf" { { 392 496 664 408 "Up" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1597431811507 ""}  } { { "VGA SNES Movement Decoder.sv" "" { Text "O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1597431811507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597431811799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597431812576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597431812576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597431812881 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597431812881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597431812881 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1597431812881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597431812881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597431812972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 14 12:03:32 2020 " "Processing ended: Fri Aug 14 12:03:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597431812972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597431812972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597431812972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597431812972 ""}
