m30_mul1.vhd,vhdl,xil_defaultlib,../../../../base_seq.srcs/sources_1/ip/modulo_30_0/modulo_n.srcs/sources_1/ip/m30_mul1/sim/m30_mul1.vhd,
m30_mul0.vhd,vhdl,xil_defaultlib,../../../../base_seq.srcs/sources_1/ip/modulo_30_0/modulo_n.srcs/sources_1/ip/m30_mul0/sim/m30_mul0.vhd,
modulo_n.v,verilog,xil_defaultlib,../../../../base_seq.srcs/sources_1/ip/modulo_30_0/modulo_n.srcs/sources_1/new/modulo_n.v,
modulo_30_0.v,verilog,xil_defaultlib,../../../../base_seq.srcs/sources_1/ip/modulo_30_0/sim/modulo_30_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
