Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\sdi_tx_sys.qsys --simulation=VERILOG --allow-mixed-language-simulation --simulator=RIVIERA,MODELSIM --output-directory=C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\sdi_tx_sys --family="Arria 10" --part=10AX048H3F34E2SG
Progress: Loading tx/sdi_tx_sys.qsys
Progress: Reading input file
Progress: Parameterizing module tx_core_rst
Progress: Parameterizing module tx_phy
Progress: Parameterizing module tx_phy_reset
Progress: Parameterizing module tx_phy_reset_0
Progress: Parameterizing module tx_phy_rst_ctrl
Progress: Parameterizing module tx_phy_rst_ctrl_clk
Progress: Parameterizing module tx_sdi
Progress: Parameterizing module tx_sdi_clkout
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdi_tx_sys: "Transforming system: sdi_tx_sys"
Info: sdi_tx_sys: "Naming system components in system: sdi_tx_sys"
Info: sdi_tx_sys: "Processing generation queue"
Info: sdi_tx_sys: "Generating: sdi_tx_sys"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_core_rst"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_reset"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_reset_0"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_rst_ctrl"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_rst_ctrl_clk"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_sdi"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_sdi_clkout"
Info: sdi_tx_sys: "Generating: altera_reset_controller"
Info: sdi_tx_sys: Done "sdi_tx_sys" with 10 modules, 4 files
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/sdi_tx_sys/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/sdi_tx_sys/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/sdi_tx_sys/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\sdi_tx_sys.qsys --simulator=RIVIERA,MODELSIM --output-directory=C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/sdi_tx_sys/sim/ --use-relative-paths=true
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/sdi_tx_sys/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/sdi_tx_sys/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/clt/AppData/Local/Temp/alt0319_8340511535327096301.dir/0001_tx_sdi_gen/rtl/tx/sdi_tx_sys/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\sdi_tx_sys.qsys --synthesis=VERILOG --output-directory=C:\Users\clt\AppData\Local\Temp\alt0319_8340511535327096301.dir\0001_tx_sdi_gen\rtl\tx\sdi_tx_sys --family="Arria 10" --part=10AX048H3F34E2SG
Progress: Loading tx/sdi_tx_sys.qsys
Progress: Reading input file
Progress: Parameterizing module tx_core_rst
Progress: Parameterizing module tx_phy
Progress: Parameterizing module tx_phy_reset
Progress: Parameterizing module tx_phy_reset_0
Progress: Parameterizing module tx_phy_rst_ctrl
Progress: Parameterizing module tx_phy_rst_ctrl_clk
Progress: Parameterizing module tx_sdi
Progress: Parameterizing module tx_sdi_clkout
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdi_tx_sys: "Transforming system: sdi_tx_sys"
Info: sdi_tx_sys: "Naming system components in system: sdi_tx_sys"
Info: sdi_tx_sys: "Processing generation queue"
Info: sdi_tx_sys: "Generating: sdi_tx_sys"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_core_rst"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_reset"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_reset_0"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_rst_ctrl"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_phy_rst_ctrl_clk"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_sdi"
Info: sdi_tx_sys: "Generating: sdi_tx_sys_tx_sdi_clkout"
Info: sdi_tx_sys: "Generating: altera_reset_controller"
Info: sdi_tx_sys: Done "sdi_tx_sys" with 10 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
