
*** Running vivado
    with args -log design_1_sim_clk_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sim_clk_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_sim_clk_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.355 ; gain = 235.977 ; free physical = 6271 ; free virtual = 27314
INFO: [Synth 8-638] synthesizing module 'design_1_sim_clk_gen_0_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu-sim/cpu2.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
ERROR: [Synth 8-439] module 'sim_clk_gen' not found [/home/tansei/Desktop/cpu/2017/1stcore/cpu-sim/cpu2.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:71]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_sim_clk_gen_0_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu-sim/cpu2.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1211.824 ; gain = 276.445 ; free physical = 6212 ; free virtual = 27255
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
