// Register Top module auto-generated by `reggen`

module ddr_ctrl_reg_top (
  input clk_i,
  input rst_ni,

  // Below Regster interface can be changed
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,
  // To HW
  output ddr_ctrl_reg_pkg::ddr_ctrl_reg2hw_t reg2hw, // Write
  input  ddr_ctrl_reg_pkg::ddr_ctrl_hw2reg_t hw2reg, // Read

  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import ddr_ctrl_reg_pkg::* ;

  localparam int AW = 4;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;

  assign tl_reg_h2d = tl_i;
  assign tl_o       = tl_reg_d2h;

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW)
  ) u_reg_if (
    .clk_i,
    .rst_ni,

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err ;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic [11:0] temp_qs;
  logic temp_re;
  logic status_present_qs;
  logic status_present_re;
  logic status_calib_complete_qs;
  logic status_calib_complete_re;
  logic ctrl_qs;
  logic ctrl_wd;
  logic ctrl_we;

  // Register instances
  // R[temp]: V(True)

  prim_subreg_ext #(
    .DW    (12)
  ) u_temp (
    .re     (temp_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.temp.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (temp_qs)
  );


  // R[status]: V(True)

  //   F[present]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_status_present (
    .re     (status_present_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.status.present.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (status_present_qs)
  );


  //   F[calib_complete]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_status_calib_complete (
    .re     (status_calib_complete_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.status.calib_complete.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (status_calib_complete_qs)
  );


  // R[ctrl]: V(False)

  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_ctrl (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (ctrl_we),
    .wd     (ctrl_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ctrl.q ),

    // to register interface (read)
    .qs     (ctrl_qs)
  );




  logic [2:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == DDR_CTRL_TEMP_OFFSET);
    addr_hit[1] = (reg_addr == DDR_CTRL_STATUS_OFFSET);
    addr_hit[2] = (reg_addr == DDR_CTRL_CTRL_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = 1'b0;
    if (addr_hit[0] && reg_we && (DDR_CTRL_PERMIT[0] != (DDR_CTRL_PERMIT[0] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[1] && reg_we && (DDR_CTRL_PERMIT[1] != (DDR_CTRL_PERMIT[1] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[2] && reg_we && (DDR_CTRL_PERMIT[2] != (DDR_CTRL_PERMIT[2] & reg_be))) wr_err = 1'b1 ;
  end

  assign temp_re = addr_hit[0] && reg_re;

  assign status_present_re = addr_hit[1] && reg_re;

  assign status_calib_complete_re = addr_hit[1] && reg_re;

  assign ctrl_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_wd = reg_wdata[0];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[11:0] = temp_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[0] = status_present_qs;
        reg_rdata_next[1] = status_calib_complete_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[0] = ctrl_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)
  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)

endmodule
