// Seed: 3852161108
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1) begin
    $display(id_1);
  end
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  always @(id_4++
  or posedge 1)
  begin
    id_9[1] <= #1 id_3[1];
  end
  module_0(
      id_10, id_6, id_5, id_10, id_5
  );
  assign id_2 = 1;
  wire id_11, id_12;
endmodule
