ARM GAS  /tmp/ccFyUwLZ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f1xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              	.LFB65:
  26              		.file 1 "Src/system_stm32f1xx.c"
   1:Src/system_stm32f1xx.c **** /**
   2:Src/system_stm32f1xx.c ****   ******************************************************************************
   3:Src/system_stm32f1xx.c ****   * @file    system_stm32f1xx.c
   4:Src/system_stm32f1xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f1xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   6:Src/system_stm32f1xx.c ****   * 
   7:Src/system_stm32f1xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
   8:Src/system_stm32f1xx.c ****   *     user application:
   9:Src/system_stm32f1xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  10:Src/system_stm32f1xx.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  11:Src/system_stm32f1xx.c ****   *                      This function is called at startup just after reset and 
  12:Src/system_stm32f1xx.c ****   *                      before branch to main program. This call is made inside
  13:Src/system_stm32f1xx.c ****   *                      the "startup_stm32f1xx_xx.s" file.
  14:Src/system_stm32f1xx.c ****   *
  15:Src/system_stm32f1xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  16:Src/system_stm32f1xx.c ****   *                                  by the user application to setup the SysTick 
  17:Src/system_stm32f1xx.c ****   *                                  timer or configure other parameters.
  18:Src/system_stm32f1xx.c ****   *                                     
  19:Src/system_stm32f1xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  20:Src/system_stm32f1xx.c ****   *                                 be called whenever the core clock is changed
  21:Src/system_stm32f1xx.c ****   *                                 during program execution.
  22:Src/system_stm32f1xx.c ****   *
  23:Src/system_stm32f1xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  24:Src/system_stm32f1xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f1xx_xx.s" file, to
  25:Src/system_stm32f1xx.c ****   *    configure the system clock before to branch to main program.
  26:Src/system_stm32f1xx.c ****   *
  27:Src/system_stm32f1xx.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on
  28:Src/system_stm32f1xx.c ****   *    the product used), refer to "HSE_VALUE". 
  29:Src/system_stm32f1xx.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  30:Src/system_stm32f1xx.c ****   *    are using different crystal you have to adapt the HSE value to your own
  31:Src/system_stm32f1xx.c ****   *    configuration.
  32:Src/system_stm32f1xx.c ****   *        
ARM GAS  /tmp/ccFyUwLZ.s 			page 2


  33:Src/system_stm32f1xx.c ****   ******************************************************************************
  34:Src/system_stm32f1xx.c ****   * @attention
  35:Src/system_stm32f1xx.c ****   *
  36:Src/system_stm32f1xx.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  37:Src/system_stm32f1xx.c ****   * All rights reserved.</center></h2>
  38:Src/system_stm32f1xx.c ****   *
  39:Src/system_stm32f1xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  40:Src/system_stm32f1xx.c ****   * the "License"; You may not use this file except in compliance with the
  41:Src/system_stm32f1xx.c ****   * License. You may obtain a copy of the License at:
  42:Src/system_stm32f1xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  43:Src/system_stm32f1xx.c ****   *
  44:Src/system_stm32f1xx.c ****   ******************************************************************************
  45:Src/system_stm32f1xx.c ****   */
  46:Src/system_stm32f1xx.c **** 
  47:Src/system_stm32f1xx.c **** /** @addtogroup CMSIS
  48:Src/system_stm32f1xx.c ****   * @{
  49:Src/system_stm32f1xx.c ****   */
  50:Src/system_stm32f1xx.c **** 
  51:Src/system_stm32f1xx.c **** /** @addtogroup stm32f1xx_system
  52:Src/system_stm32f1xx.c ****   * @{
  53:Src/system_stm32f1xx.c ****   */
  54:Src/system_stm32f1xx.c **** 
  55:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Includes
  56:Src/system_stm32f1xx.c ****   * @{
  57:Src/system_stm32f1xx.c ****   */
  58:Src/system_stm32f1xx.c **** 
  59:Src/system_stm32f1xx.c **** #include "stm32f1xx.h"
  60:Src/system_stm32f1xx.c **** 
  61:Src/system_stm32f1xx.c **** /**
  62:Src/system_stm32f1xx.c ****   * @}
  63:Src/system_stm32f1xx.c ****   */
  64:Src/system_stm32f1xx.c **** 
  65:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_TypesDefinitions
  66:Src/system_stm32f1xx.c ****   * @{
  67:Src/system_stm32f1xx.c ****   */
  68:Src/system_stm32f1xx.c **** 
  69:Src/system_stm32f1xx.c **** /**
  70:Src/system_stm32f1xx.c ****   * @}
  71:Src/system_stm32f1xx.c ****   */
  72:Src/system_stm32f1xx.c **** 
  73:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Defines
  74:Src/system_stm32f1xx.c ****   * @{
  75:Src/system_stm32f1xx.c ****   */
  76:Src/system_stm32f1xx.c **** 
  77:Src/system_stm32f1xx.c **** #if !defined(HSE_VALUE)
  78:Src/system_stm32f1xx.c **** #define HSE_VALUE 8000000U /*!< Default value of the External oscillator in Hz. \ \ \ \
  79:Src/system_stm32f1xx.c ****                                 This value can be provided and adapted by the user application. */
  80:Src/system_stm32f1xx.c **** #endif                     /* HSE_VALUE */
  81:Src/system_stm32f1xx.c **** 
  82:Src/system_stm32f1xx.c **** #if !defined(HSI_VALUE)
  83:Src/system_stm32f1xx.c **** #define HSI_VALUE 8000000U /*!< Default value of the Internal oscillator in Hz. \ \ \ \
  84:Src/system_stm32f1xx.c ****                                 This value can be provided and adapted by the user application. */
  85:Src/system_stm32f1xx.c **** #endif                     /* HSI_VALUE */
  86:Src/system_stm32f1xx.c **** 
  87:Src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to use external SRAM  */
  88:Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
  89:Src/system_stm32f1xx.c **** /* #define DATA_IN_ExtSRAM */
ARM GAS  /tmp/ccFyUwLZ.s 			page 3


  90:Src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
  91:Src/system_stm32f1xx.c **** 
  92:Src/system_stm32f1xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  93:Src/system_stm32f1xx.c ****      Internal SRAM. */
  94:Src/system_stm32f1xx.c **** /* #define VECT_TAB_SRAM */
  95:Src/system_stm32f1xx.c **** #define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table base offset field. \ \ \ \
  96:Src/system_stm32f1xx.c ****                                  This value must be a multiple of 0x200. */
  97:Src/system_stm32f1xx.c **** 
  98:Src/system_stm32f1xx.c **** /**
  99:Src/system_stm32f1xx.c ****   * @}
 100:Src/system_stm32f1xx.c ****   */
 101:Src/system_stm32f1xx.c **** 
 102:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Macros
 103:Src/system_stm32f1xx.c ****   * @{
 104:Src/system_stm32f1xx.c ****   */
 105:Src/system_stm32f1xx.c **** 
 106:Src/system_stm32f1xx.c **** /**
 107:Src/system_stm32f1xx.c ****   * @}
 108:Src/system_stm32f1xx.c ****   */
 109:Src/system_stm32f1xx.c **** 
 110:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Variables
 111:Src/system_stm32f1xx.c ****   * @{
 112:Src/system_stm32f1xx.c ****   */
 113:Src/system_stm32f1xx.c **** 
 114:Src/system_stm32f1xx.c **** /* This variable is updated in three ways:
 115:Src/system_stm32f1xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 116:Src/system_stm32f1xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 117:Src/system_stm32f1xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 118:Src/system_stm32f1xx.c ****          Note: If you use this function to configure the system clock; then there
 119:Src/system_stm32f1xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 120:Src/system_stm32f1xx.c ****                variable is updated automatically.
 121:Src/system_stm32f1xx.c ****   */
 122:Src/system_stm32f1xx.c **** uint32_t SystemCoreClock = 16000000;
 123:Src/system_stm32f1xx.c **** const uint8_t AHBPrescTable[16U] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 124:Src/system_stm32f1xx.c **** const uint8_t APBPrescTable[8U] = {0, 0, 0, 0, 1, 2, 3, 4};
 125:Src/system_stm32f1xx.c **** 
 126:Src/system_stm32f1xx.c **** /**
 127:Src/system_stm32f1xx.c ****   * @}
 128:Src/system_stm32f1xx.c ****   */
 129:Src/system_stm32f1xx.c **** 
 130:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_FunctionPrototypes
 131:Src/system_stm32f1xx.c ****   * @{
 132:Src/system_stm32f1xx.c ****   */
 133:Src/system_stm32f1xx.c **** 
 134:Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 135:Src/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 136:Src/system_stm32f1xx.c **** static void SystemInit_ExtMemCtl(void);
 137:Src/system_stm32f1xx.c **** #endif /* DATA_IN_ExtSRAM */
 138:Src/system_stm32f1xx.c **** #endif /* STM32F100xE || STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG */
 139:Src/system_stm32f1xx.c **** 
 140:Src/system_stm32f1xx.c **** /**
 141:Src/system_stm32f1xx.c ****   * @}
 142:Src/system_stm32f1xx.c ****   */
 143:Src/system_stm32f1xx.c **** 
 144:Src/system_stm32f1xx.c **** /** @addtogroup STM32F1xx_System_Private_Functions
 145:Src/system_stm32f1xx.c ****   * @{
 146:Src/system_stm32f1xx.c ****   */
ARM GAS  /tmp/ccFyUwLZ.s 			page 4


 147:Src/system_stm32f1xx.c **** 
 148:Src/system_stm32f1xx.c **** /**
 149:Src/system_stm32f1xx.c ****   * @brief  Setup the microcontroller system
 150:Src/system_stm32f1xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 151:Src/system_stm32f1xx.c ****   *         SystemCoreClock variable.
 152:Src/system_stm32f1xx.c ****   * @note   This function should be used only after reset.
 153:Src/system_stm32f1xx.c ****   * @param  None
 154:Src/system_stm32f1xx.c ****   * @retval None
 155:Src/system_stm32f1xx.c ****   */
 156:Src/system_stm32f1xx.c **** void SystemInit(void)
 157:Src/system_stm32f1xx.c **** {
  27              		.loc 1 157 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 158:Src/system_stm32f1xx.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 159:Src/system_stm32f1xx.c ****   /* Set HSION bit */
 160:Src/system_stm32f1xx.c ****   RCC->CR |= 0x00000001U;
  32              		.loc 1 160 3 view .LVU1
  33              		.loc 1 160 11 is_stmt 0 view .LVU2
  34 0000 0F4B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36 0004 42F00102 		orr	r2, r2, #1
  37 0008 1A60     		str	r2, [r3]
 161:Src/system_stm32f1xx.c **** 
 162:Src/system_stm32f1xx.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 163:Src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)
 164:Src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF8FF0000U;
  38              		.loc 1 164 3 is_stmt 1 view .LVU3
  39              		.loc 1 164 13 is_stmt 0 view .LVU4
  40 000a 5968     		ldr	r1, [r3, #4]
  41 000c 0D4A     		ldr	r2, .L2+4
  42 000e 0A40     		ands	r2, r2, r1
  43 0010 5A60     		str	r2, [r3, #4]
 165:Src/system_stm32f1xx.c **** #else
 166:Src/system_stm32f1xx.c ****   RCC->CFGR &= 0xF0FF0000U;
 167:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 168:Src/system_stm32f1xx.c **** 
 169:Src/system_stm32f1xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 170:Src/system_stm32f1xx.c ****   RCC->CR &= 0xFEF6FFFFU;
  44              		.loc 1 170 3 is_stmt 1 view .LVU5
  45              		.loc 1 170 11 is_stmt 0 view .LVU6
  46 0012 1A68     		ldr	r2, [r3]
  47 0014 22F08472 		bic	r2, r2, #17301504
  48 0018 22F48032 		bic	r2, r2, #65536
  49 001c 1A60     		str	r2, [r3]
 171:Src/system_stm32f1xx.c **** 
 172:Src/system_stm32f1xx.c ****   /* Reset HSEBYP bit */
 173:Src/system_stm32f1xx.c ****   RCC->CR &= 0xFFFBFFFFU;
  50              		.loc 1 173 3 is_stmt 1 view .LVU7
  51              		.loc 1 173 11 is_stmt 0 view .LVU8
  52 001e 1A68     		ldr	r2, [r3]
  53 0020 22F48022 		bic	r2, r2, #262144
  54 0024 1A60     		str	r2, [r3]
 174:Src/system_stm32f1xx.c **** 
 175:Src/system_stm32f1xx.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
ARM GAS  /tmp/ccFyUwLZ.s 			page 5


 176:Src/system_stm32f1xx.c ****   RCC->CFGR &= 0xFF80FFFFU;
  55              		.loc 1 176 3 is_stmt 1 view .LVU9
  56              		.loc 1 176 13 is_stmt 0 view .LVU10
  57 0026 5A68     		ldr	r2, [r3, #4]
  58 0028 22F4FE02 		bic	r2, r2, #8323072
  59 002c 5A60     		str	r2, [r3, #4]
 177:Src/system_stm32f1xx.c **** 
 178:Src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 179:Src/system_stm32f1xx.c ****   /* Reset PLL2ON and PLL3ON bits */
 180:Src/system_stm32f1xx.c ****   RCC->CR &= 0xEBFFFFFFU;
 181:Src/system_stm32f1xx.c **** 
 182:Src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 183:Src/system_stm32f1xx.c ****   RCC->CIR = 0x00FF0000U;
 184:Src/system_stm32f1xx.c **** 
 185:Src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 186:Src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;
 187:Src/system_stm32f1xx.c **** #elif defined(STM32F100xB) || defined(STM32F100xE)
 188:Src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 189:Src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
 190:Src/system_stm32f1xx.c **** 
 191:Src/system_stm32f1xx.c ****   /* Reset CFGR2 register */
 192:Src/system_stm32f1xx.c ****   RCC->CFGR2 = 0x00000000U;
 193:Src/system_stm32f1xx.c **** #else
 194:Src/system_stm32f1xx.c ****   /* Disable all interrupts and clear pending bits  */
 195:Src/system_stm32f1xx.c ****   RCC->CIR = 0x009F0000U;
  60              		.loc 1 195 3 is_stmt 1 view .LVU11
  61              		.loc 1 195 12 is_stmt 0 view .LVU12
  62 002e 4FF41F02 		mov	r2, #10420224
  63 0032 9A60     		str	r2, [r3, #8]
 196:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 197:Src/system_stm32f1xx.c **** 
 198:Src/system_stm32f1xx.c **** #if defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) ||
 199:Src/system_stm32f1xx.c **** #ifdef DATA_IN_ExtSRAM
 200:Src/system_stm32f1xx.c ****   SystemInit_ExtMemCtl();
 201:Src/system_stm32f1xx.c **** #endif /* DATA_IN_ExtSRAM */
 202:Src/system_stm32f1xx.c **** #endif
 203:Src/system_stm32f1xx.c **** 
 204:Src/system_stm32f1xx.c **** #ifdef VECT_TAB_SRAM
 205:Src/system_stm32f1xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 206:Src/system_stm32f1xx.c **** #else
 207:Src/system_stm32f1xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
  64              		.loc 1 207 3 is_stmt 1 view .LVU13
  65              		.loc 1 207 13 is_stmt 0 view .LVU14
  66 0034 044B     		ldr	r3, .L2+8
  67 0036 4FF00062 		mov	r2, #134217728
  68 003a 9A60     		str	r2, [r3, #8]
 208:Src/system_stm32f1xx.c **** #endif
 209:Src/system_stm32f1xx.c **** }
  69              		.loc 1 209 1 view .LVU15
  70 003c 7047     		bx	lr
  71              	.L3:
  72 003e 00BF     		.align	2
  73              	.L2:
  74 0040 00100240 		.word	1073876992
  75 0044 0000FFF8 		.word	-117506048
  76 0048 00ED00E0 		.word	-536810240
  77              		.cfi_endproc
ARM GAS  /tmp/ccFyUwLZ.s 			page 6


  78              	.LFE65:
  80              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  81              		.align	1
  82              		.global	SystemCoreClockUpdate
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu softvfp
  88              	SystemCoreClockUpdate:
  89              	.LFB66:
 210:Src/system_stm32f1xx.c **** 
 211:Src/system_stm32f1xx.c **** /**
 212:Src/system_stm32f1xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 213:Src/system_stm32f1xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 214:Src/system_stm32f1xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 215:Src/system_stm32f1xx.c ****   *         other parameters.
 216:Src/system_stm32f1xx.c ****   *           
 217:Src/system_stm32f1xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 218:Src/system_stm32f1xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 219:Src/system_stm32f1xx.c ****   *         based on this variable will be incorrect.         
 220:Src/system_stm32f1xx.c ****   *     
 221:Src/system_stm32f1xx.c ****   * @note   - The system frequency computed by this function is not the real 
 222:Src/system_stm32f1xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 223:Src/system_stm32f1xx.c ****   *           constant and the selected clock source:
 224:Src/system_stm32f1xx.c ****   *             
 225:Src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 226:Src/system_stm32f1xx.c ****   *                                              
 227:Src/system_stm32f1xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 228:Src/system_stm32f1xx.c ****   *                          
 229:Src/system_stm32f1xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 230:Src/system_stm32f1xx.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 231:Src/system_stm32f1xx.c ****   *         
 232:Src/system_stm32f1xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 233:Src/system_stm32f1xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 234:Src/system_stm32f1xx.c ****   *             in voltage and temperature.   
 235:Src/system_stm32f1xx.c ****   *    
 236:Src/system_stm32f1xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 237:Src/system_stm32f1xx.c ****   *              8 MHz or 25 MHz, depending on the product used), user has to ensure
 238:Src/system_stm32f1xx.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 239:Src/system_stm32f1xx.c ****   *              Otherwise, this function may have wrong result.
 240:Src/system_stm32f1xx.c ****   *                
 241:Src/system_stm32f1xx.c ****   *         - The result of this function could be not correct when using fractional
 242:Src/system_stm32f1xx.c ****   *           value for HSE crystal.
 243:Src/system_stm32f1xx.c ****   * @param  None
 244:Src/system_stm32f1xx.c ****   * @retval None
 245:Src/system_stm32f1xx.c ****   */
 246:Src/system_stm32f1xx.c **** void SystemCoreClockUpdate(void)
 247:Src/system_stm32f1xx.c **** {
  90              		.loc 1 247 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
 248:Src/system_stm32f1xx.c ****   uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
  95              		.loc 1 248 3 view .LVU17
  96              	.LVL0:
 249:Src/system_stm32f1xx.c **** 
ARM GAS  /tmp/ccFyUwLZ.s 			page 7


 250:Src/system_stm32f1xx.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 251:Src/system_stm32f1xx.c ****   uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
 252:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 253:Src/system_stm32f1xx.c **** 
 254:Src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 255:Src/system_stm32f1xx.c ****   uint32_t prediv1factor = 0U;
 256:Src/system_stm32f1xx.c **** #endif /* STM32F100xB or STM32F100xE */
 257:Src/system_stm32f1xx.c **** 
 258:Src/system_stm32f1xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 259:Src/system_stm32f1xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  97              		.loc 1 259 3 view .LVU18
  98              		.loc 1 259 12 is_stmt 0 view .LVU19
  99 0000 1F4B     		ldr	r3, .L12
 100 0002 5B68     		ldr	r3, [r3, #4]
 101              		.loc 1 259 7 view .LVU20
 102 0004 03F00C03 		and	r3, r3, #12
 103              	.LVL1:
 260:Src/system_stm32f1xx.c **** 
 261:Src/system_stm32f1xx.c ****   switch (tmp)
 104              		.loc 1 261 3 is_stmt 1 view .LVU21
 105 0008 042B     		cmp	r3, #4
 106 000a 14D0     		beq	.L5
 107 000c 082B     		cmp	r3, #8
 108 000e 16D0     		beq	.L6
 109 0010 1BB1     		cbz	r3, .L11
 262:Src/system_stm32f1xx.c ****   {
 263:Src/system_stm32f1xx.c ****   case 0x00U: /* HSI used as system clock */
 264:Src/system_stm32f1xx.c ****     SystemCoreClock = HSI_VALUE;
 265:Src/system_stm32f1xx.c ****     break;
 266:Src/system_stm32f1xx.c ****   case 0x04U: /* HSE used as system clock */
 267:Src/system_stm32f1xx.c ****     SystemCoreClock = HSE_VALUE;
 268:Src/system_stm32f1xx.c ****     break;
 269:Src/system_stm32f1xx.c ****   case 0x08U: /* PLL used as system clock */
 270:Src/system_stm32f1xx.c **** 
 271:Src/system_stm32f1xx.c ****     /* Get PLL clock source and multiplication factor ----------------------*/
 272:Src/system_stm32f1xx.c ****     pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 273:Src/system_stm32f1xx.c ****     pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 274:Src/system_stm32f1xx.c **** 
 275:Src/system_stm32f1xx.c **** #if !defined(STM32F105xC) && !defined(STM32F107xC)
 276:Src/system_stm32f1xx.c ****     pllmull = (pllmull >> 18U) + 2U;
 277:Src/system_stm32f1xx.c **** 
 278:Src/system_stm32f1xx.c ****     if (pllsource == 0x00U)
 279:Src/system_stm32f1xx.c ****     {
 280:Src/system_stm32f1xx.c ****       /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 281:Src/system_stm32f1xx.c ****       SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 282:Src/system_stm32f1xx.c ****     }
 283:Src/system_stm32f1xx.c ****     else
 284:Src/system_stm32f1xx.c ****     {
 285:Src/system_stm32f1xx.c **** #if defined(STM32F100xB) || defined(STM32F100xE)
 286:Src/system_stm32f1xx.c ****       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 287:Src/system_stm32f1xx.c ****       /* HSE oscillator clock selected as PREDIV1 clock entry */
 288:Src/system_stm32f1xx.c ****       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
 289:Src/system_stm32f1xx.c **** #else
 290:Src/system_stm32f1xx.c ****       /* HSE selected as PLL clock entry */
 291:Src/system_stm32f1xx.c ****       if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 292:Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 293:Src/system_stm32f1xx.c ****         SystemCoreClock = (HSE_VALUE >> 1U) * pllmull;
ARM GAS  /tmp/ccFyUwLZ.s 			page 8


 294:Src/system_stm32f1xx.c ****       }
 295:Src/system_stm32f1xx.c ****       else
 296:Src/system_stm32f1xx.c ****       {
 297:Src/system_stm32f1xx.c ****         SystemCoreClock = HSE_VALUE * pllmull;
 298:Src/system_stm32f1xx.c ****       }
 299:Src/system_stm32f1xx.c **** #endif
 300:Src/system_stm32f1xx.c ****     }
 301:Src/system_stm32f1xx.c **** #else
 302:Src/system_stm32f1xx.c ****     pllmull = pllmull >> 18U;
 303:Src/system_stm32f1xx.c **** 
 304:Src/system_stm32f1xx.c ****     if (pllmull != 0x0DU)
 305:Src/system_stm32f1xx.c ****     {
 306:Src/system_stm32f1xx.c ****       pllmull += 2U;
 307:Src/system_stm32f1xx.c ****     }
 308:Src/system_stm32f1xx.c ****     else
 309:Src/system_stm32f1xx.c ****     { /* PLL multiplication factor = PLL input clock * 6.5 */
 310:Src/system_stm32f1xx.c ****       pllmull = 13U / 2U;
 311:Src/system_stm32f1xx.c ****     }
 312:Src/system_stm32f1xx.c **** 
 313:Src/system_stm32f1xx.c ****     if (pllsource == 0x00U)
 314:Src/system_stm32f1xx.c ****     {
 315:Src/system_stm32f1xx.c ****       /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 316:Src/system_stm32f1xx.c ****       SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 317:Src/system_stm32f1xx.c ****     }
 318:Src/system_stm32f1xx.c ****     else
 319:Src/system_stm32f1xx.c ****     { /* PREDIV1 selected as PLL clock entry */
 320:Src/system_stm32f1xx.c **** 
 321:Src/system_stm32f1xx.c ****       /* Get PREDIV1 clock source and division factor */
 322:Src/system_stm32f1xx.c ****       prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 323:Src/system_stm32f1xx.c ****       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 324:Src/system_stm32f1xx.c **** 
 325:Src/system_stm32f1xx.c ****       if (prediv1source == 0U)
 326:Src/system_stm32f1xx.c ****       {
 327:Src/system_stm32f1xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 328:Src/system_stm32f1xx.c ****         SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;
 329:Src/system_stm32f1xx.c ****       }
 330:Src/system_stm32f1xx.c ****       else
 331:Src/system_stm32f1xx.c ****       { /* PLL2 clock selected as PREDIV1 clock entry */
 332:Src/system_stm32f1xx.c **** 
 333:Src/system_stm32f1xx.c ****         /* Get PREDIV2 division factor and PLL2 multiplication factor */
 334:Src/system_stm32f1xx.c ****         prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4U) + 1U;
 335:Src/system_stm32f1xx.c ****         pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U;
 336:Src/system_stm32f1xx.c ****         SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;
 337:Src/system_stm32f1xx.c ****       }
 338:Src/system_stm32f1xx.c ****     }
 339:Src/system_stm32f1xx.c **** #endif /* STM32F105xC */
 340:Src/system_stm32f1xx.c ****     break;
 341:Src/system_stm32f1xx.c **** 
 342:Src/system_stm32f1xx.c ****   default:
 343:Src/system_stm32f1xx.c ****     SystemCoreClock = HSI_VALUE;
 110              		.loc 1 343 5 view .LVU22
 111              		.loc 1 343 21 is_stmt 0 view .LVU23
 112 0012 1C4B     		ldr	r3, .L12+4
 113              	.LVL2:
 114              		.loc 1 343 21 view .LVU24
 115 0014 1C4A     		ldr	r2, .L12+8
 116 0016 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccFyUwLZ.s 			page 9


 344:Src/system_stm32f1xx.c ****     break;
 117              		.loc 1 344 5 is_stmt 1 view .LVU25
 118 0018 02E0     		b	.L8
 119              	.LVL3:
 120              	.L11:
 264:Src/system_stm32f1xx.c ****     break;
 121              		.loc 1 264 5 view .LVU26
 264:Src/system_stm32f1xx.c ****     break;
 122              		.loc 1 264 21 is_stmt 0 view .LVU27
 123 001a 1A4B     		ldr	r3, .L12+4
 124              	.LVL4:
 264:Src/system_stm32f1xx.c ****     break;
 125              		.loc 1 264 21 view .LVU28
 126 001c 1A4A     		ldr	r2, .L12+8
 127 001e 1A60     		str	r2, [r3]
 265:Src/system_stm32f1xx.c ****   case 0x04U: /* HSE used as system clock */
 128              		.loc 1 265 5 is_stmt 1 view .LVU29
 129              	.LVL5:
 130              	.L8:
 345:Src/system_stm32f1xx.c ****   }
 346:Src/system_stm32f1xx.c **** 
 347:Src/system_stm32f1xx.c ****   /* Compute HCLK clock frequency ----------------*/
 348:Src/system_stm32f1xx.c ****   /* Get HCLK prescaler */
 349:Src/system_stm32f1xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 131              		.loc 1 349 3 view .LVU30
 132              		.loc 1 349 28 is_stmt 0 view .LVU31
 133 0020 174B     		ldr	r3, .L12
 134 0022 5B68     		ldr	r3, [r3, #4]
 135              		.loc 1 349 52 view .LVU32
 136 0024 C3F30313 		ubfx	r3, r3, #4, #4
 137              		.loc 1 349 22 view .LVU33
 138 0028 184A     		ldr	r2, .L12+12
 139 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 140              	.LVL6:
 350:Src/system_stm32f1xx.c ****   /* HCLK clock frequency */
 351:Src/system_stm32f1xx.c ****   SystemCoreClock >>= tmp;
 141              		.loc 1 351 3 is_stmt 1 view .LVU34
 142              		.loc 1 351 19 is_stmt 0 view .LVU35
 143 002c 154A     		ldr	r2, .L12+4
 144 002e 1368     		ldr	r3, [r2]
 145 0030 CB40     		lsrs	r3, r3, r1
 146 0032 1360     		str	r3, [r2]
 352:Src/system_stm32f1xx.c **** }
 147              		.loc 1 352 1 view .LVU36
 148 0034 7047     		bx	lr
 149              	.LVL7:
 150              	.L5:
 267:Src/system_stm32f1xx.c ****     break;
 151              		.loc 1 267 5 is_stmt 1 view .LVU37
 267:Src/system_stm32f1xx.c ****     break;
 152              		.loc 1 267 21 is_stmt 0 view .LVU38
 153 0036 134B     		ldr	r3, .L12+4
 154              	.LVL8:
 267:Src/system_stm32f1xx.c ****     break;
 155              		.loc 1 267 21 view .LVU39
 156 0038 134A     		ldr	r2, .L12+8
 157 003a 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccFyUwLZ.s 			page 10


 268:Src/system_stm32f1xx.c ****   case 0x08U: /* PLL used as system clock */
 158              		.loc 1 268 5 is_stmt 1 view .LVU40
 159 003c F0E7     		b	.L8
 160              	.LVL9:
 161              	.L6:
 272:Src/system_stm32f1xx.c ****     pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 162              		.loc 1 272 5 view .LVU41
 272:Src/system_stm32f1xx.c ****     pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 163              		.loc 1 272 18 is_stmt 0 view .LVU42
 164 003e 104A     		ldr	r2, .L12
 165 0040 5368     		ldr	r3, [r2, #4]
 166              	.LVL10:
 273:Src/system_stm32f1xx.c **** 
 167              		.loc 1 273 5 is_stmt 1 view .LVU43
 273:Src/system_stm32f1xx.c **** 
 168              		.loc 1 273 20 is_stmt 0 view .LVU44
 169 0042 5268     		ldr	r2, [r2, #4]
 170              	.LVL11:
 276:Src/system_stm32f1xx.c **** 
 171              		.loc 1 276 5 is_stmt 1 view .LVU45
 276:Src/system_stm32f1xx.c **** 
 172              		.loc 1 276 24 is_stmt 0 view .LVU46
 173 0044 C3F38343 		ubfx	r3, r3, #18, #4
 174              	.LVL12:
 276:Src/system_stm32f1xx.c **** 
 175              		.loc 1 276 13 view .LVU47
 176 0048 0233     		adds	r3, r3, #2
 177              	.LVL13:
 278:Src/system_stm32f1xx.c ****     {
 178              		.loc 1 278 5 is_stmt 1 view .LVU48
 278:Src/system_stm32f1xx.c ****     {
 179              		.loc 1 278 8 is_stmt 0 view .LVU49
 180 004a 12F4803F 		tst	r2, #65536
 181 004e 05D1     		bne	.L9
 281:Src/system_stm32f1xx.c ****     }
 182              		.loc 1 281 7 is_stmt 1 view .LVU50
 281:Src/system_stm32f1xx.c ****     }
 183              		.loc 1 281 43 is_stmt 0 view .LVU51
 184 0050 0F4A     		ldr	r2, .L12+16
 185              	.LVL14:
 281:Src/system_stm32f1xx.c ****     }
 186              		.loc 1 281 43 view .LVU52
 187 0052 02FB03F3 		mul	r3, r2, r3
 188              	.LVL15:
 281:Src/system_stm32f1xx.c ****     }
 189              		.loc 1 281 23 view .LVU53
 190 0056 0B4A     		ldr	r2, .L12+4
 191 0058 1360     		str	r3, [r2]
 192 005a E1E7     		b	.L8
 193              	.LVL16:
 194              	.L9:
 291:Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 195              		.loc 1 291 7 is_stmt 1 view .LVU54
 291:Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 196              		.loc 1 291 15 is_stmt 0 view .LVU55
 197 005c 084A     		ldr	r2, .L12
 198              	.LVL17:
ARM GAS  /tmp/ccFyUwLZ.s 			page 11


 291:Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 199              		.loc 1 291 15 view .LVU56
 200 005e 5268     		ldr	r2, [r2, #4]
 291:Src/system_stm32f1xx.c ****       { /* HSE oscillator clock divided by 2 */
 201              		.loc 1 291 10 view .LVU57
 202 0060 12F4003F 		tst	r2, #131072
 203 0064 05D0     		beq	.L10
 293:Src/system_stm32f1xx.c ****       }
 204              		.loc 1 293 9 is_stmt 1 view .LVU58
 293:Src/system_stm32f1xx.c ****       }
 205              		.loc 1 293 45 is_stmt 0 view .LVU59
 206 0066 0A4A     		ldr	r2, .L12+16
 207 0068 02FB03F3 		mul	r3, r2, r3
 208              	.LVL18:
 293:Src/system_stm32f1xx.c ****       }
 209              		.loc 1 293 25 view .LVU60
 210 006c 054A     		ldr	r2, .L12+4
 211 006e 1360     		str	r3, [r2]
 212 0070 D6E7     		b	.L8
 213              	.LVL19:
 214              	.L10:
 297:Src/system_stm32f1xx.c ****       }
 215              		.loc 1 297 9 is_stmt 1 view .LVU61
 297:Src/system_stm32f1xx.c ****       }
 216              		.loc 1 297 37 is_stmt 0 view .LVU62
 217 0072 054A     		ldr	r2, .L12+8
 218 0074 02FB03F3 		mul	r3, r2, r3
 219              	.LVL20:
 297:Src/system_stm32f1xx.c ****       }
 220              		.loc 1 297 25 view .LVU63
 221 0078 024A     		ldr	r2, .L12+4
 222 007a 1360     		str	r3, [r2]
 223 007c D0E7     		b	.L8
 224              	.L13:
 225 007e 00BF     		.align	2
 226              	.L12:
 227 0080 00100240 		.word	1073876992
 228 0084 00000000 		.word	.LANCHOR0
 229 0088 00127A00 		.word	8000000
 230 008c 00000000 		.word	.LANCHOR1
 231 0090 00093D00 		.word	4000000
 232              		.cfi_endproc
 233              	.LFE66:
 235              		.global	APBPrescTable
 236              		.global	AHBPrescTable
 237              		.global	SystemCoreClock
 238              		.section	.data.SystemCoreClock,"aw"
 239              		.align	2
 240              		.set	.LANCHOR0,. + 0
 243              	SystemCoreClock:
 244 0000 0024F400 		.word	16000000
 245              		.section	.rodata.AHBPrescTable,"a"
 246              		.align	2
 247              		.set	.LANCHOR1,. + 0
 250              	AHBPrescTable:
 251 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 251      00000000 
ARM GAS  /tmp/ccFyUwLZ.s 			page 12


 251      01020304 
 251      06
 252 000d 070809   		.ascii	"\007\010\011"
 253              		.section	.rodata.APBPrescTable,"a"
 254              		.align	2
 257              	APBPrescTable:
 258 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 258      01020304 
 259              		.text
 260              	.Letext0:
 261              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 262              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 263              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 264              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 265              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 266              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccFyUwLZ.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f1xx.c
     /tmp/ccFyUwLZ.s:16     .text.SystemInit:0000000000000000 $t
     /tmp/ccFyUwLZ.s:24     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccFyUwLZ.s:74     .text.SystemInit:0000000000000040 $d
     /tmp/ccFyUwLZ.s:81     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccFyUwLZ.s:88     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccFyUwLZ.s:227    .text.SystemCoreClockUpdate:0000000000000080 $d
     /tmp/ccFyUwLZ.s:257    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccFyUwLZ.s:250    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccFyUwLZ.s:243    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccFyUwLZ.s:239    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccFyUwLZ.s:246    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccFyUwLZ.s:254    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
