<stg><name>cal_mag_phase</name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="39">
<condition id="154">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="3">
<condition id="191">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="4">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="4" to="5">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="5" to="6">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="7">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="7" to="8">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="8" to="9">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="9" to="10">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="10" to="11">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="11" to="12">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="12" to="13">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="13" to="14">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="14" to="15">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="15" to="16">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="16" to="17">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="17" to="18">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="18" to="19">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="19" to="20">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="20" to="21">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="21" to="22">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="22" to="23">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="23" to="24">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="24" to="25">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="25" to="26">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="26" to="27">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="27" to="28">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="28" to="29">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="29" to="30">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="30" to="31">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="31" to="32">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="32" to="33">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="33" to="34">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="34" to="35">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="35" to="36">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="36" to="37">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="37" to="38">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="38" to="2">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
entry:0  br label %bb43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb43:0  %i = phi i11 [ 0, %entry ], [ %i_3, %bb42 ]     ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb43:1  %exitcond1 = icmp eq i11 %i, -1024              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb43:2  %i_3 = add i11 %i, 1                            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb43:3  br i1 %exitcond1, label %return, label %bb

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="64" op_0_bw="11">
<![CDATA[
bb:3  %tmp = zext i11 %i to i64                       ; <i64> [#uses=7]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:5  %real_V_addr = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="real_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:6  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="imag_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="10">
<![CDATA[
bb:7  %p_Val2_s = load i32* %real_V_addr              ; <i32> [#uses=6]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="10">
<![CDATA[
bb:8  %p_Val2_314 = load i32* %imag_V_addr            ; <i32> [#uses=5]

]]></node>
<StgValue><ssdm name="p_Val2_314"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="10">
<![CDATA[
bb:7  %p_Val2_s = load i32* %real_V_addr              ; <i32> [#uses=6]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="10">
<![CDATA[
bb:8  %p_Val2_314 = load i32* %imag_V_addr            ; <i32> [#uses=5]

]]></node>
<StgValue><ssdm name="p_Val2_314"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="36" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:11  %tmp_i = icmp sgt i32 %p_Val2_s, 0              ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:12  %x_iteration_V = sub i32 0, %p_Val2_s           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:13  %y_iteration_V = sub i32 0, %p_Val2_314         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:14  %y_iteration_V_17 = select i1 %tmp_i, i32 %p_Val2_314, i32 %y_iteration_V ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="y_iteration_V_17"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:15  %x_iteration_V_39 = select i1 %tmp_i, i32 %p_Val2_s, i32 %x_iteration_V ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="x_iteration_V_39"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:16  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_17, i32 31) ; <i1> [#uses=4]

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:79  br i1 %tmp_i, label %bb1, label %bb2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb2:0  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2:1  br i1 %tmp_144, label %bb5, label %bb22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5:0  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_314, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5:1  br i1 %tmp_145, label %bb10, label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10:0  br i1 %tmp_144, label %bb17, label %bb22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb22:0  %not2 = icmp eq i32 %p_Val2_s, 0                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb22:1  %not3 = icmp sgt i32 %p_Val2_314, 0             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="not3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb22:2  %or_cond = and i1 %not2, %not3                  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="10" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb22:3  %phaseFrame_V_addr_3 = getelementptr [1024 x i11]* %phaseFrame_V, i64 0, i64 %tmp ; <i11*> [#uses=2]

]]></node>
<StgValue><ssdm name="phaseFrame_V_addr_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb22:4  br i1 %or_cond, label %bb37, label %bb35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="11" op_1_bw="10">
<![CDATA[
bb35:0  store i11 -101, i11* %phaseFrame_V_addr_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
bb35:1  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="11" op_1_bw="10">
<![CDATA[
bb37:0  store i11 100, i11* %phaseFrame_V_addr_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
bb37:1  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="35" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_138" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:17  %x_iteration_V_27 = sub i32 %x_iteration_V_39, %y_iteration_V_17 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V_27"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:18  %y_iteration_V_18 = add i32 %x_iteration_V_39, %y_iteration_V_17 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_iteration_V_18"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_138" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:19  %y_iteration_V_3 = sub i32 %y_iteration_V_17, %x_iteration_V_39 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:20  %y_iteration_V_19 = select i1 %tmp_138, i32 %y_iteration_V_18, i32 %y_iteration_V_3 ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="y_iteration_V_19"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:21  %x_iteration_V_40 = select i1 %tmp_138, i32 %x_iteration_V_27, i32 %y_iteration_V_18 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="x_iteration_V_40"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:22  %tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_19, i32 31) ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:23  %tmp_309_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %y_iteration_V_19, i32 1, i32 31) ; <i31> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_309_i"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="31">
<![CDATA[
bb:24  %r_V_160 = sext i31 %tmp_309_i to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:25  %x_iteration_V_30 = sub i32 %x_iteration_V_40, %r_V_160 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V_30"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:26  %tmp_311_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_iteration_V_40, i32 1, i32 31) ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_311_i"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="31">
<![CDATA[
bb:27  %r_V_161 = sext i31 %tmp_311_i to i32           ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_161"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:28  %y_iteration_V_5 = add i32 %y_iteration_V_19, %r_V_161 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_5"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="31">
<![CDATA[
bb:30  %r_V_162 = zext i31 %tmp_309_i to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_162"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:31  %x_iteration_V_31 = add i32 %x_iteration_V_40, %r_V_162 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V_31"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:32  %y_iteration_V_6 = sub i32 %y_iteration_V_19, %r_V_161 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:34  %y_iteration_V_20 = select i1 %tmp_139, i32 %y_iteration_V_5, i32 %y_iteration_V_6 ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="y_iteration_V_20"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:36  %x_iteration_V_41 = select i1 %tmp_139, i32 %x_iteration_V_30, i32 %x_iteration_V_31 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="x_iteration_V_41"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:37  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_20, i32 31) ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:38  %tmp_318_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y_iteration_V_20, i32 2, i32 31) ; <i30> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_318_i"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:41  %tmp_320_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %x_iteration_V_41, i32 2, i32 31) ; <i30> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_320_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="34" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="30">
<![CDATA[
bb:39  %r_V_163 = sext i30 %tmp_318_i to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_163"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:40  %x_iteration_V_33 = sub i32 %x_iteration_V_41, %r_V_163 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V_33"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="30">
<![CDATA[
bb:42  %r_V_164 = sext i30 %tmp_320_i to i32           ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_164"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_140" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:43  %y_iteration_V_8 = add i32 %y_iteration_V_20, %r_V_164 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_8"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="30">
<![CDATA[
bb:44  %r_V_165 = zext i30 %tmp_318_i to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_165"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:45  %x_iteration_V_34 = add i32 %x_iteration_V_41, %r_V_165 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V_34"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_140" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:46  %y_iteration_V_9 = sub i32 %y_iteration_V_20, %r_V_164 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_9"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:47  %y_iteration_V_21 = select i1 %tmp_140, i32 %y_iteration_V_8, i32 %y_iteration_V_9 ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="y_iteration_V_21"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:49  %x_iteration_V_42 = select i1 %tmp_140, i32 %x_iteration_V_33, i32 %x_iteration_V_34 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="x_iteration_V_42"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:50  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_21, i32 31) ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:51  %tmp_327_i = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %y_iteration_V_21, i32 3, i32 31) ; <i29> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_327_i"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="29">
<![CDATA[
bb:52  %r_V_166 = sext i29 %tmp_327_i to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_166"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:53  %x_iteration_V_36 = sub i32 %x_iteration_V_42, %r_V_166 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V_36"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:54  %tmp_329_i = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x_iteration_V_42, i32 3, i32 31) ; <i29> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_329_i"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="29">
<![CDATA[
bb:55  %r_V_167 = sext i29 %tmp_329_i to i32           ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_167"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:56  %y_iteration_V_11 = add i32 %y_iteration_V_21, %r_V_167 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_11"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="29">
<![CDATA[
bb:57  %r_V_168 = zext i29 %tmp_327_i to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_168"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:58  %x_iteration_V_37 = add i32 %x_iteration_V_42, %r_V_168 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V_37"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:59  %y_iteration_V_12 = sub i32 %y_iteration_V_21, %r_V_167 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_12"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:60  %y_iteration_V_22 = select i1 %tmp_141, i32 %y_iteration_V_11, i32 %y_iteration_V_12 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="y_iteration_V_22"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:62  %x_iteration_V_43 = select i1 %tmp_141, i32 %x_iteration_V_36, i32 %x_iteration_V_37 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_iteration_V_43"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:63  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_22, i32 31) ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb:64  %tmp_338_i = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %x_iteration_V_43, i32 4, i32 31) ; <i28> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_338_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="119" st_id="6" stage="33" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb:29  %r_V_145_1_i = select i1 %tmp_138, i8 -79, i8 21 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_145_1_i"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb:33  %r_V_150_1_i = select i1 %tmp_138, i8 -21, i8 79 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_150_1_i"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb:35  %p_Val2_330 = select i1 %tmp_139, i8 %r_V_145_1_i, i8 %r_V_150_1_i ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_330"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb:48  %p_Val2_433_v_i_cast_cast = select i1 %tmp_140, i8 -15, i8 15 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_433_v_i_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb:61  %p_Val2_440_v_i_cast_cast = select i1 %tmp_141, i5 -7, i5 7 ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_440_v_i_cast_cast"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="28">
<![CDATA[
bb:65  %r_V_169 = sext i28 %tmp_338_i to i32           ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_169"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_142" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:66  %y_iteration_V_14 = add i32 %y_iteration_V_22, %r_V_169 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_14"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_142" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:67  %y_iteration_V_15 = sub i32 %y_iteration_V_22, %r_V_169 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_15"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:68  %y_iteration_V_23 = select i1 %tmp_142, i32 %y_iteration_V_14, i32 %y_iteration_V_15 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_iteration_V_23"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
bb:69  %p_Val2_447_v_i_cast_cast = select i1 %tmp_142, i5 -3, i5 3 ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_447_v_i_cast_cast"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:70  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_iteration_V_23, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb:71  %p_Val2_450_v_i_cast_cast = select i1 %tmp_143, i8 -1, i8 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_450_v_i_cast_cast"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb:72  %tmp4 = add i5 %p_Val2_440_v_i_cast_cast, %p_Val2_447_v_i_cast_cast ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb:74  %tmp6 = add i8 %p_Val2_330, %p_Val2_450_v_i_cast_cast ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb:75  %tmp5 = add i8 %tmp6, %p_Val2_433_v_i_cast_cast ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="32" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="5">
<![CDATA[
bb:73  %tmp4_cast = sext i5 %tmp4 to i8                ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb:76  %p_Val2_345 = add i8 %tmp5, %tmp4_cast          ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="p_Val2_345"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="10" op_0_bw="8">
<![CDATA[
bb:77  %p_Val2_450_i_cast9 = sext i8 %p_Val2_345 to i10 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_450_i_cast9"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="9" op_0_bw="8">
<![CDATA[
bb:78  %p_Val2_450_i_cast8 = sext i8 %p_Val2_345 to i9 ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_450_i_cast8"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb12:0  %r_V = add i9 %p_Val2_450_i_cast8, 201          ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="10" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb12:1  %phaseFrame_V_addr_1 = getelementptr [1024 x i11]* %phaseFrame_V, i64 0, i64 %tmp ; <i11*> [#uses=1]

]]></node>
<StgValue><ssdm name="phaseFrame_V_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="11" op_0_bw="9">
<![CDATA[
bb12:2  %r_V_cast_cast = zext i9 %r_V to i11            ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_cast_cast"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="11" op_1_bw="10">
<![CDATA[
bb12:3  store i11 %r_V_cast_cast, i11* %phaseFrame_V_addr_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
bb12:4  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb17:0  %r_V_s = add i10 %p_Val2_450_i_cast9, -201      ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="10" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb17:1  %phaseFrame_V_addr_2 = getelementptr [1024 x i11]* %phaseFrame_V, i64 0, i64 %tmp ; <i11*> [#uses=1]

]]></node>
<StgValue><ssdm name="phaseFrame_V_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="11" op_0_bw="10">
<![CDATA[
bb17:2  %r_V_cast_cast_116 = sext i10 %r_V_s to i11     ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_cast_cast_116"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="11" op_1_bw="10">
<![CDATA[
bb17:3  store i11 %r_V_cast_cast_116, i11* %phaseFrame_V_addr_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="0"/>
<literal name="tmp_144" val="1"/>
<literal name="tmp_145" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
bb17:4  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="10" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1:0  %phaseFrame_V_addr = getelementptr [1024 x i11]* %phaseFrame_V, i64 0, i64 %tmp ; <i11*> [#uses=1]

]]></node>
<StgValue><ssdm name="phaseFrame_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="11" op_0_bw="8">
<![CDATA[
bb1:1  %p_Val2_450_i_cast_cast = sext i8 %p_Val2_345 to i11 ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_450_i_cast_cast"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="11" op_1_bw="10">
<![CDATA[
bb1:2  store i11 %p_Val2_450_i_cast_cast, i11* %phaseFrame_V_addr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0">
<![CDATA[
bb1:3  br label %bb42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="154" st_id="8" stage="31" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="30" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="156" st_id="10" stage="29" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="157" st_id="11" stage="28" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="158" st_id="12" stage="27" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="159" st_id="13" stage="26" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="160" st_id="14" stage="25" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="161" st_id="15" stage="24" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="162" st_id="16" stage="23" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="163" st_id="17" stage="22" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="164" st_id="18" stage="21" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="165" st_id="19" stage="20" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="166" st_id="20" stage="19" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="167" st_id="21" stage="18" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="168" st_id="22" stage="17" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="169" st_id="23" stage="16" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="170" st_id="24" stage="15" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="171" st_id="25" stage="14" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="172" st_id="26" stage="13" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="173" st_id="27" stage="12" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="174" st_id="28" stage="11" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="175" st_id="29" stage="10" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="176" st_id="30" stage="9" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="177" st_id="31" stage="8" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="178" st_id="32" stage="7" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="179" st_id="33" stage="6" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="180" st_id="34" stage="5" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="181" st_id="35" stage="4" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="182" st_id="36" stage="3" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="183" st_id="37" stage="2" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="184" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="185" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str167) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="186" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str48) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb:4  %magFrame_V_addr = getelementptr [1024 x i32]* %magFrame_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="magFrame_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="38" stage="1" lat="36">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb:9  %call_ret = call fastcc i32 @cordic_sqrt(i32 %p_Val2_s, i32 %p_Val2_314) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="189" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb:10  store i32 %call_ret, i32* %magFrame_V_addr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb42:0  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str167, i32 %tmp_s) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="191" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0">
<![CDATA[
bb42:1  br label %bb43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="192" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
