-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.1
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cordic is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cordic,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.183450,HLS_SYN_LAT=790,HLS_SYN_TPT=none,HLS_SYN_MEM=26,HLS_SYN_DSP=62,HLS_SYN_FF=20222,HLS_SYN_LUT=15751}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state346 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv64_3FE36E9DB5086BCB : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100011011011101001110110110101000010000110101111001011";
    constant ap_const_lv64_400921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000001001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_3FE0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FD0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111010000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FC0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FB0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111110110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FA0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111110100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3F90000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111110010000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3F80000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111110000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3F70000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111101110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3F60000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111101100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_4066800000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000001100110100000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FE921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111101001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_BFE921FB54442D18 : STD_LOGIC_VECTOR (63 downto 0) := "1011111111101001001000011111101101010100010001000010110100011000";
    constant ap_const_lv64_BFE36E9DB5086BCB : STD_LOGIC_VECTOR (63 downto 0) := "1011111111100011011011101001110110110101000010000110101111001011";
    constant ap_const_lv64_3FDDAC670561BB4F : STD_LOGIC_VECTOR (63 downto 0) := "0011111111011101101011000110011100000101011000011011101101001111";
    constant ap_const_lv64_BFDDAC670561BB4F : STD_LOGIC_VECTOR (63 downto 0) := "1011111111011101101011000110011100000101011000011011101101001111";
    constant ap_const_lv64_3FD36E9DB5086BCB : STD_LOGIC_VECTOR (63 downto 0) := "0011111111010011011011101001110110110101000010000110101111001011";
    constant ap_const_lv64_BFD36E9DB5086BCB : STD_LOGIC_VECTOR (63 downto 0) := "1011111111010011011011101001110110110101000010000110101111001011";
    constant ap_const_lv64_3FCF5B75F92C80DD : STD_LOGIC_VECTOR (63 downto 0) := "0011111111001111010110110111010111111001001011001000000011011101";
    constant ap_const_lv64_BFCF5B75F92C80DD : STD_LOGIC_VECTOR (63 downto 0) := "1011111111001111010110110111010111111001001011001000000011011101";
    constant ap_const_lv64_3FBFD5BA9AAC2F6E : STD_LOGIC_VECTOR (63 downto 0) := "0011111110111111110101011011101010011010101011000010111101101110";
    constant ap_const_lv64_BFBFD5BA9AAC2F6E : STD_LOGIC_VECTOR (63 downto 0) := "1011111110111111110101011011101010011010101011000010111101101110";
    constant ap_const_lv64_3FAFF55BB72CFDEA : STD_LOGIC_VECTOR (63 downto 0) := "0011111110101111111101010101101110110111001011001111110111101010";
    constant ap_const_lv64_BFAFF55BB72CFDEA : STD_LOGIC_VECTOR (63 downto 0) := "1011111110101111111101010101101110110111001011001111110111101010";
    constant ap_const_lv64_3F9FFD55BBA97625 : STD_LOGIC_VECTOR (63 downto 0) := "0011111110011111111111010101010110111011101010010111011000100101";
    constant ap_const_lv64_BF9FFD55BBA97625 : STD_LOGIC_VECTOR (63 downto 0) := "1011111110011111111111010101010110111011101010010111011000100101";
    constant ap_const_lv64_3F8FFF555BBB729B : STD_LOGIC_VECTOR (63 downto 0) := "0011111110001111111111110101010101011011101110110111001010011011";
    constant ap_const_lv64_BF8FFF555BBB729B : STD_LOGIC_VECTOR (63 downto 0) := "1011111110001111111111110101010101011011101110110111001010011011";
    constant ap_const_lv64_3F7FFFD555BBBA97 : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111111111111111101010101010101101110111011101010010111";
    constant ap_const_lv64_BF7FFFD555BBBA97 : STD_LOGIC_VECTOR (63 downto 0) := "1011111101111111111111111101010101010101101110111011101010010111";
    constant ap_const_lv64_3F6FFFF5555BBBB7 : STD_LOGIC_VECTOR (63 downto 0) := "0011111101101111111111111111010101010101010110111011101110110111";
    constant ap_const_lv64_BF6FFFF5555BBBB7 : STD_LOGIC_VECTOR (63 downto 0) := "1011111101101111111111111111010101010101010110111011101110110111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

    signal ap_rst_n_inv : STD_LOGIC := '1';
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal theta : STD_LOGIC_VECTOR (63 downto 0);
    signal s : STD_LOGIC_VECTOR (63 downto 0);
    signal c : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_enable_reg_pp0_iter66 : STD_LOGIC := '0';
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter66_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_enable_reg_pp0_iter67 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter67_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter68 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter68_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal gmem_AWVALID : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_WVALID : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_WDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_RLAST : STD_LOGIC;
    signal gmem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal gmem_BREADY : STD_LOGIC;
    signal gmem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal i1_reg_210 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_cast_fu_313_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_4_cast_reg_1049 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_5_cast_fu_327_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_5_cast_reg_1054 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_6_cast_fu_341_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_6_cast_reg_1059 : STD_LOGIC_VECTOR (61 downto 0);
    signal exitcond1_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state62_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state67_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state72_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state77_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state82_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state87_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state92_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state97_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state102_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state107_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state112_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state117_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state122_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state127_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state132_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state137_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state142_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state147_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state152_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state157_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state162_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state167_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state172_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state177_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state182_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state187_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state192_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state197_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state202_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state207_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state212_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state217_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state222_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state227_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_state232_pp0_stage0_iter46 : BOOLEAN;
    signal ap_block_state237_pp0_stage0_iter47 : BOOLEAN;
    signal ap_block_state242_pp0_stage0_iter48 : BOOLEAN;
    signal ap_block_state247_pp0_stage0_iter49 : BOOLEAN;
    signal ap_block_state252_pp0_stage0_iter50 : BOOLEAN;
    signal ap_block_state257_pp0_stage0_iter51 : BOOLEAN;
    signal ap_block_state262_pp0_stage0_iter52 : BOOLEAN;
    signal ap_block_state267_pp0_stage0_iter53 : BOOLEAN;
    signal ap_block_state272_pp0_stage0_iter54 : BOOLEAN;
    signal ap_block_state277_pp0_stage0_iter55 : BOOLEAN;
    signal ap_block_state282_pp0_stage0_iter56 : BOOLEAN;
    signal ap_block_state287_pp0_stage0_iter57 : BOOLEAN;
    signal ap_block_state292_pp0_stage0_iter58 : BOOLEAN;
    signal ap_block_state297_pp0_stage0_iter59 : BOOLEAN;
    signal ap_block_state302_pp0_stage0_iter60 : BOOLEAN;
    signal ap_block_state307_pp0_stage0_iter61 : BOOLEAN;
    signal ap_block_state312_pp0_stage0_iter62 : BOOLEAN;
    signal ap_block_state317_pp0_stage0_iter63 : BOOLEAN;
    signal ap_block_state322_pp0_stage0_iter64 : BOOLEAN;
    signal ap_block_state327_pp0_stage0_iter65 : BOOLEAN;
    signal ap_block_state332_pp0_stage0_iter66 : BOOLEAN;
    signal ap_block_state337_pp0_stage0_iter67 : BOOLEAN;
    signal ap_sig_ioackin_gmem_AWREADY : STD_LOGIC;
    signal ap_block_state337_io : BOOLEAN;
    signal ap_block_state342_pp0_stage0_iter68 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter8_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter9_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter10_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter11_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter12_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter13_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter14_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter15_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter16_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter17_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter28_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter29_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter30_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter31_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter32_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter33_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter34_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter35_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter36_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter37_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter38_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter39_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter40_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter41_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter42_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter43_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter44_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter45_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter46_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter47_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter48_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter49_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter50_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter51_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter52_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter53_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter54_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter55_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter56_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter57_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter58_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter59_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter60_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter61_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter62_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter63_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter64_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter65_exitcond1_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_356_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter1_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter2_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter3_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter4_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter5_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter6_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter7_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter8_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter9_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter10_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter11_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter12_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter13_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter14_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter15_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter16_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter17_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter18_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter19_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter20_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter21_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter22_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter23_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter24_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter25_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter26_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter27_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter28_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter29_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter30_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter31_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter32_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter33_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter34_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter35_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter36_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter37_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter38_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter39_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter40_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter41_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter42_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter43_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter44_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter45_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter46_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter47_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter48_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter49_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter50_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter51_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter52_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter53_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter54_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter55_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter56_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter57_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter58_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter59_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter60_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter61_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter62_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter63_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter64_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter65_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter66_tmp_2_reg_1073 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_362_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_1078 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal grp_fu_293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_1083 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state14_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state24_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state29_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state34_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_state39_pp0_stage2_iter7 : BOOLEAN;
    signal ap_block_state44_pp0_stage2_iter8 : BOOLEAN;
    signal ap_block_state49_pp0_stage2_iter9 : BOOLEAN;
    signal ap_block_state54_pp0_stage2_iter10 : BOOLEAN;
    signal ap_block_state59_pp0_stage2_iter11 : BOOLEAN;
    signal ap_block_state64_pp0_stage2_iter12 : BOOLEAN;
    signal ap_block_state69_pp0_stage2_iter13 : BOOLEAN;
    signal ap_block_state74_pp0_stage2_iter14 : BOOLEAN;
    signal ap_block_state79_pp0_stage2_iter15 : BOOLEAN;
    signal ap_block_state84_pp0_stage2_iter16 : BOOLEAN;
    signal ap_block_state89_pp0_stage2_iter17 : BOOLEAN;
    signal ap_block_state94_pp0_stage2_iter18 : BOOLEAN;
    signal ap_block_state99_pp0_stage2_iter19 : BOOLEAN;
    signal ap_block_state104_pp0_stage2_iter20 : BOOLEAN;
    signal ap_block_state109_pp0_stage2_iter21 : BOOLEAN;
    signal ap_block_state114_pp0_stage2_iter22 : BOOLEAN;
    signal ap_block_state119_pp0_stage2_iter23 : BOOLEAN;
    signal ap_block_state124_pp0_stage2_iter24 : BOOLEAN;
    signal ap_block_state129_pp0_stage2_iter25 : BOOLEAN;
    signal ap_block_state134_pp0_stage2_iter26 : BOOLEAN;
    signal ap_block_state139_pp0_stage2_iter27 : BOOLEAN;
    signal ap_block_state144_pp0_stage2_iter28 : BOOLEAN;
    signal ap_block_state149_pp0_stage2_iter29 : BOOLEAN;
    signal ap_block_state154_pp0_stage2_iter30 : BOOLEAN;
    signal ap_block_state159_pp0_stage2_iter31 : BOOLEAN;
    signal ap_block_state164_pp0_stage2_iter32 : BOOLEAN;
    signal ap_block_state169_pp0_stage2_iter33 : BOOLEAN;
    signal ap_block_state174_pp0_stage2_iter34 : BOOLEAN;
    signal ap_block_state179_pp0_stage2_iter35 : BOOLEAN;
    signal ap_block_state184_pp0_stage2_iter36 : BOOLEAN;
    signal ap_block_state189_pp0_stage2_iter37 : BOOLEAN;
    signal ap_block_state194_pp0_stage2_iter38 : BOOLEAN;
    signal ap_block_state199_pp0_stage2_iter39 : BOOLEAN;
    signal ap_block_state204_pp0_stage2_iter40 : BOOLEAN;
    signal ap_block_state209_pp0_stage2_iter41 : BOOLEAN;
    signal ap_block_state214_pp0_stage2_iter42 : BOOLEAN;
    signal ap_block_state219_pp0_stage2_iter43 : BOOLEAN;
    signal ap_block_state224_pp0_stage2_iter44 : BOOLEAN;
    signal ap_block_state229_pp0_stage2_iter45 : BOOLEAN;
    signal ap_block_state234_pp0_stage2_iter46 : BOOLEAN;
    signal ap_block_state239_pp0_stage2_iter47 : BOOLEAN;
    signal ap_block_state244_pp0_stage2_iter48 : BOOLEAN;
    signal ap_block_state249_pp0_stage2_iter49 : BOOLEAN;
    signal ap_block_state254_pp0_stage2_iter50 : BOOLEAN;
    signal ap_block_state259_pp0_stage2_iter51 : BOOLEAN;
    signal ap_block_state264_pp0_stage2_iter52 : BOOLEAN;
    signal ap_block_state269_pp0_stage2_iter53 : BOOLEAN;
    signal ap_block_state274_pp0_stage2_iter54 : BOOLEAN;
    signal ap_block_state279_pp0_stage2_iter55 : BOOLEAN;
    signal ap_block_state284_pp0_stage2_iter56 : BOOLEAN;
    signal ap_block_state289_pp0_stage2_iter57 : BOOLEAN;
    signal ap_block_state294_pp0_stage2_iter58 : BOOLEAN;
    signal ap_block_state299_pp0_stage2_iter59 : BOOLEAN;
    signal ap_block_state304_pp0_stage2_iter60 : BOOLEAN;
    signal ap_block_state309_pp0_stage2_iter61 : BOOLEAN;
    signal ap_block_state314_pp0_stage2_iter62 : BOOLEAN;
    signal ap_block_state319_pp0_stage2_iter63 : BOOLEAN;
    signal ap_block_state324_pp0_stage2_iter64 : BOOLEAN;
    signal ap_block_state329_pp0_stage2_iter65 : BOOLEAN;
    signal ap_block_state334_pp0_stage2_iter66 : BOOLEAN;
    signal ap_block_state339_pp0_stage2_iter67 : BOOLEAN;
    signal ap_block_state339_io : BOOLEAN;
    signal ap_block_state344_pp0_stage2_iter68 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal grp_fu_247_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_reg_1088 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal grp_fu_279_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state23_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state28_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state33_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state38_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state43_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_state48_pp0_stage1_iter9 : BOOLEAN;
    signal ap_block_state53_pp0_stage1_iter10 : BOOLEAN;
    signal ap_block_state58_pp0_stage1_iter11 : BOOLEAN;
    signal ap_block_state63_pp0_stage1_iter12 : BOOLEAN;
    signal ap_block_state68_pp0_stage1_iter13 : BOOLEAN;
    signal ap_block_state73_pp0_stage1_iter14 : BOOLEAN;
    signal ap_block_state78_pp0_stage1_iter15 : BOOLEAN;
    signal ap_block_state83_pp0_stage1_iter16 : BOOLEAN;
    signal ap_block_state88_pp0_stage1_iter17 : BOOLEAN;
    signal ap_block_state93_pp0_stage1_iter18 : BOOLEAN;
    signal ap_block_state98_pp0_stage1_iter19 : BOOLEAN;
    signal ap_block_state103_pp0_stage1_iter20 : BOOLEAN;
    signal ap_block_state108_pp0_stage1_iter21 : BOOLEAN;
    signal ap_block_state113_pp0_stage1_iter22 : BOOLEAN;
    signal ap_block_state118_pp0_stage1_iter23 : BOOLEAN;
    signal ap_block_state123_pp0_stage1_iter24 : BOOLEAN;
    signal ap_block_state128_pp0_stage1_iter25 : BOOLEAN;
    signal ap_block_state133_pp0_stage1_iter26 : BOOLEAN;
    signal ap_block_state138_pp0_stage1_iter27 : BOOLEAN;
    signal ap_block_state143_pp0_stage1_iter28 : BOOLEAN;
    signal ap_block_state148_pp0_stage1_iter29 : BOOLEAN;
    signal ap_block_state153_pp0_stage1_iter30 : BOOLEAN;
    signal ap_block_state158_pp0_stage1_iter31 : BOOLEAN;
    signal ap_block_state163_pp0_stage1_iter32 : BOOLEAN;
    signal ap_block_state168_pp0_stage1_iter33 : BOOLEAN;
    signal ap_block_state173_pp0_stage1_iter34 : BOOLEAN;
    signal ap_block_state178_pp0_stage1_iter35 : BOOLEAN;
    signal ap_block_state183_pp0_stage1_iter36 : BOOLEAN;
    signal ap_block_state188_pp0_stage1_iter37 : BOOLEAN;
    signal ap_block_state193_pp0_stage1_iter38 : BOOLEAN;
    signal ap_block_state198_pp0_stage1_iter39 : BOOLEAN;
    signal ap_block_state203_pp0_stage1_iter40 : BOOLEAN;
    signal ap_block_state208_pp0_stage1_iter41 : BOOLEAN;
    signal ap_block_state213_pp0_stage1_iter42 : BOOLEAN;
    signal ap_block_state218_pp0_stage1_iter43 : BOOLEAN;
    signal ap_block_state223_pp0_stage1_iter44 : BOOLEAN;
    signal ap_block_state228_pp0_stage1_iter45 : BOOLEAN;
    signal ap_block_state233_pp0_stage1_iter46 : BOOLEAN;
    signal ap_block_state238_pp0_stage1_iter47 : BOOLEAN;
    signal ap_block_state243_pp0_stage1_iter48 : BOOLEAN;
    signal ap_block_state248_pp0_stage1_iter49 : BOOLEAN;
    signal ap_block_state253_pp0_stage1_iter50 : BOOLEAN;
    signal ap_block_state258_pp0_stage1_iter51 : BOOLEAN;
    signal ap_block_state263_pp0_stage1_iter52 : BOOLEAN;
    signal ap_block_state268_pp0_stage1_iter53 : BOOLEAN;
    signal ap_block_state273_pp0_stage1_iter54 : BOOLEAN;
    signal ap_block_state278_pp0_stage1_iter55 : BOOLEAN;
    signal ap_block_state283_pp0_stage1_iter56 : BOOLEAN;
    signal ap_block_state288_pp0_stage1_iter57 : BOOLEAN;
    signal ap_block_state293_pp0_stage1_iter58 : BOOLEAN;
    signal ap_block_state298_pp0_stage1_iter59 : BOOLEAN;
    signal ap_block_state303_pp0_stage1_iter60 : BOOLEAN;
    signal ap_block_state308_pp0_stage1_iter61 : BOOLEAN;
    signal ap_block_state313_pp0_stage1_iter62 : BOOLEAN;
    signal ap_block_state318_pp0_stage1_iter63 : BOOLEAN;
    signal ap_block_state323_pp0_stage1_iter64 : BOOLEAN;
    signal ap_block_state328_pp0_stage1_iter65 : BOOLEAN;
    signal ap_block_state333_pp0_stage1_iter66 : BOOLEAN;
    signal ap_block_state338_pp0_stage1_iter67 : BOOLEAN;
    signal ap_sig_ioackin_gmem_WREADY : STD_LOGIC;
    signal ap_block_state338_io : BOOLEAN;
    signal ap_block_state343_pp0_stage1_iter68 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_reg_pp0_iter17_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter18_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter19_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter20_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter21_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter22_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter23_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter24_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter25_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter26_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter27_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter28_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter29_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter30_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter31_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter32_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter33_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter34_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter35_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter36_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter37_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter38_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter39_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter40_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter41_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter42_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter43_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter44_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter45_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter46_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter47_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter48_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter49_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter50_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter51_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter52_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter53_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter54_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter55_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter56_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter57_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter58_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter59_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter60_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter61_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter62_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter63_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter64_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter65_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter66_radian_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1101 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state15_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state25_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state30_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_state35_pp0_stage3_iter6 : BOOLEAN;
    signal ap_block_state40_pp0_stage3_iter7 : BOOLEAN;
    signal ap_block_state45_pp0_stage3_iter8 : BOOLEAN;
    signal ap_block_state50_pp0_stage3_iter9 : BOOLEAN;
    signal ap_block_state55_pp0_stage3_iter10 : BOOLEAN;
    signal ap_block_state60_pp0_stage3_iter11 : BOOLEAN;
    signal ap_block_state65_pp0_stage3_iter12 : BOOLEAN;
    signal ap_block_state70_pp0_stage3_iter13 : BOOLEAN;
    signal ap_block_state75_pp0_stage3_iter14 : BOOLEAN;
    signal ap_block_state80_pp0_stage3_iter15 : BOOLEAN;
    signal ap_block_state85_pp0_stage3_iter16 : BOOLEAN;
    signal ap_block_state90_pp0_stage3_iter17 : BOOLEAN;
    signal ap_block_state95_pp0_stage3_iter18 : BOOLEAN;
    signal ap_block_state100_pp0_stage3_iter19 : BOOLEAN;
    signal ap_block_state105_pp0_stage3_iter20 : BOOLEAN;
    signal ap_block_state110_pp0_stage3_iter21 : BOOLEAN;
    signal ap_block_state115_pp0_stage3_iter22 : BOOLEAN;
    signal ap_block_state120_pp0_stage3_iter23 : BOOLEAN;
    signal ap_block_state125_pp0_stage3_iter24 : BOOLEAN;
    signal ap_block_state130_pp0_stage3_iter25 : BOOLEAN;
    signal ap_block_state135_pp0_stage3_iter26 : BOOLEAN;
    signal ap_block_state140_pp0_stage3_iter27 : BOOLEAN;
    signal ap_block_state145_pp0_stage3_iter28 : BOOLEAN;
    signal ap_block_state150_pp0_stage3_iter29 : BOOLEAN;
    signal ap_block_state155_pp0_stage3_iter30 : BOOLEAN;
    signal ap_block_state160_pp0_stage3_iter31 : BOOLEAN;
    signal ap_block_state165_pp0_stage3_iter32 : BOOLEAN;
    signal ap_block_state170_pp0_stage3_iter33 : BOOLEAN;
    signal ap_block_state175_pp0_stage3_iter34 : BOOLEAN;
    signal ap_block_state180_pp0_stage3_iter35 : BOOLEAN;
    signal ap_block_state185_pp0_stage3_iter36 : BOOLEAN;
    signal ap_block_state190_pp0_stage3_iter37 : BOOLEAN;
    signal ap_block_state195_pp0_stage3_iter38 : BOOLEAN;
    signal ap_block_state200_pp0_stage3_iter39 : BOOLEAN;
    signal ap_block_state205_pp0_stage3_iter40 : BOOLEAN;
    signal ap_block_state210_pp0_stage3_iter41 : BOOLEAN;
    signal ap_block_state215_pp0_stage3_iter42 : BOOLEAN;
    signal ap_block_state220_pp0_stage3_iter43 : BOOLEAN;
    signal ap_block_state225_pp0_stage3_iter44 : BOOLEAN;
    signal ap_block_state230_pp0_stage3_iter45 : BOOLEAN;
    signal ap_block_state235_pp0_stage3_iter46 : BOOLEAN;
    signal ap_block_state240_pp0_stage3_iter47 : BOOLEAN;
    signal ap_block_state245_pp0_stage3_iter48 : BOOLEAN;
    signal ap_block_state250_pp0_stage3_iter49 : BOOLEAN;
    signal ap_block_state255_pp0_stage3_iter50 : BOOLEAN;
    signal ap_block_state260_pp0_stage3_iter51 : BOOLEAN;
    signal ap_block_state265_pp0_stage3_iter52 : BOOLEAN;
    signal ap_block_state270_pp0_stage3_iter53 : BOOLEAN;
    signal ap_block_state275_pp0_stage3_iter54 : BOOLEAN;
    signal ap_block_state280_pp0_stage3_iter55 : BOOLEAN;
    signal ap_block_state285_pp0_stage3_iter56 : BOOLEAN;
    signal ap_block_state290_pp0_stage3_iter57 : BOOLEAN;
    signal ap_block_state295_pp0_stage3_iter58 : BOOLEAN;
    signal ap_block_state300_pp0_stage3_iter59 : BOOLEAN;
    signal ap_block_state305_pp0_stage3_iter60 : BOOLEAN;
    signal ap_block_state310_pp0_stage3_iter61 : BOOLEAN;
    signal ap_block_state315_pp0_stage3_iter62 : BOOLEAN;
    signal ap_block_state320_pp0_stage3_iter63 : BOOLEAN;
    signal ap_block_state325_pp0_stage3_iter64 : BOOLEAN;
    signal ap_block_state330_pp0_stage3_iter65 : BOOLEAN;
    signal ap_block_state335_pp0_stage3_iter66 : BOOLEAN;
    signal ap_block_state335_io : BOOLEAN;
    signal ap_block_state340_pp0_stage3_iter67 : BOOLEAN;
    signal ap_block_state340_io : BOOLEAN;
    signal ap_block_state345_pp0_stage3_iter68 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal tmp_8_fu_397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state16_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state26_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state31_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_state36_pp0_stage4_iter6 : BOOLEAN;
    signal ap_block_state41_pp0_stage4_iter7 : BOOLEAN;
    signal ap_block_state46_pp0_stage4_iter8 : BOOLEAN;
    signal ap_block_state51_pp0_stage4_iter9 : BOOLEAN;
    signal ap_block_state56_pp0_stage4_iter10 : BOOLEAN;
    signal ap_block_state61_pp0_stage4_iter11 : BOOLEAN;
    signal ap_block_state66_pp0_stage4_iter12 : BOOLEAN;
    signal ap_block_state71_pp0_stage4_iter13 : BOOLEAN;
    signal ap_block_state76_pp0_stage4_iter14 : BOOLEAN;
    signal ap_block_state81_pp0_stage4_iter15 : BOOLEAN;
    signal ap_block_state86_pp0_stage4_iter16 : BOOLEAN;
    signal ap_block_state91_pp0_stage4_iter17 : BOOLEAN;
    signal ap_block_state96_pp0_stage4_iter18 : BOOLEAN;
    signal ap_block_state101_pp0_stage4_iter19 : BOOLEAN;
    signal ap_block_state106_pp0_stage4_iter20 : BOOLEAN;
    signal ap_block_state111_pp0_stage4_iter21 : BOOLEAN;
    signal ap_block_state116_pp0_stage4_iter22 : BOOLEAN;
    signal ap_block_state121_pp0_stage4_iter23 : BOOLEAN;
    signal ap_block_state126_pp0_stage4_iter24 : BOOLEAN;
    signal ap_block_state131_pp0_stage4_iter25 : BOOLEAN;
    signal ap_block_state136_pp0_stage4_iter26 : BOOLEAN;
    signal ap_block_state141_pp0_stage4_iter27 : BOOLEAN;
    signal ap_block_state146_pp0_stage4_iter28 : BOOLEAN;
    signal ap_block_state151_pp0_stage4_iter29 : BOOLEAN;
    signal ap_block_state156_pp0_stage4_iter30 : BOOLEAN;
    signal ap_block_state161_pp0_stage4_iter31 : BOOLEAN;
    signal ap_block_state166_pp0_stage4_iter32 : BOOLEAN;
    signal ap_block_state171_pp0_stage4_iter33 : BOOLEAN;
    signal ap_block_state176_pp0_stage4_iter34 : BOOLEAN;
    signal ap_block_state181_pp0_stage4_iter35 : BOOLEAN;
    signal ap_block_state186_pp0_stage4_iter36 : BOOLEAN;
    signal ap_block_state191_pp0_stage4_iter37 : BOOLEAN;
    signal ap_block_state196_pp0_stage4_iter38 : BOOLEAN;
    signal ap_block_state201_pp0_stage4_iter39 : BOOLEAN;
    signal ap_block_state206_pp0_stage4_iter40 : BOOLEAN;
    signal ap_block_state211_pp0_stage4_iter41 : BOOLEAN;
    signal ap_block_state216_pp0_stage4_iter42 : BOOLEAN;
    signal ap_block_state221_pp0_stage4_iter43 : BOOLEAN;
    signal ap_block_state226_pp0_stage4_iter44 : BOOLEAN;
    signal ap_block_state231_pp0_stage4_iter45 : BOOLEAN;
    signal ap_block_state236_pp0_stage4_iter46 : BOOLEAN;
    signal ap_block_state241_pp0_stage4_iter47 : BOOLEAN;
    signal ap_block_state246_pp0_stage4_iter48 : BOOLEAN;
    signal ap_block_state251_pp0_stage4_iter49 : BOOLEAN;
    signal ap_block_state256_pp0_stage4_iter50 : BOOLEAN;
    signal ap_block_state261_pp0_stage4_iter51 : BOOLEAN;
    signal ap_block_state266_pp0_stage4_iter52 : BOOLEAN;
    signal ap_block_state271_pp0_stage4_iter53 : BOOLEAN;
    signal ap_block_state276_pp0_stage4_iter54 : BOOLEAN;
    signal ap_block_state281_pp0_stage4_iter55 : BOOLEAN;
    signal ap_block_state286_pp0_stage4_iter56 : BOOLEAN;
    signal ap_block_state291_pp0_stage4_iter57 : BOOLEAN;
    signal ap_block_state296_pp0_stage4_iter58 : BOOLEAN;
    signal ap_block_state301_pp0_stage4_iter59 : BOOLEAN;
    signal ap_block_state306_pp0_stage4_iter60 : BOOLEAN;
    signal ap_block_state311_pp0_stage4_iter61 : BOOLEAN;
    signal ap_block_state316_pp0_stage4_iter62 : BOOLEAN;
    signal ap_block_state321_pp0_stage4_iter63 : BOOLEAN;
    signal ap_block_state326_pp0_stage4_iter64 : BOOLEAN;
    signal ap_block_state331_pp0_stage4_iter65 : BOOLEAN;
    signal ap_block_state336_pp0_stage4_iter66 : BOOLEAN;
    signal ap_block_state336_io : BOOLEAN;
    signal ap_block_state341_pp0_stage4_iter67 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_reg_pp0_iter17_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter28_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter29_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter30_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter31_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter32_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter33_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter34_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter35_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter36_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter37_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter38_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter39_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter40_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter41_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter42_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter43_tmp_8_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_fu_408_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_1_reg_1119 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_fu_416_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_reg_1126 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_reg_1132 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal tmp_15_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter18_tmp_15_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter19_tmp_15_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter20_tmp_15_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_tmp_15_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_1_v_fu_469_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_1_v_fu_477_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_1_reg_1154 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal grp_fu_221_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_1_1_reg_1160 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal grp_fu_225_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_1_reg_1167 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter21_Y_1_1_reg_1167 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter22_Y_1_1_reg_1167 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter23_Y_1_1_reg_1167 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter24_Y_1_1_reg_1167 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter25_Y_1_1_reg_1167 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_reg_1174 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter21_tmp_21_reg_1179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter22_tmp_21_reg_1179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter23_tmp_21_reg_1179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_tmp_21_reg_1179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_tmp_21_reg_1179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_tmp_21_reg_1179 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_tmp_21_reg_1179 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_2_v_fu_530_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_1_fu_538_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_1_reg_1191 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_2_reg_1197 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal current_1_2_reg_1202 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1209 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter24_tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter25_tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter26_tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter27_tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter28_tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter29_tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter30_tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter31_tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter32_tmp_27_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_3_v_fu_590_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_254_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_4_reg_1226 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal X_1_2_fu_598_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_2_reg_1232 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter26_X_1_2_reg_1232 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter27_X_1_2_reg_1232 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter28_X_1_2_reg_1232 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter29_X_1_2_reg_1232 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter30_X_1_2_reg_1232 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_1_3_reg_1238 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal tmp_32_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter28_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter29_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter30_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter31_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter32_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter33_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter34_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter35_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter36_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter37_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter38_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter39_tmp_33_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_4_v_fu_650_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_2_fu_658_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_2_reg_1262 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_5_reg_1269 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal current_1_4_reg_1275 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal tmp_38_reg_1282 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal tmp_39_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter31_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter32_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter33_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter34_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter35_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter36_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter37_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter38_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter39_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter40_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter41_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter42_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter43_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter44_tmp_39_reg_1287 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_5_v_fu_710_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_3_reg_1299 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal Y_1_3_fu_718_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_3_reg_1304 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter32_Y_1_3_reg_1304 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter33_Y_1_3_reg_1304 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter34_Y_1_3_reg_1304 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter35_Y_1_3_reg_1304 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter36_Y_1_3_reg_1304 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_1_5_reg_1311 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal tmp_44_reg_1318 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal tmp_45_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter34_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter35_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter36_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter37_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter38_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter39_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter40_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter41_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter42_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter43_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter44_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter45_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter46_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter47_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter48_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter49_tmp_45_reg_1323 : STD_LOGIC_VECTOR (0 downto 0);
    signal X_1_3_fu_770_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_3_reg_1330 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_1_6_v_fu_777_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_4_reg_1341 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal grp_fu_235_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_1_6_reg_1346 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal tmp_50_reg_1353 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_6_reg_1358 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_51_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter37_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter38_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter39_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter40_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter41_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter42_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter43_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter44_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter45_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter46_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter47_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter48_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter49_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter50_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter51_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter52_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter53_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter54_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter55_tmp_51_reg_1364 : STD_LOGIC_VECTOR (0 downto 0);
    signal X_1_4_fu_830_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_4_reg_1371 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter37_X_1_4_reg_1371 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter38_X_1_4_reg_1371 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter39_X_1_4_reg_1371 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter40_X_1_4_reg_1371 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter41_X_1_4_reg_1371 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_1_7_v_fu_837_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_4_fu_845_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_4_reg_1382 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_1_7_reg_1389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter40_current_1_7_reg_1389 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_7_reg_1396 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_56_reg_1402 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter41_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter42_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter43_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter44_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter45_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter46_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter47_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter48_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter49_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter50_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter51_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter52_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter53_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter54_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter55_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter56_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter57_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter58_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter59_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter60_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter61_tmp_57_reg_1407 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_8_v_fu_897_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_5_reg_1418 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal Y_1_5_fu_905_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_5_reg_1423 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter43_Y_1_5_reg_1423 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter44_Y_1_5_reg_1423 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter45_Y_1_5_reg_1423 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter46_Y_1_5_reg_1423 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter47_Y_1_5_reg_1423 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_231_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal current_1_8_reg_1430 : STD_LOGIC_VECTOR (63 downto 0);
    signal notlhs9_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs9_reg_1436 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs9_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs9_reg_1441 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_1446 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal tmp_63_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter45_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter46_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter47_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter48_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter49_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter50_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter51_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter52_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter53_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter54_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter55_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter56_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter57_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter58_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter59_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter60_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter61_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter62_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter63_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter64_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter65_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter66_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter67_tmp_63_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal X_1_5_fu_955_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_5_reg_1457 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_264_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_6_reg_1463 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal tmp_6_8_reg_1468 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal X_1_6_fu_962_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_6_reg_1474 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter49_X_1_6_reg_1474 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter50_X_1_6_reg_1474 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter51_X_1_6_reg_1474 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter52_X_1_6_reg_1474 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter53_X_1_6_reg_1474 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_6_fu_969_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_6_reg_1480 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_9_reg_1487 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal grp_fu_270_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_7_reg_1493 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal Y_1_7_fu_976_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_7_reg_1498 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter54_Y_1_7_reg_1498 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter55_Y_1_7_reg_1498 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter56_Y_1_7_reg_1498 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter57_Y_1_7_reg_1498 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter58_Y_1_7_reg_1498 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_7_fu_983_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_7_reg_1505 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_8_reg_1511 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal tmp_8_10_reg_1516 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter59 : STD_LOGIC := '0';
    signal grp_fu_296_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_8_reg_1522 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter60_X_1_8_reg_1522 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter61_X_1_8_reg_1522 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter62_X_1_8_reg_1522 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter63_X_1_8_reg_1522 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter64_X_1_8_reg_1522 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_8_reg_1529 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter61 : STD_LOGIC := '0';
    signal tmp_9_11_reg_1536 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter62 : STD_LOGIC := '0';
    signal tmp_9_9_reg_1542 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter64 : STD_LOGIC := '0';
    signal Y_1_9_fu_990_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal Y_1_9_reg_1548 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter65_Y_1_9_reg_1548 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter66_Y_1_9_reg_1548 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_cast_fu_997_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_3_cast_reg_1553 : STD_LOGIC_VECTOR (61 downto 0);
    signal theta2_sum_fu_1000_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal theta2_sum_reg_1559 : STD_LOGIC_VECTOR (61 downto 0);
    signal s4_sum_fu_1015_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal s4_sum_reg_1570 : STD_LOGIC_VECTOR (61 downto 0);
    signal c6_sum_fu_1019_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal c6_sum_reg_1575 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_243_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal T_9_reg_1586 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_9_fu_1033_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal X_1_9_reg_1591 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter65 : STD_LOGIC := '0';
    signal i1_phi_fu_214_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal theta2_sum_cast_fu_1005_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal s4_sum_cast_fu_1023_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c6_sum_cast_fu_1039_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_gmem_AWREADY : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_reg_ioackin_gmem_WREADY : STD_LOGIC := '0';
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal grp_fu_221_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_221_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_225_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_225_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_231_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_235_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_235_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_239_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_243_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_247_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_247_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_254_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_264_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_264_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_270_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_284_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_289_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_289_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_293_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_296_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_239_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_303_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_4_fu_317_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_5_fu_331_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal radian_to_int_fu_368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_371_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_381_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs_fu_391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_to_int_fu_424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_427_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_11_fu_437_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs2_fu_447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs2_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_1_to_int_fu_485_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_488_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_17_fu_498_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs4_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs4_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_2_to_int_fu_545_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_548_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_fu_558_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs6_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs6_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_3_to_int_fu_605_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_fu_608_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_29_fu_618_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs8_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs8_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_4_to_int_fu_665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_34_fu_668_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_35_fu_678_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs1_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs1_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_5_to_int_fu_725_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_40_fu_728_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_41_fu_738_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs3_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs3_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_6_to_int_fu_785_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_46_fu_788_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_47_fu_798_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs5_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs5_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_7_to_int_fu_852_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_52_fu_855_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_53_fu_865_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal notrhs7_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs7_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal current_1_8_to_int_fu_912_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_58_fu_915_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_59_fu_925_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_60_fu_941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_221_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal grp_fu_221_ce : STD_LOGIC;
    signal grp_fu_225_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_225_ce : STD_LOGIC;
    signal grp_fu_231_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_231_ce : STD_LOGIC;
    signal grp_fu_235_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_235_ce : STD_LOGIC;
    signal grp_fu_239_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_239_ce : STD_LOGIC;
    signal grp_fu_243_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_243_ce : STD_LOGIC;
    signal grp_fu_247_ce : STD_LOGIC;
    signal grp_fu_254_ce : STD_LOGIC;
    signal grp_fu_264_ce : STD_LOGIC;
    signal grp_fu_270_ce : STD_LOGIC;
    signal grp_fu_279_ce : STD_LOGIC;
    signal grp_fu_284_ce : STD_LOGIC;
    signal grp_fu_289_ce : STD_LOGIC;
    signal grp_fu_293_ce : STD_LOGIC;
    signal ap_CS_fsm_state346 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state346 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1761 : BOOLEAN;
    signal ap_condition_1791 : BOOLEAN;
    signal ap_condition_1817 : BOOLEAN;
    signal ap_condition_1779 : BOOLEAN;
    signal ap_condition_1806 : BOOLEAN;
    signal ap_condition_1829 : BOOLEAN;

    component cordic_dadddsub_64ns_64ns_64_13_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component cordic_dmul_64ns_64ns_64_15_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component cordic_ddiv_64ns_64ns_64_59 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component cordic_dcmp_64ns_64ns_1_2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component cordic_sitodp_32ns_64_8 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component cordic_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        theta : OUT STD_LOGIC_VECTOR (63 downto 0);
        s : OUT STD_LOGIC_VECTOR (63 downto 0);
        c : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component cordic_gmem_m_axi IS
    generic (
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    cordic_control_s_axi_U : component cordic_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        theta => theta,
        s => s,
        c => c);

    cordic_gmem_m_axi_U : component cordic_gmem_m_axi
    generic map (
        USER_DW => 64,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem_RDATA,
        I_RID => gmem_RID,
        I_RUSER => gmem_RUSER,
        I_RRESP => gmem_RRESP,
        I_RLAST => gmem_RLAST,
        I_AWVALID => gmem_AWVALID,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => gmem_AWADDR,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_1,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => gmem_WVALID,
        I_WREADY => gmem_WREADY,
        I_WDATA => gmem_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv8_FF,
        I_BVALID => gmem_BVALID,
        I_BREADY => gmem_BREADY,
        I_BRESP => gmem_BRESP,
        I_BID => gmem_BID,
        I_BUSER => gmem_BUSER);

    cordic_dadddsub_64ns_64ns_64_13_full_dsp_U1 : component cordic_dadddsub_64ns_64ns_64_13_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_221_p0,
        din1 => grp_fu_221_p1,
        opcode => grp_fu_221_opcode,
        ce => grp_fu_221_ce,
        dout => grp_fu_221_p2);

    cordic_dadddsub_64ns_64ns_64_13_full_dsp_U2 : component cordic_dadddsub_64ns_64ns_64_13_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_225_p0,
        din1 => grp_fu_225_p1,
        opcode => grp_fu_225_opcode,
        ce => grp_fu_225_ce,
        dout => grp_fu_225_p2);

    cordic_dadddsub_64ns_64ns_64_13_full_dsp_U3 : component cordic_dadddsub_64ns_64ns_64_13_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_231_p0,
        din1 => grp_fu_231_p1,
        opcode => grp_fu_231_opcode,
        ce => grp_fu_231_ce,
        dout => grp_fu_231_p2);

    cordic_dadddsub_64ns_64ns_64_13_full_dsp_U4 : component cordic_dadddsub_64ns_64ns_64_13_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_235_p0,
        din1 => grp_fu_235_p1,
        opcode => grp_fu_235_opcode,
        ce => grp_fu_235_ce,
        dout => grp_fu_235_p2);

    cordic_dadddsub_64ns_64ns_64_13_full_dsp_U5 : component cordic_dadddsub_64ns_64ns_64_13_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_239_p0,
        din1 => grp_fu_239_p1,
        opcode => grp_fu_239_opcode,
        ce => grp_fu_239_ce,
        dout => grp_fu_239_p2);

    cordic_dadddsub_64ns_64ns_64_13_full_dsp_U6 : component cordic_dadddsub_64ns_64ns_64_13_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_243_p0,
        din1 => grp_fu_243_p1,
        opcode => grp_fu_243_opcode,
        ce => grp_fu_243_ce,
        dout => grp_fu_243_p2);

    cordic_dmul_64ns_64ns_64_15_max_dsp_U7 : component cordic_dmul_64ns_64ns_64_15_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_247_p0,
        din1 => grp_fu_247_p1,
        ce => grp_fu_247_ce,
        dout => grp_fu_247_p2);

    cordic_dmul_64ns_64ns_64_15_max_dsp_U8 : component cordic_dmul_64ns_64ns_64_15_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_254_p0,
        din1 => grp_fu_254_p1,
        ce => grp_fu_254_ce,
        dout => grp_fu_254_p2);

    cordic_dmul_64ns_64ns_64_15_max_dsp_U9 : component cordic_dmul_64ns_64ns_64_15_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_264_p0,
        din1 => grp_fu_264_p1,
        ce => grp_fu_264_ce,
        dout => grp_fu_264_p2);

    cordic_dmul_64ns_64ns_64_15_max_dsp_U10 : component cordic_dmul_64ns_64ns_64_15_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_270_p0,
        din1 => grp_fu_270_p1,
        ce => grp_fu_270_ce,
        dout => grp_fu_270_p2);

    cordic_ddiv_64ns_64ns_64_59_U11 : component cordic_ddiv_64ns_64ns_64_59
    generic map (
        ID => 1,
        NUM_STAGE => 59,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp_1_reg_1088,
        din1 => ap_const_lv64_4066800000000000,
        ce => grp_fu_279_ce,
        dout => grp_fu_279_p2);

    cordic_dcmp_64ns_64ns_1_2_U12 : component cordic_dcmp_64ns_64ns_1_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_284_p0,
        din1 => grp_fu_284_p1,
        ce => grp_fu_284_ce,
        opcode => ap_const_lv5_2,
        dout => grp_fu_284_p2);

    cordic_dcmp_64ns_64ns_1_2_U13 : component cordic_dcmp_64ns_64ns_1_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_289_p0,
        din1 => grp_fu_289_p1,
        ce => grp_fu_289_ce,
        opcode => ap_const_lv5_2,
        dout => grp_fu_289_p2);

    cordic_sitodp_32ns_64_8_U14 : component cordic_sitodp_32ns_64_8
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_293_p0,
        ce => grp_fu_293_ce,
        dout => grp_fu_293_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter59 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter60 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter61 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter62 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter63 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter64 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter66 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter67 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter68 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_subdone = ap_const_boolean_0)))) then 
                    ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter68 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_subdone = ap_const_boolean_0))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_gmem_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_gmem_AWREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)) or ((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)))) then 
                    ap_reg_ioackin_gmem_AWREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = gmem_AWREADY) and (ap_block_pp0_stage3_01001 = ap_const_boolean_0)) or ((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = gmem_AWREADY) and (ap_block_pp0_stage0_01001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = gmem_AWREADY) and (ap_block_pp0_stage2_01001 = ap_const_boolean_0)))) then 
                    ap_reg_ioackin_gmem_AWREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_gmem_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_gmem_WREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
                    ap_reg_ioackin_gmem_WREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = gmem_WREADY) and (ap_block_pp0_stage4_01001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = gmem_WREADY) and (ap_block_pp0_stage1_01001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_block_pp0_stage3_01001 = ap_const_boolean_0) and (ap_const_logic_1 = gmem_WREADY)))) then 
                    ap_reg_ioackin_gmem_WREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_rst_n_inv_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
                        ap_rst_n_inv <= not(ap_rst_n);
        end if;
    end process;

    i1_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond1_reg_1064 = ap_const_lv1_0))) then 
                i1_reg_210 <= i_reg_1078;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i1_reg_210 <= ap_const_lv7_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_reg_pp0_iter66_tmp_63_reg_1451 = ap_const_lv1_1))) then
                T_9_reg_1586 <= grp_fu_243_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter22_exitcond1_reg_1064))) then
                X_1_1_reg_1191 <= X_1_1_fu_538_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter25_exitcond1_reg_1064))) then
                X_1_2_reg_1232 <= X_1_2_fu_598_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter33_exitcond1_reg_1064))) then
                X_1_3_reg_1330 <= X_1_3_fu_770_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064))) then
                X_1_4_reg_1371 <= X_1_4_fu_830_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter44_exitcond1_reg_1064))) then
                X_1_5_reg_1457 <= X_1_5_fu_955_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter47_exitcond1_reg_1064))) then
                X_1_6_reg_1474 <= X_1_6_fu_962_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter55_exitcond1_reg_1064))) then
                X_1_7_reg_1505 <= X_1_7_fu_983_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59) and (ap_const_lv1_0 = ap_reg_pp0_iter59_exitcond1_reg_1064))) then
                X_1_8_reg_1522 <= grp_fu_296_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0))) then
                X_1_9_reg_1591 <= X_1_9_fu_1033_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter19_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20))) then
                Y_1_1_reg_1167 <= grp_fu_225_p2;
                current_1_1_reg_1160 <= grp_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter27_exitcond1_reg_1064))) then
                Y_1_2_reg_1262 <= Y_1_2_fu_658_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter31_exitcond1_reg_1064))) then
                Y_1_3_reg_1304 <= Y_1_3_fu_718_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter39_exitcond1_reg_1064))) then
                Y_1_4_reg_1382 <= Y_1_4_fu_845_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter42_exitcond1_reg_1064))) then
                Y_1_5_reg_1423 <= Y_1_5_fu_905_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter50_exitcond1_reg_1064))) then
                Y_1_6_reg_1480 <= Y_1_6_fu_969_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter53_exitcond1_reg_1064))) then
                Y_1_7_reg_1498 <= Y_1_7_fu_976_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter61) and (ap_const_lv1_0 = ap_reg_pp0_iter61_exitcond1_reg_1064))) then
                Y_1_8_reg_1529 <= grp_fu_296_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter64_exitcond1_reg_1064))) then
                Y_1_9_reg_1548 <= Y_1_9_fu_990_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = ap_reg_pp0_iter16_exitcond1_reg_1064) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0))) then
                    Y_1_reg_1126(63) <= Y_1_fu_416_p3(63);
                    current_1_reg_1119(63) <= current_1_fu_408_p3(63);
                tmp_8_reg_1106 <= tmp_8_fu_397_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter10_exitcond1_reg_1064 <= ap_reg_pp0_iter9_exitcond1_reg_1064;
                ap_reg_pp0_iter10_tmp_2_reg_1073 <= ap_reg_pp0_iter9_tmp_2_reg_1073;
                ap_reg_pp0_iter11_exitcond1_reg_1064 <= ap_reg_pp0_iter10_exitcond1_reg_1064;
                ap_reg_pp0_iter11_tmp_2_reg_1073 <= ap_reg_pp0_iter10_tmp_2_reg_1073;
                ap_reg_pp0_iter12_exitcond1_reg_1064 <= ap_reg_pp0_iter11_exitcond1_reg_1064;
                ap_reg_pp0_iter12_tmp_2_reg_1073 <= ap_reg_pp0_iter11_tmp_2_reg_1073;
                ap_reg_pp0_iter13_exitcond1_reg_1064 <= ap_reg_pp0_iter12_exitcond1_reg_1064;
                ap_reg_pp0_iter13_tmp_2_reg_1073 <= ap_reg_pp0_iter12_tmp_2_reg_1073;
                ap_reg_pp0_iter14_exitcond1_reg_1064 <= ap_reg_pp0_iter13_exitcond1_reg_1064;
                ap_reg_pp0_iter14_tmp_2_reg_1073 <= ap_reg_pp0_iter13_tmp_2_reg_1073;
                ap_reg_pp0_iter15_exitcond1_reg_1064 <= ap_reg_pp0_iter14_exitcond1_reg_1064;
                ap_reg_pp0_iter15_tmp_2_reg_1073 <= ap_reg_pp0_iter14_tmp_2_reg_1073;
                ap_reg_pp0_iter16_exitcond1_reg_1064 <= ap_reg_pp0_iter15_exitcond1_reg_1064;
                ap_reg_pp0_iter16_tmp_2_reg_1073 <= ap_reg_pp0_iter15_tmp_2_reg_1073;
                ap_reg_pp0_iter17_exitcond1_reg_1064 <= ap_reg_pp0_iter16_exitcond1_reg_1064;
                ap_reg_pp0_iter17_tmp_2_reg_1073 <= ap_reg_pp0_iter16_tmp_2_reg_1073;
                ap_reg_pp0_iter18_exitcond1_reg_1064 <= ap_reg_pp0_iter17_exitcond1_reg_1064;
                ap_reg_pp0_iter18_tmp_2_reg_1073 <= ap_reg_pp0_iter17_tmp_2_reg_1073;
                ap_reg_pp0_iter19_exitcond1_reg_1064 <= ap_reg_pp0_iter18_exitcond1_reg_1064;
                ap_reg_pp0_iter19_tmp_2_reg_1073 <= ap_reg_pp0_iter18_tmp_2_reg_1073;
                ap_reg_pp0_iter1_exitcond1_reg_1064 <= exitcond1_reg_1064;
                ap_reg_pp0_iter1_tmp_2_reg_1073 <= tmp_2_reg_1073;
                ap_reg_pp0_iter20_exitcond1_reg_1064 <= ap_reg_pp0_iter19_exitcond1_reg_1064;
                ap_reg_pp0_iter20_tmp_2_reg_1073 <= ap_reg_pp0_iter19_tmp_2_reg_1073;
                ap_reg_pp0_iter21_Y_1_1_reg_1167 <= Y_1_1_reg_1167;
                ap_reg_pp0_iter21_exitcond1_reg_1064 <= ap_reg_pp0_iter20_exitcond1_reg_1064;
                ap_reg_pp0_iter21_tmp_2_reg_1073 <= ap_reg_pp0_iter20_tmp_2_reg_1073;
                ap_reg_pp0_iter22_Y_1_1_reg_1167 <= ap_reg_pp0_iter21_Y_1_1_reg_1167;
                ap_reg_pp0_iter22_exitcond1_reg_1064 <= ap_reg_pp0_iter21_exitcond1_reg_1064;
                ap_reg_pp0_iter22_tmp_2_reg_1073 <= ap_reg_pp0_iter21_tmp_2_reg_1073;
                ap_reg_pp0_iter23_Y_1_1_reg_1167 <= ap_reg_pp0_iter22_Y_1_1_reg_1167;
                ap_reg_pp0_iter23_exitcond1_reg_1064 <= ap_reg_pp0_iter22_exitcond1_reg_1064;
                ap_reg_pp0_iter23_tmp_2_reg_1073 <= ap_reg_pp0_iter22_tmp_2_reg_1073;
                ap_reg_pp0_iter24_Y_1_1_reg_1167 <= ap_reg_pp0_iter23_Y_1_1_reg_1167;
                ap_reg_pp0_iter24_exitcond1_reg_1064 <= ap_reg_pp0_iter23_exitcond1_reg_1064;
                ap_reg_pp0_iter24_tmp_2_reg_1073 <= ap_reg_pp0_iter23_tmp_2_reg_1073;
                ap_reg_pp0_iter25_Y_1_1_reg_1167 <= ap_reg_pp0_iter24_Y_1_1_reg_1167;
                ap_reg_pp0_iter25_exitcond1_reg_1064 <= ap_reg_pp0_iter24_exitcond1_reg_1064;
                ap_reg_pp0_iter25_tmp_2_reg_1073 <= ap_reg_pp0_iter24_tmp_2_reg_1073;
                ap_reg_pp0_iter26_exitcond1_reg_1064 <= ap_reg_pp0_iter25_exitcond1_reg_1064;
                ap_reg_pp0_iter26_tmp_2_reg_1073 <= ap_reg_pp0_iter25_tmp_2_reg_1073;
                ap_reg_pp0_iter27_exitcond1_reg_1064 <= ap_reg_pp0_iter26_exitcond1_reg_1064;
                ap_reg_pp0_iter27_tmp_2_reg_1073 <= ap_reg_pp0_iter26_tmp_2_reg_1073;
                ap_reg_pp0_iter28_exitcond1_reg_1064 <= ap_reg_pp0_iter27_exitcond1_reg_1064;
                ap_reg_pp0_iter28_tmp_2_reg_1073 <= ap_reg_pp0_iter27_tmp_2_reg_1073;
                ap_reg_pp0_iter28_tmp_33_reg_1250 <= tmp_33_reg_1250;
                ap_reg_pp0_iter29_exitcond1_reg_1064 <= ap_reg_pp0_iter28_exitcond1_reg_1064;
                ap_reg_pp0_iter29_tmp_2_reg_1073 <= ap_reg_pp0_iter28_tmp_2_reg_1073;
                ap_reg_pp0_iter29_tmp_33_reg_1250 <= ap_reg_pp0_iter28_tmp_33_reg_1250;
                ap_reg_pp0_iter2_exitcond1_reg_1064 <= ap_reg_pp0_iter1_exitcond1_reg_1064;
                ap_reg_pp0_iter2_tmp_2_reg_1073 <= ap_reg_pp0_iter1_tmp_2_reg_1073;
                ap_reg_pp0_iter30_exitcond1_reg_1064 <= ap_reg_pp0_iter29_exitcond1_reg_1064;
                ap_reg_pp0_iter30_tmp_2_reg_1073 <= ap_reg_pp0_iter29_tmp_2_reg_1073;
                ap_reg_pp0_iter30_tmp_33_reg_1250 <= ap_reg_pp0_iter29_tmp_33_reg_1250;
                ap_reg_pp0_iter31_exitcond1_reg_1064 <= ap_reg_pp0_iter30_exitcond1_reg_1064;
                ap_reg_pp0_iter31_tmp_2_reg_1073 <= ap_reg_pp0_iter30_tmp_2_reg_1073;
                ap_reg_pp0_iter31_tmp_33_reg_1250 <= ap_reg_pp0_iter30_tmp_33_reg_1250;
                ap_reg_pp0_iter32_exitcond1_reg_1064 <= ap_reg_pp0_iter31_exitcond1_reg_1064;
                ap_reg_pp0_iter32_tmp_2_reg_1073 <= ap_reg_pp0_iter31_tmp_2_reg_1073;
                ap_reg_pp0_iter32_tmp_33_reg_1250 <= ap_reg_pp0_iter31_tmp_33_reg_1250;
                ap_reg_pp0_iter33_exitcond1_reg_1064 <= ap_reg_pp0_iter32_exitcond1_reg_1064;
                ap_reg_pp0_iter33_tmp_2_reg_1073 <= ap_reg_pp0_iter32_tmp_2_reg_1073;
                ap_reg_pp0_iter33_tmp_33_reg_1250 <= ap_reg_pp0_iter32_tmp_33_reg_1250;
                ap_reg_pp0_iter34_exitcond1_reg_1064 <= ap_reg_pp0_iter33_exitcond1_reg_1064;
                ap_reg_pp0_iter34_tmp_2_reg_1073 <= ap_reg_pp0_iter33_tmp_2_reg_1073;
                ap_reg_pp0_iter34_tmp_33_reg_1250 <= ap_reg_pp0_iter33_tmp_33_reg_1250;
                ap_reg_pp0_iter35_exitcond1_reg_1064 <= ap_reg_pp0_iter34_exitcond1_reg_1064;
                ap_reg_pp0_iter35_tmp_2_reg_1073 <= ap_reg_pp0_iter34_tmp_2_reg_1073;
                ap_reg_pp0_iter35_tmp_33_reg_1250 <= ap_reg_pp0_iter34_tmp_33_reg_1250;
                ap_reg_pp0_iter36_exitcond1_reg_1064 <= ap_reg_pp0_iter35_exitcond1_reg_1064;
                ap_reg_pp0_iter36_tmp_2_reg_1073 <= ap_reg_pp0_iter35_tmp_2_reg_1073;
                ap_reg_pp0_iter36_tmp_33_reg_1250 <= ap_reg_pp0_iter35_tmp_33_reg_1250;
                ap_reg_pp0_iter37_exitcond1_reg_1064 <= ap_reg_pp0_iter36_exitcond1_reg_1064;
                ap_reg_pp0_iter37_tmp_2_reg_1073 <= ap_reg_pp0_iter36_tmp_2_reg_1073;
                ap_reg_pp0_iter37_tmp_33_reg_1250 <= ap_reg_pp0_iter36_tmp_33_reg_1250;
                ap_reg_pp0_iter38_exitcond1_reg_1064 <= ap_reg_pp0_iter37_exitcond1_reg_1064;
                ap_reg_pp0_iter38_tmp_2_reg_1073 <= ap_reg_pp0_iter37_tmp_2_reg_1073;
                ap_reg_pp0_iter38_tmp_33_reg_1250 <= ap_reg_pp0_iter37_tmp_33_reg_1250;
                ap_reg_pp0_iter39_exitcond1_reg_1064 <= ap_reg_pp0_iter38_exitcond1_reg_1064;
                ap_reg_pp0_iter39_tmp_2_reg_1073 <= ap_reg_pp0_iter38_tmp_2_reg_1073;
                ap_reg_pp0_iter39_tmp_33_reg_1250 <= ap_reg_pp0_iter38_tmp_33_reg_1250;
                ap_reg_pp0_iter3_exitcond1_reg_1064 <= ap_reg_pp0_iter2_exitcond1_reg_1064;
                ap_reg_pp0_iter3_tmp_2_reg_1073 <= ap_reg_pp0_iter2_tmp_2_reg_1073;
                ap_reg_pp0_iter40_exitcond1_reg_1064 <= ap_reg_pp0_iter39_exitcond1_reg_1064;
                ap_reg_pp0_iter40_tmp_2_reg_1073 <= ap_reg_pp0_iter39_tmp_2_reg_1073;
                ap_reg_pp0_iter41_exitcond1_reg_1064 <= ap_reg_pp0_iter40_exitcond1_reg_1064;
                ap_reg_pp0_iter41_tmp_2_reg_1073 <= ap_reg_pp0_iter40_tmp_2_reg_1073;
                ap_reg_pp0_iter42_exitcond1_reg_1064 <= ap_reg_pp0_iter41_exitcond1_reg_1064;
                ap_reg_pp0_iter42_tmp_2_reg_1073 <= ap_reg_pp0_iter41_tmp_2_reg_1073;
                ap_reg_pp0_iter43_exitcond1_reg_1064 <= ap_reg_pp0_iter42_exitcond1_reg_1064;
                ap_reg_pp0_iter43_tmp_2_reg_1073 <= ap_reg_pp0_iter42_tmp_2_reg_1073;
                ap_reg_pp0_iter44_exitcond1_reg_1064 <= ap_reg_pp0_iter43_exitcond1_reg_1064;
                ap_reg_pp0_iter44_tmp_2_reg_1073 <= ap_reg_pp0_iter43_tmp_2_reg_1073;
                ap_reg_pp0_iter45_exitcond1_reg_1064 <= ap_reg_pp0_iter44_exitcond1_reg_1064;
                ap_reg_pp0_iter45_tmp_2_reg_1073 <= ap_reg_pp0_iter44_tmp_2_reg_1073;
                ap_reg_pp0_iter46_exitcond1_reg_1064 <= ap_reg_pp0_iter45_exitcond1_reg_1064;
                ap_reg_pp0_iter46_tmp_2_reg_1073 <= ap_reg_pp0_iter45_tmp_2_reg_1073;
                ap_reg_pp0_iter47_exitcond1_reg_1064 <= ap_reg_pp0_iter46_exitcond1_reg_1064;
                ap_reg_pp0_iter47_tmp_2_reg_1073 <= ap_reg_pp0_iter46_tmp_2_reg_1073;
                ap_reg_pp0_iter48_exitcond1_reg_1064 <= ap_reg_pp0_iter47_exitcond1_reg_1064;
                ap_reg_pp0_iter48_tmp_2_reg_1073 <= ap_reg_pp0_iter47_tmp_2_reg_1073;
                ap_reg_pp0_iter49_X_1_6_reg_1474 <= X_1_6_reg_1474;
                ap_reg_pp0_iter49_exitcond1_reg_1064 <= ap_reg_pp0_iter48_exitcond1_reg_1064;
                ap_reg_pp0_iter49_tmp_2_reg_1073 <= ap_reg_pp0_iter48_tmp_2_reg_1073;
                ap_reg_pp0_iter4_exitcond1_reg_1064 <= ap_reg_pp0_iter3_exitcond1_reg_1064;
                ap_reg_pp0_iter4_tmp_2_reg_1073 <= ap_reg_pp0_iter3_tmp_2_reg_1073;
                ap_reg_pp0_iter50_X_1_6_reg_1474 <= ap_reg_pp0_iter49_X_1_6_reg_1474;
                ap_reg_pp0_iter50_exitcond1_reg_1064 <= ap_reg_pp0_iter49_exitcond1_reg_1064;
                ap_reg_pp0_iter50_tmp_2_reg_1073 <= ap_reg_pp0_iter49_tmp_2_reg_1073;
                ap_reg_pp0_iter51_X_1_6_reg_1474 <= ap_reg_pp0_iter50_X_1_6_reg_1474;
                ap_reg_pp0_iter51_exitcond1_reg_1064 <= ap_reg_pp0_iter50_exitcond1_reg_1064;
                ap_reg_pp0_iter51_tmp_2_reg_1073 <= ap_reg_pp0_iter50_tmp_2_reg_1073;
                ap_reg_pp0_iter52_X_1_6_reg_1474 <= ap_reg_pp0_iter51_X_1_6_reg_1474;
                ap_reg_pp0_iter52_exitcond1_reg_1064 <= ap_reg_pp0_iter51_exitcond1_reg_1064;
                ap_reg_pp0_iter52_tmp_2_reg_1073 <= ap_reg_pp0_iter51_tmp_2_reg_1073;
                ap_reg_pp0_iter53_X_1_6_reg_1474 <= ap_reg_pp0_iter52_X_1_6_reg_1474;
                ap_reg_pp0_iter53_exitcond1_reg_1064 <= ap_reg_pp0_iter52_exitcond1_reg_1064;
                ap_reg_pp0_iter53_tmp_2_reg_1073 <= ap_reg_pp0_iter52_tmp_2_reg_1073;
                ap_reg_pp0_iter54_exitcond1_reg_1064 <= ap_reg_pp0_iter53_exitcond1_reg_1064;
                ap_reg_pp0_iter54_tmp_2_reg_1073 <= ap_reg_pp0_iter53_tmp_2_reg_1073;
                ap_reg_pp0_iter55_exitcond1_reg_1064 <= ap_reg_pp0_iter54_exitcond1_reg_1064;
                ap_reg_pp0_iter55_tmp_2_reg_1073 <= ap_reg_pp0_iter54_tmp_2_reg_1073;
                ap_reg_pp0_iter56_exitcond1_reg_1064 <= ap_reg_pp0_iter55_exitcond1_reg_1064;
                ap_reg_pp0_iter56_tmp_2_reg_1073 <= ap_reg_pp0_iter55_tmp_2_reg_1073;
                ap_reg_pp0_iter57_exitcond1_reg_1064 <= ap_reg_pp0_iter56_exitcond1_reg_1064;
                ap_reg_pp0_iter57_tmp_2_reg_1073 <= ap_reg_pp0_iter56_tmp_2_reg_1073;
                ap_reg_pp0_iter58_exitcond1_reg_1064 <= ap_reg_pp0_iter57_exitcond1_reg_1064;
                ap_reg_pp0_iter58_tmp_2_reg_1073 <= ap_reg_pp0_iter57_tmp_2_reg_1073;
                ap_reg_pp0_iter59_exitcond1_reg_1064 <= ap_reg_pp0_iter58_exitcond1_reg_1064;
                ap_reg_pp0_iter59_tmp_2_reg_1073 <= ap_reg_pp0_iter58_tmp_2_reg_1073;
                ap_reg_pp0_iter5_exitcond1_reg_1064 <= ap_reg_pp0_iter4_exitcond1_reg_1064;
                ap_reg_pp0_iter5_tmp_2_reg_1073 <= ap_reg_pp0_iter4_tmp_2_reg_1073;
                ap_reg_pp0_iter60_exitcond1_reg_1064 <= ap_reg_pp0_iter59_exitcond1_reg_1064;
                ap_reg_pp0_iter60_tmp_2_reg_1073 <= ap_reg_pp0_iter59_tmp_2_reg_1073;
                ap_reg_pp0_iter61_exitcond1_reg_1064 <= ap_reg_pp0_iter60_exitcond1_reg_1064;
                ap_reg_pp0_iter61_tmp_2_reg_1073 <= ap_reg_pp0_iter60_tmp_2_reg_1073;
                ap_reg_pp0_iter62_exitcond1_reg_1064 <= ap_reg_pp0_iter61_exitcond1_reg_1064;
                ap_reg_pp0_iter62_tmp_2_reg_1073 <= ap_reg_pp0_iter61_tmp_2_reg_1073;
                ap_reg_pp0_iter63_exitcond1_reg_1064 <= ap_reg_pp0_iter62_exitcond1_reg_1064;
                ap_reg_pp0_iter63_tmp_2_reg_1073 <= ap_reg_pp0_iter62_tmp_2_reg_1073;
                ap_reg_pp0_iter64_exitcond1_reg_1064 <= ap_reg_pp0_iter63_exitcond1_reg_1064;
                ap_reg_pp0_iter64_tmp_2_reg_1073 <= ap_reg_pp0_iter63_tmp_2_reg_1073;
                ap_reg_pp0_iter65_exitcond1_reg_1064 <= ap_reg_pp0_iter64_exitcond1_reg_1064;
                ap_reg_pp0_iter65_tmp_2_reg_1073 <= ap_reg_pp0_iter64_tmp_2_reg_1073;
                ap_reg_pp0_iter66_exitcond1_reg_1064 <= ap_reg_pp0_iter65_exitcond1_reg_1064;
                ap_reg_pp0_iter66_tmp_2_reg_1073 <= ap_reg_pp0_iter65_tmp_2_reg_1073;
                ap_reg_pp0_iter67_exitcond1_reg_1064 <= ap_reg_pp0_iter66_exitcond1_reg_1064;
                ap_reg_pp0_iter68_exitcond1_reg_1064 <= ap_reg_pp0_iter67_exitcond1_reg_1064;
                ap_reg_pp0_iter6_exitcond1_reg_1064 <= ap_reg_pp0_iter5_exitcond1_reg_1064;
                ap_reg_pp0_iter6_tmp_2_reg_1073 <= ap_reg_pp0_iter5_tmp_2_reg_1073;
                ap_reg_pp0_iter7_exitcond1_reg_1064 <= ap_reg_pp0_iter6_exitcond1_reg_1064;
                ap_reg_pp0_iter7_tmp_2_reg_1073 <= ap_reg_pp0_iter6_tmp_2_reg_1073;
                ap_reg_pp0_iter8_exitcond1_reg_1064 <= ap_reg_pp0_iter7_exitcond1_reg_1064;
                ap_reg_pp0_iter8_tmp_2_reg_1073 <= ap_reg_pp0_iter7_tmp_2_reg_1073;
                ap_reg_pp0_iter9_exitcond1_reg_1064 <= ap_reg_pp0_iter8_exitcond1_reg_1064;
                ap_reg_pp0_iter9_tmp_2_reg_1073 <= ap_reg_pp0_iter8_tmp_2_reg_1073;
                exitcond1_reg_1064 <= exitcond1_fu_345_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter17_radian_reg_1093 <= radian_reg_1093;
                ap_reg_pp0_iter18_radian_reg_1093 <= ap_reg_pp0_iter17_radian_reg_1093;
                ap_reg_pp0_iter19_radian_reg_1093 <= ap_reg_pp0_iter18_radian_reg_1093;
                ap_reg_pp0_iter20_radian_reg_1093 <= ap_reg_pp0_iter19_radian_reg_1093;
                ap_reg_pp0_iter21_radian_reg_1093 <= ap_reg_pp0_iter20_radian_reg_1093;
                ap_reg_pp0_iter22_radian_reg_1093 <= ap_reg_pp0_iter21_radian_reg_1093;
                ap_reg_pp0_iter23_radian_reg_1093 <= ap_reg_pp0_iter22_radian_reg_1093;
                ap_reg_pp0_iter24_radian_reg_1093 <= ap_reg_pp0_iter23_radian_reg_1093;
                ap_reg_pp0_iter25_radian_reg_1093 <= ap_reg_pp0_iter24_radian_reg_1093;
                ap_reg_pp0_iter26_radian_reg_1093 <= ap_reg_pp0_iter25_radian_reg_1093;
                ap_reg_pp0_iter27_radian_reg_1093 <= ap_reg_pp0_iter26_radian_reg_1093;
                ap_reg_pp0_iter28_radian_reg_1093 <= ap_reg_pp0_iter27_radian_reg_1093;
                ap_reg_pp0_iter29_radian_reg_1093 <= ap_reg_pp0_iter28_radian_reg_1093;
                ap_reg_pp0_iter30_radian_reg_1093 <= ap_reg_pp0_iter29_radian_reg_1093;
                ap_reg_pp0_iter31_radian_reg_1093 <= ap_reg_pp0_iter30_radian_reg_1093;
                ap_reg_pp0_iter31_tmp_39_reg_1287 <= tmp_39_reg_1287;
                ap_reg_pp0_iter32_Y_1_3_reg_1304 <= Y_1_3_reg_1304;
                ap_reg_pp0_iter32_radian_reg_1093 <= ap_reg_pp0_iter31_radian_reg_1093;
                ap_reg_pp0_iter32_tmp_39_reg_1287 <= ap_reg_pp0_iter31_tmp_39_reg_1287;
                ap_reg_pp0_iter33_Y_1_3_reg_1304 <= ap_reg_pp0_iter32_Y_1_3_reg_1304;
                ap_reg_pp0_iter33_radian_reg_1093 <= ap_reg_pp0_iter32_radian_reg_1093;
                ap_reg_pp0_iter33_tmp_39_reg_1287 <= ap_reg_pp0_iter32_tmp_39_reg_1287;
                ap_reg_pp0_iter34_Y_1_3_reg_1304 <= ap_reg_pp0_iter33_Y_1_3_reg_1304;
                ap_reg_pp0_iter34_radian_reg_1093 <= ap_reg_pp0_iter33_radian_reg_1093;
                ap_reg_pp0_iter34_tmp_39_reg_1287 <= ap_reg_pp0_iter33_tmp_39_reg_1287;
                ap_reg_pp0_iter35_Y_1_3_reg_1304 <= ap_reg_pp0_iter34_Y_1_3_reg_1304;
                ap_reg_pp0_iter35_radian_reg_1093 <= ap_reg_pp0_iter34_radian_reg_1093;
                ap_reg_pp0_iter35_tmp_39_reg_1287 <= ap_reg_pp0_iter34_tmp_39_reg_1287;
                ap_reg_pp0_iter36_Y_1_3_reg_1304 <= ap_reg_pp0_iter35_Y_1_3_reg_1304;
                ap_reg_pp0_iter36_radian_reg_1093 <= ap_reg_pp0_iter35_radian_reg_1093;
                ap_reg_pp0_iter36_tmp_39_reg_1287 <= ap_reg_pp0_iter35_tmp_39_reg_1287;
                ap_reg_pp0_iter37_radian_reg_1093 <= ap_reg_pp0_iter36_radian_reg_1093;
                ap_reg_pp0_iter37_tmp_39_reg_1287 <= ap_reg_pp0_iter36_tmp_39_reg_1287;
                ap_reg_pp0_iter38_radian_reg_1093 <= ap_reg_pp0_iter37_radian_reg_1093;
                ap_reg_pp0_iter38_tmp_39_reg_1287 <= ap_reg_pp0_iter37_tmp_39_reg_1287;
                ap_reg_pp0_iter39_radian_reg_1093 <= ap_reg_pp0_iter38_radian_reg_1093;
                ap_reg_pp0_iter39_tmp_39_reg_1287 <= ap_reg_pp0_iter38_tmp_39_reg_1287;
                ap_reg_pp0_iter40_current_1_7_reg_1389 <= current_1_7_reg_1389;
                ap_reg_pp0_iter40_radian_reg_1093 <= ap_reg_pp0_iter39_radian_reg_1093;
                ap_reg_pp0_iter40_tmp_39_reg_1287 <= ap_reg_pp0_iter39_tmp_39_reg_1287;
                ap_reg_pp0_iter41_radian_reg_1093 <= ap_reg_pp0_iter40_radian_reg_1093;
                ap_reg_pp0_iter41_tmp_39_reg_1287 <= ap_reg_pp0_iter40_tmp_39_reg_1287;
                ap_reg_pp0_iter41_tmp_57_reg_1407 <= tmp_57_reg_1407;
                ap_reg_pp0_iter42_radian_reg_1093 <= ap_reg_pp0_iter41_radian_reg_1093;
                ap_reg_pp0_iter42_tmp_39_reg_1287 <= ap_reg_pp0_iter41_tmp_39_reg_1287;
                ap_reg_pp0_iter42_tmp_57_reg_1407 <= ap_reg_pp0_iter41_tmp_57_reg_1407;
                ap_reg_pp0_iter43_radian_reg_1093 <= ap_reg_pp0_iter42_radian_reg_1093;
                ap_reg_pp0_iter43_tmp_39_reg_1287 <= ap_reg_pp0_iter42_tmp_39_reg_1287;
                ap_reg_pp0_iter43_tmp_57_reg_1407 <= ap_reg_pp0_iter42_tmp_57_reg_1407;
                ap_reg_pp0_iter44_radian_reg_1093 <= ap_reg_pp0_iter43_radian_reg_1093;
                ap_reg_pp0_iter44_tmp_39_reg_1287 <= ap_reg_pp0_iter43_tmp_39_reg_1287;
                ap_reg_pp0_iter44_tmp_57_reg_1407 <= ap_reg_pp0_iter43_tmp_57_reg_1407;
                ap_reg_pp0_iter45_radian_reg_1093 <= ap_reg_pp0_iter44_radian_reg_1093;
                ap_reg_pp0_iter45_tmp_57_reg_1407 <= ap_reg_pp0_iter44_tmp_57_reg_1407;
                ap_reg_pp0_iter45_tmp_63_reg_1451 <= tmp_63_reg_1451;
                ap_reg_pp0_iter46_radian_reg_1093 <= ap_reg_pp0_iter45_radian_reg_1093;
                ap_reg_pp0_iter46_tmp_57_reg_1407 <= ap_reg_pp0_iter45_tmp_57_reg_1407;
                ap_reg_pp0_iter46_tmp_63_reg_1451 <= ap_reg_pp0_iter45_tmp_63_reg_1451;
                ap_reg_pp0_iter47_radian_reg_1093 <= ap_reg_pp0_iter46_radian_reg_1093;
                ap_reg_pp0_iter47_tmp_57_reg_1407 <= ap_reg_pp0_iter46_tmp_57_reg_1407;
                ap_reg_pp0_iter47_tmp_63_reg_1451 <= ap_reg_pp0_iter46_tmp_63_reg_1451;
                ap_reg_pp0_iter48_radian_reg_1093 <= ap_reg_pp0_iter47_radian_reg_1093;
                ap_reg_pp0_iter48_tmp_57_reg_1407 <= ap_reg_pp0_iter47_tmp_57_reg_1407;
                ap_reg_pp0_iter48_tmp_63_reg_1451 <= ap_reg_pp0_iter47_tmp_63_reg_1451;
                ap_reg_pp0_iter49_radian_reg_1093 <= ap_reg_pp0_iter48_radian_reg_1093;
                ap_reg_pp0_iter49_tmp_57_reg_1407 <= ap_reg_pp0_iter48_tmp_57_reg_1407;
                ap_reg_pp0_iter49_tmp_63_reg_1451 <= ap_reg_pp0_iter48_tmp_63_reg_1451;
                ap_reg_pp0_iter50_radian_reg_1093 <= ap_reg_pp0_iter49_radian_reg_1093;
                ap_reg_pp0_iter50_tmp_57_reg_1407 <= ap_reg_pp0_iter49_tmp_57_reg_1407;
                ap_reg_pp0_iter50_tmp_63_reg_1451 <= ap_reg_pp0_iter49_tmp_63_reg_1451;
                ap_reg_pp0_iter51_radian_reg_1093 <= ap_reg_pp0_iter50_radian_reg_1093;
                ap_reg_pp0_iter51_tmp_57_reg_1407 <= ap_reg_pp0_iter50_tmp_57_reg_1407;
                ap_reg_pp0_iter51_tmp_63_reg_1451 <= ap_reg_pp0_iter50_tmp_63_reg_1451;
                ap_reg_pp0_iter52_radian_reg_1093 <= ap_reg_pp0_iter51_radian_reg_1093;
                ap_reg_pp0_iter52_tmp_57_reg_1407 <= ap_reg_pp0_iter51_tmp_57_reg_1407;
                ap_reg_pp0_iter52_tmp_63_reg_1451 <= ap_reg_pp0_iter51_tmp_63_reg_1451;
                ap_reg_pp0_iter53_radian_reg_1093 <= ap_reg_pp0_iter52_radian_reg_1093;
                ap_reg_pp0_iter53_tmp_57_reg_1407 <= ap_reg_pp0_iter52_tmp_57_reg_1407;
                ap_reg_pp0_iter53_tmp_63_reg_1451 <= ap_reg_pp0_iter52_tmp_63_reg_1451;
                ap_reg_pp0_iter54_radian_reg_1093 <= ap_reg_pp0_iter53_radian_reg_1093;
                ap_reg_pp0_iter54_tmp_57_reg_1407 <= ap_reg_pp0_iter53_tmp_57_reg_1407;
                ap_reg_pp0_iter54_tmp_63_reg_1451 <= ap_reg_pp0_iter53_tmp_63_reg_1451;
                ap_reg_pp0_iter55_radian_reg_1093 <= ap_reg_pp0_iter54_radian_reg_1093;
                ap_reg_pp0_iter55_tmp_57_reg_1407 <= ap_reg_pp0_iter54_tmp_57_reg_1407;
                ap_reg_pp0_iter55_tmp_63_reg_1451 <= ap_reg_pp0_iter54_tmp_63_reg_1451;
                ap_reg_pp0_iter56_radian_reg_1093 <= ap_reg_pp0_iter55_radian_reg_1093;
                ap_reg_pp0_iter56_tmp_57_reg_1407 <= ap_reg_pp0_iter55_tmp_57_reg_1407;
                ap_reg_pp0_iter56_tmp_63_reg_1451 <= ap_reg_pp0_iter55_tmp_63_reg_1451;
                ap_reg_pp0_iter57_radian_reg_1093 <= ap_reg_pp0_iter56_radian_reg_1093;
                ap_reg_pp0_iter57_tmp_57_reg_1407 <= ap_reg_pp0_iter56_tmp_57_reg_1407;
                ap_reg_pp0_iter57_tmp_63_reg_1451 <= ap_reg_pp0_iter56_tmp_63_reg_1451;
                ap_reg_pp0_iter58_radian_reg_1093 <= ap_reg_pp0_iter57_radian_reg_1093;
                ap_reg_pp0_iter58_tmp_57_reg_1407 <= ap_reg_pp0_iter57_tmp_57_reg_1407;
                ap_reg_pp0_iter58_tmp_63_reg_1451 <= ap_reg_pp0_iter57_tmp_63_reg_1451;
                ap_reg_pp0_iter59_radian_reg_1093 <= ap_reg_pp0_iter58_radian_reg_1093;
                ap_reg_pp0_iter59_tmp_57_reg_1407 <= ap_reg_pp0_iter58_tmp_57_reg_1407;
                ap_reg_pp0_iter59_tmp_63_reg_1451 <= ap_reg_pp0_iter58_tmp_63_reg_1451;
                ap_reg_pp0_iter60_X_1_8_reg_1522 <= X_1_8_reg_1522;
                ap_reg_pp0_iter60_radian_reg_1093 <= ap_reg_pp0_iter59_radian_reg_1093;
                ap_reg_pp0_iter60_tmp_57_reg_1407 <= ap_reg_pp0_iter59_tmp_57_reg_1407;
                ap_reg_pp0_iter60_tmp_63_reg_1451 <= ap_reg_pp0_iter59_tmp_63_reg_1451;
                ap_reg_pp0_iter61_X_1_8_reg_1522 <= ap_reg_pp0_iter60_X_1_8_reg_1522;
                ap_reg_pp0_iter61_radian_reg_1093 <= ap_reg_pp0_iter60_radian_reg_1093;
                ap_reg_pp0_iter61_tmp_57_reg_1407 <= ap_reg_pp0_iter60_tmp_57_reg_1407;
                ap_reg_pp0_iter61_tmp_63_reg_1451 <= ap_reg_pp0_iter60_tmp_63_reg_1451;
                ap_reg_pp0_iter62_X_1_8_reg_1522 <= ap_reg_pp0_iter61_X_1_8_reg_1522;
                ap_reg_pp0_iter62_radian_reg_1093 <= ap_reg_pp0_iter61_radian_reg_1093;
                ap_reg_pp0_iter62_tmp_63_reg_1451 <= ap_reg_pp0_iter61_tmp_63_reg_1451;
                ap_reg_pp0_iter63_X_1_8_reg_1522 <= ap_reg_pp0_iter62_X_1_8_reg_1522;
                ap_reg_pp0_iter63_radian_reg_1093 <= ap_reg_pp0_iter62_radian_reg_1093;
                ap_reg_pp0_iter63_tmp_63_reg_1451 <= ap_reg_pp0_iter62_tmp_63_reg_1451;
                ap_reg_pp0_iter64_X_1_8_reg_1522 <= ap_reg_pp0_iter63_X_1_8_reg_1522;
                ap_reg_pp0_iter64_radian_reg_1093 <= ap_reg_pp0_iter63_radian_reg_1093;
                ap_reg_pp0_iter64_tmp_63_reg_1451 <= ap_reg_pp0_iter63_tmp_63_reg_1451;
                ap_reg_pp0_iter65_radian_reg_1093 <= ap_reg_pp0_iter64_radian_reg_1093;
                ap_reg_pp0_iter65_tmp_63_reg_1451 <= ap_reg_pp0_iter64_tmp_63_reg_1451;
                ap_reg_pp0_iter66_radian_reg_1093 <= ap_reg_pp0_iter65_radian_reg_1093;
                ap_reg_pp0_iter66_tmp_63_reg_1451 <= ap_reg_pp0_iter65_tmp_63_reg_1451;
                ap_reg_pp0_iter67_tmp_63_reg_1451 <= ap_reg_pp0_iter66_tmp_63_reg_1451;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter17_tmp_8_reg_1106 <= tmp_8_reg_1106;
                ap_reg_pp0_iter18_tmp_8_reg_1106 <= ap_reg_pp0_iter17_tmp_8_reg_1106;
                ap_reg_pp0_iter19_tmp_8_reg_1106 <= ap_reg_pp0_iter18_tmp_8_reg_1106;
                ap_reg_pp0_iter20_tmp_8_reg_1106 <= ap_reg_pp0_iter19_tmp_8_reg_1106;
                ap_reg_pp0_iter21_tmp_8_reg_1106 <= ap_reg_pp0_iter20_tmp_8_reg_1106;
                ap_reg_pp0_iter22_tmp_8_reg_1106 <= ap_reg_pp0_iter21_tmp_8_reg_1106;
                ap_reg_pp0_iter23_tmp_8_reg_1106 <= ap_reg_pp0_iter22_tmp_8_reg_1106;
                ap_reg_pp0_iter24_tmp_27_reg_1214 <= tmp_27_reg_1214;
                ap_reg_pp0_iter24_tmp_8_reg_1106 <= ap_reg_pp0_iter23_tmp_8_reg_1106;
                ap_reg_pp0_iter25_tmp_27_reg_1214 <= ap_reg_pp0_iter24_tmp_27_reg_1214;
                ap_reg_pp0_iter25_tmp_8_reg_1106 <= ap_reg_pp0_iter24_tmp_8_reg_1106;
                ap_reg_pp0_iter26_tmp_27_reg_1214 <= ap_reg_pp0_iter25_tmp_27_reg_1214;
                ap_reg_pp0_iter26_tmp_8_reg_1106 <= ap_reg_pp0_iter25_tmp_8_reg_1106;
                ap_reg_pp0_iter27_tmp_27_reg_1214 <= ap_reg_pp0_iter26_tmp_27_reg_1214;
                ap_reg_pp0_iter27_tmp_8_reg_1106 <= ap_reg_pp0_iter26_tmp_8_reg_1106;
                ap_reg_pp0_iter28_tmp_27_reg_1214 <= ap_reg_pp0_iter27_tmp_27_reg_1214;
                ap_reg_pp0_iter28_tmp_8_reg_1106 <= ap_reg_pp0_iter27_tmp_8_reg_1106;
                ap_reg_pp0_iter29_tmp_27_reg_1214 <= ap_reg_pp0_iter28_tmp_27_reg_1214;
                ap_reg_pp0_iter29_tmp_8_reg_1106 <= ap_reg_pp0_iter28_tmp_8_reg_1106;
                ap_reg_pp0_iter30_tmp_27_reg_1214 <= ap_reg_pp0_iter29_tmp_27_reg_1214;
                ap_reg_pp0_iter30_tmp_8_reg_1106 <= ap_reg_pp0_iter29_tmp_8_reg_1106;
                ap_reg_pp0_iter31_tmp_27_reg_1214 <= ap_reg_pp0_iter30_tmp_27_reg_1214;
                ap_reg_pp0_iter31_tmp_8_reg_1106 <= ap_reg_pp0_iter30_tmp_8_reg_1106;
                ap_reg_pp0_iter32_tmp_27_reg_1214 <= ap_reg_pp0_iter31_tmp_27_reg_1214;
                ap_reg_pp0_iter32_tmp_8_reg_1106 <= ap_reg_pp0_iter31_tmp_8_reg_1106;
                ap_reg_pp0_iter33_tmp_8_reg_1106 <= ap_reg_pp0_iter32_tmp_8_reg_1106;
                ap_reg_pp0_iter34_tmp_8_reg_1106 <= ap_reg_pp0_iter33_tmp_8_reg_1106;
                ap_reg_pp0_iter35_tmp_8_reg_1106 <= ap_reg_pp0_iter34_tmp_8_reg_1106;
                ap_reg_pp0_iter36_tmp_8_reg_1106 <= ap_reg_pp0_iter35_tmp_8_reg_1106;
                ap_reg_pp0_iter37_X_1_4_reg_1371 <= X_1_4_reg_1371;
                ap_reg_pp0_iter37_tmp_8_reg_1106 <= ap_reg_pp0_iter36_tmp_8_reg_1106;
                ap_reg_pp0_iter38_X_1_4_reg_1371 <= ap_reg_pp0_iter37_X_1_4_reg_1371;
                ap_reg_pp0_iter38_tmp_8_reg_1106 <= ap_reg_pp0_iter37_tmp_8_reg_1106;
                ap_reg_pp0_iter39_X_1_4_reg_1371 <= ap_reg_pp0_iter38_X_1_4_reg_1371;
                ap_reg_pp0_iter39_tmp_8_reg_1106 <= ap_reg_pp0_iter38_tmp_8_reg_1106;
                ap_reg_pp0_iter40_X_1_4_reg_1371 <= ap_reg_pp0_iter39_X_1_4_reg_1371;
                ap_reg_pp0_iter40_tmp_8_reg_1106 <= ap_reg_pp0_iter39_tmp_8_reg_1106;
                ap_reg_pp0_iter41_X_1_4_reg_1371 <= ap_reg_pp0_iter40_X_1_4_reg_1371;
                ap_reg_pp0_iter41_tmp_8_reg_1106 <= ap_reg_pp0_iter40_tmp_8_reg_1106;
                ap_reg_pp0_iter42_tmp_8_reg_1106 <= ap_reg_pp0_iter41_tmp_8_reg_1106;
                ap_reg_pp0_iter43_tmp_8_reg_1106 <= ap_reg_pp0_iter42_tmp_8_reg_1106;
                ap_reg_pp0_iter65_Y_1_9_reg_1548 <= Y_1_9_reg_1548;
                ap_reg_pp0_iter66_Y_1_9_reg_1548 <= ap_reg_pp0_iter65_Y_1_9_reg_1548;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter18_tmp_15_reg_1137 <= tmp_15_reg_1137;
                ap_reg_pp0_iter19_tmp_15_reg_1137 <= ap_reg_pp0_iter18_tmp_15_reg_1137;
                ap_reg_pp0_iter20_tmp_15_reg_1137 <= ap_reg_pp0_iter19_tmp_15_reg_1137;
                ap_reg_pp0_iter21_tmp_15_reg_1137 <= ap_reg_pp0_iter20_tmp_15_reg_1137;
                ap_reg_pp0_iter34_tmp_45_reg_1323 <= tmp_45_reg_1323;
                ap_reg_pp0_iter35_tmp_45_reg_1323 <= ap_reg_pp0_iter34_tmp_45_reg_1323;
                ap_reg_pp0_iter36_tmp_45_reg_1323 <= ap_reg_pp0_iter35_tmp_45_reg_1323;
                ap_reg_pp0_iter37_tmp_45_reg_1323 <= ap_reg_pp0_iter36_tmp_45_reg_1323;
                ap_reg_pp0_iter38_tmp_45_reg_1323 <= ap_reg_pp0_iter37_tmp_45_reg_1323;
                ap_reg_pp0_iter39_tmp_45_reg_1323 <= ap_reg_pp0_iter38_tmp_45_reg_1323;
                ap_reg_pp0_iter40_tmp_45_reg_1323 <= ap_reg_pp0_iter39_tmp_45_reg_1323;
                ap_reg_pp0_iter41_tmp_45_reg_1323 <= ap_reg_pp0_iter40_tmp_45_reg_1323;
                ap_reg_pp0_iter42_tmp_45_reg_1323 <= ap_reg_pp0_iter41_tmp_45_reg_1323;
                ap_reg_pp0_iter43_Y_1_5_reg_1423 <= Y_1_5_reg_1423;
                ap_reg_pp0_iter43_tmp_45_reg_1323 <= ap_reg_pp0_iter42_tmp_45_reg_1323;
                ap_reg_pp0_iter44_Y_1_5_reg_1423 <= ap_reg_pp0_iter43_Y_1_5_reg_1423;
                ap_reg_pp0_iter44_tmp_45_reg_1323 <= ap_reg_pp0_iter43_tmp_45_reg_1323;
                ap_reg_pp0_iter45_Y_1_5_reg_1423 <= ap_reg_pp0_iter44_Y_1_5_reg_1423;
                ap_reg_pp0_iter45_tmp_45_reg_1323 <= ap_reg_pp0_iter44_tmp_45_reg_1323;
                ap_reg_pp0_iter46_Y_1_5_reg_1423 <= ap_reg_pp0_iter45_Y_1_5_reg_1423;
                ap_reg_pp0_iter46_tmp_45_reg_1323 <= ap_reg_pp0_iter45_tmp_45_reg_1323;
                ap_reg_pp0_iter47_Y_1_5_reg_1423 <= ap_reg_pp0_iter46_Y_1_5_reg_1423;
                ap_reg_pp0_iter47_tmp_45_reg_1323 <= ap_reg_pp0_iter46_tmp_45_reg_1323;
                ap_reg_pp0_iter48_tmp_45_reg_1323 <= ap_reg_pp0_iter47_tmp_45_reg_1323;
                ap_reg_pp0_iter49_tmp_45_reg_1323 <= ap_reg_pp0_iter48_tmp_45_reg_1323;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter21_tmp_21_reg_1179 <= tmp_21_reg_1179;
                ap_reg_pp0_iter22_tmp_21_reg_1179 <= ap_reg_pp0_iter21_tmp_21_reg_1179;
                ap_reg_pp0_iter23_tmp_21_reg_1179 <= ap_reg_pp0_iter22_tmp_21_reg_1179;
                ap_reg_pp0_iter24_tmp_21_reg_1179 <= ap_reg_pp0_iter23_tmp_21_reg_1179;
                ap_reg_pp0_iter25_tmp_21_reg_1179 <= ap_reg_pp0_iter24_tmp_21_reg_1179;
                ap_reg_pp0_iter26_X_1_2_reg_1232 <= X_1_2_reg_1232;
                ap_reg_pp0_iter26_tmp_21_reg_1179 <= ap_reg_pp0_iter25_tmp_21_reg_1179;
                ap_reg_pp0_iter27_X_1_2_reg_1232 <= ap_reg_pp0_iter26_X_1_2_reg_1232;
                ap_reg_pp0_iter27_tmp_21_reg_1179 <= ap_reg_pp0_iter26_tmp_21_reg_1179;
                ap_reg_pp0_iter28_X_1_2_reg_1232 <= ap_reg_pp0_iter27_X_1_2_reg_1232;
                ap_reg_pp0_iter29_X_1_2_reg_1232 <= ap_reg_pp0_iter28_X_1_2_reg_1232;
                ap_reg_pp0_iter30_X_1_2_reg_1232 <= ap_reg_pp0_iter29_X_1_2_reg_1232;
                ap_reg_pp0_iter37_tmp_51_reg_1364 <= tmp_51_reg_1364;
                ap_reg_pp0_iter38_tmp_51_reg_1364 <= ap_reg_pp0_iter37_tmp_51_reg_1364;
                ap_reg_pp0_iter39_tmp_51_reg_1364 <= ap_reg_pp0_iter38_tmp_51_reg_1364;
                ap_reg_pp0_iter40_tmp_51_reg_1364 <= ap_reg_pp0_iter39_tmp_51_reg_1364;
                ap_reg_pp0_iter41_tmp_51_reg_1364 <= ap_reg_pp0_iter40_tmp_51_reg_1364;
                ap_reg_pp0_iter42_tmp_51_reg_1364 <= ap_reg_pp0_iter41_tmp_51_reg_1364;
                ap_reg_pp0_iter43_tmp_51_reg_1364 <= ap_reg_pp0_iter42_tmp_51_reg_1364;
                ap_reg_pp0_iter44_tmp_51_reg_1364 <= ap_reg_pp0_iter43_tmp_51_reg_1364;
                ap_reg_pp0_iter45_tmp_51_reg_1364 <= ap_reg_pp0_iter44_tmp_51_reg_1364;
                ap_reg_pp0_iter46_tmp_51_reg_1364 <= ap_reg_pp0_iter45_tmp_51_reg_1364;
                ap_reg_pp0_iter47_tmp_51_reg_1364 <= ap_reg_pp0_iter46_tmp_51_reg_1364;
                ap_reg_pp0_iter48_tmp_51_reg_1364 <= ap_reg_pp0_iter47_tmp_51_reg_1364;
                ap_reg_pp0_iter49_tmp_51_reg_1364 <= ap_reg_pp0_iter48_tmp_51_reg_1364;
                ap_reg_pp0_iter50_tmp_51_reg_1364 <= ap_reg_pp0_iter49_tmp_51_reg_1364;
                ap_reg_pp0_iter51_tmp_51_reg_1364 <= ap_reg_pp0_iter50_tmp_51_reg_1364;
                ap_reg_pp0_iter52_tmp_51_reg_1364 <= ap_reg_pp0_iter51_tmp_51_reg_1364;
                ap_reg_pp0_iter53_tmp_51_reg_1364 <= ap_reg_pp0_iter52_tmp_51_reg_1364;
                ap_reg_pp0_iter54_Y_1_7_reg_1498 <= Y_1_7_reg_1498;
                ap_reg_pp0_iter54_tmp_51_reg_1364 <= ap_reg_pp0_iter53_tmp_51_reg_1364;
                ap_reg_pp0_iter55_Y_1_7_reg_1498 <= ap_reg_pp0_iter54_Y_1_7_reg_1498;
                ap_reg_pp0_iter55_tmp_51_reg_1364 <= ap_reg_pp0_iter54_tmp_51_reg_1364;
                ap_reg_pp0_iter56_Y_1_7_reg_1498 <= ap_reg_pp0_iter55_Y_1_7_reg_1498;
                ap_reg_pp0_iter57_Y_1_7_reg_1498 <= ap_reg_pp0_iter56_Y_1_7_reg_1498;
                ap_reg_pp0_iter58_Y_1_7_reg_1498 <= ap_reg_pp0_iter57_Y_1_7_reg_1498;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0))) then
                c6_sum_reg_1575 <= c6_sum_fu_1019_p2;
                s4_sum_reg_1570 <= s4_sum_fu_1015_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064))) then
                current_1_2_reg_1202 <= grp_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter26) and (ap_const_lv1_0 = ap_reg_pp0_iter26_exitcond1_reg_1064))) then
                current_1_3_reg_1238 <= grp_fu_225_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_reg_pp0_iter29_exitcond1_reg_1064))) then
                current_1_4_reg_1275 <= grp_fu_225_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter32) and (ap_const_lv1_0 = ap_reg_pp0_iter32_exitcond1_reg_1064))) then
                current_1_5_reg_1311 <= grp_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter35_exitcond1_reg_1064))) then
                current_1_6_reg_1346 <= grp_fu_235_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter39_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter39))) then
                current_1_7_reg_1389 <= grp_fu_235_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42) and (ap_const_lv1_0 = ap_reg_pp0_iter42_exitcond1_reg_1064))) then
                current_1_8_reg_1430 <= grp_fu_231_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond1_fu_345_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then
                i_reg_1078 <= i_fu_362_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter43_exitcond1_reg_1064))) then
                notlhs9_reg_1436 <= notlhs9_fu_929_p2;
                notrhs9_reg_1441 <= notrhs9_fu_935_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter16_exitcond1_reg_1064))) then
                radian_reg_1093 <= grp_fu_279_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0))) then
                theta2_sum_reg_1559 <= theta2_sum_fu_1000_p2;
                    tmp_3_cast_reg_1553(6 downto 0) <= tmp_3_cast_fu_997_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17) and (ap_const_lv1_0 = ap_reg_pp0_iter17_exitcond1_reg_1064))) then
                tmp_14_reg_1132 <= grp_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter17_exitcond1_reg_1064))) then
                tmp_15_reg_1137 <= tmp_15_fu_464_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_reg_pp0_iter4_exitcond1_reg_1064))) then
                tmp_1_reg_1088 <= grp_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20) and (ap_const_lv1_0 = ap_reg_pp0_iter20_exitcond1_reg_1064))) then
                tmp_20_reg_1174 <= grp_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter20_exitcond1_reg_1064))) then
                tmp_21_reg_1179 <= tmp_21_fu_525_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064))) then
                tmp_26_reg_1209 <= grp_fu_289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064))) then
                tmp_27_reg_1214 <= tmp_27_fu_585_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter25) and (ap_const_lv1_0 = ap_reg_pp0_iter25_exitcond1_reg_1064))) then
                tmp_2_4_reg_1226 <= grp_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond1_fu_345_p2))) then
                tmp_2_reg_1073 <= tmp_2_fu_356_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter26) and (ap_const_lv1_0 = ap_reg_pp0_iter26_exitcond1_reg_1064))) then
                tmp_32_reg_1245 <= grp_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter26_exitcond1_reg_1064))) then
                tmp_33_reg_1250 <= tmp_33_fu_645_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter29_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter30))) then
                tmp_38_reg_1282 <= grp_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter30_exitcond1_reg_1064))) then
                tmp_39_reg_1287 <= tmp_39_fu_705_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter28) and (ap_const_lv1_0 = ap_reg_pp0_iter28_exitcond1_reg_1064))) then
                tmp_3_5_reg_1269 <= grp_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter33) and (ap_const_lv1_0 = ap_reg_pp0_iter33_exitcond1_reg_1064))) then
                tmp_44_reg_1318 <= grp_fu_289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter33_exitcond1_reg_1064))) then
                tmp_45_reg_1323 <= tmp_45_fu_765_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064))) then
                tmp_4_6_reg_1358 <= grp_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    tmp_4_cast_reg_1049(60 downto 0) <= tmp_4_cast_fu_313_p1(60 downto 0);
                    tmp_5_cast_reg_1054(60 downto 0) <= tmp_5_cast_fu_327_p1(60 downto 0);
                    tmp_6_cast_reg_1059(60 downto 0) <= tmp_6_cast_fu_341_p1(60 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064))) then
                tmp_50_reg_1353 <= grp_fu_289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064))) then
                tmp_51_reg_1364 <= tmp_51_fu_825_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter39_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter39))) then
                tmp_56_reg_1402 <= grp_fu_289_p2;
                tmp_5_7_reg_1396 <= grp_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter40_exitcond1_reg_1064))) then
                tmp_57_reg_1407 <= tmp_57_fu_892_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter43_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter44))) then
                tmp_62_reg_1446 <= grp_fu_289_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter44_exitcond1_reg_1064))) then
                tmp_63_reg_1451 <= tmp_63_fu_950_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter47) and (ap_const_lv1_0 = ap_reg_pp0_iter47_exitcond1_reg_1064))) then
                tmp_6_8_reg_1468 <= grp_fu_264_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter50_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter51))) then
                tmp_7_9_reg_1487 <= grp_fu_264_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59) and (ap_const_lv1_0 = ap_reg_pp0_iter58_exitcond1_reg_1064))) then
                tmp_8_10_reg_1516 <= grp_fu_270_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter62) and (ap_const_lv1_0 = ap_reg_pp0_iter62_exitcond1_reg_1064))) then
                tmp_9_11_reg_1536 <= grp_fu_264_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter19) and (ap_const_lv1_0 = ap_reg_pp0_iter19_exitcond1_reg_1064))) then
                tmp_9_1_reg_1154 <= grp_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter22_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23))) then
                tmp_9_2_reg_1197 <= grp_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter30_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter31))) then
                tmp_9_3_reg_1299 <= grp_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter34) and (ap_const_lv1_0 = ap_reg_pp0_iter34_exitcond1_reg_1064))) then
                tmp_9_4_reg_1341 <= grp_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42) and (ap_const_lv1_0 = ap_reg_pp0_iter42_exitcond1_reg_1064))) then
                tmp_9_5_reg_1418 <= grp_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (ap_const_lv1_0 = ap_reg_pp0_iter45_exitcond1_reg_1064))) then
                tmp_9_6_reg_1463 <= grp_fu_264_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter53) and (ap_const_lv1_0 = ap_reg_pp0_iter53_exitcond1_reg_1064))) then
                tmp_9_7_reg_1493 <= grp_fu_270_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter56) and (ap_const_lv1_0 = ap_reg_pp0_iter56_exitcond1_reg_1064))) then
                tmp_9_8_reg_1511 <= grp_fu_264_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter64) and (ap_const_lv1_0 = ap_reg_pp0_iter64_exitcond1_reg_1064))) then
                tmp_9_9_reg_1542 <= grp_fu_270_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = ap_reg_pp0_iter16_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter16) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0))) then
                tmp_9_reg_1101 <= grp_fu_284_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond1_reg_1064))) then
                tmp_reg_1083 <= grp_fu_293_p1;
            end if;
        end if;
    end process;
    tmp_4_cast_reg_1049(61) <= '0';
    tmp_5_cast_reg_1054(61) <= '0';
    tmp_6_cast_reg_1059(61) <= '0';
    current_1_reg_1119(62 downto 0) <= "011111111101001001000011111101101010100010001000010110100011000";
    Y_1_reg_1126(62 downto 0) <= "011111111100011011011101001110110110101000010000110101111001011";
    tmp_3_cast_reg_1553(61 downto 7) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, exitcond1_fu_345_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_block_pp0_stage0_subdone = ap_const_boolean_0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (exitcond1_fu_345_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (exitcond1_fu_345_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state346;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_block_pp0_stage1_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_block_pp0_stage2_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if (((ap_block_pp0_stage3_subdone = ap_const_boolean_0) and not(((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_block_pp0_stage3_subdone = ap_const_boolean_0) and (ap_enable_reg_pp0_iter67 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_block_pp0_stage3_subdone = ap_const_boolean_0) and (ap_enable_reg_pp0_iter67 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state346;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_block_pp0_stage4_subdone = ap_const_boolean_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_state346 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    X_1_1_fu_538_p3 <= 
        grp_fu_221_p2 when (ap_reg_pp0_iter21_tmp_15_reg_1137(0) = '1') else 
        grp_fu_221_p2;
    X_1_2_fu_598_p3 <= 
        grp_fu_221_p2 when (ap_reg_pp0_iter24_tmp_21_reg_1179(0) = '1') else 
        grp_fu_221_p2;
    X_1_3_fu_770_p3 <= 
        grp_fu_231_p2 when (ap_reg_pp0_iter32_tmp_27_reg_1214(0) = '1') else 
        grp_fu_231_p2;
    X_1_4_fu_830_p3 <= 
        grp_fu_225_p2 when (ap_reg_pp0_iter36_tmp_33_reg_1250(0) = '1') else 
        grp_fu_225_p2;
    X_1_5_fu_955_p3 <= 
        grp_fu_235_p2 when (ap_reg_pp0_iter44_tmp_39_reg_1287(0) = '1') else 
        grp_fu_235_p2;
    X_1_6_fu_962_p3 <= 
        grp_fu_239_p2 when (ap_reg_pp0_iter47_tmp_45_reg_1323(0) = '1') else 
        grp_fu_239_p2;
    X_1_7_fu_983_p3 <= 
        grp_fu_243_p2 when (ap_reg_pp0_iter55_tmp_51_reg_1364(0) = '1') else 
        grp_fu_243_p2;
    X_1_9_fu_1033_p3 <= 
        T_9_reg_1586 when (ap_reg_pp0_iter67_tmp_63_reg_1451(0) = '1') else 
        grp_fu_239_p2;
    Y_1_1_v_fu_477_p3 <= 
        ap_const_lv64_3FD36E9DB5086BCB when (tmp_15_reg_1137(0) = '1') else 
        ap_const_lv64_BFD36E9DB5086BCB;
    Y_1_2_fu_658_p3 <= 
        grp_fu_231_p2 when (ap_reg_pp0_iter27_tmp_21_reg_1179(0) = '1') else 
        grp_fu_231_p2;
    Y_1_3_fu_718_p3 <= 
        grp_fu_225_p2 when (ap_reg_pp0_iter30_tmp_27_reg_1214(0) = '1') else 
        grp_fu_225_p2;
    Y_1_4_fu_845_p3 <= 
        grp_fu_231_p2 when (ap_reg_pp0_iter39_tmp_33_reg_1250(0) = '1') else 
        grp_fu_231_p2;
    Y_1_5_fu_905_p3 <= 
        grp_fu_231_p2 when (ap_reg_pp0_iter42_tmp_39_reg_1287(0) = '1') else 
        grp_fu_231_p2;
    Y_1_6_fu_969_p3 <= 
        grp_fu_235_p2 when (ap_reg_pp0_iter49_tmp_45_reg_1323(0) = '1') else 
        grp_fu_235_p2;
    Y_1_7_fu_976_p3 <= 
        grp_fu_235_p2 when (ap_reg_pp0_iter52_tmp_51_reg_1364(0) = '1') else 
        grp_fu_235_p2;
    Y_1_9_fu_990_p3 <= 
        grp_fu_239_p2 when (ap_reg_pp0_iter64_tmp_63_reg_1451(0) = '1') else 
        grp_fu_239_p2;
    Y_1_fu_416_p3 <= 
        ap_const_lv64_3FE36E9DB5086BCB when (tmp_7_fu_403_p2(0) = '1') else 
        ap_const_lv64_BFE36E9DB5086BCB;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state346 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter67, ap_block_state337_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_boolean_1 = ap_block_state337_io));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter67, ap_block_state337_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_boolean_1 = ap_block_state337_io));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_00001_assign_proc : process(ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID)
    begin
                ap_block_pp0_stage1_00001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID));
    end process;


    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID, ap_block_state338_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_boolean_1 = ap_block_state338_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID, ap_block_state338_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_boolean_1 = ap_block_state338_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter67, ap_block_state339_io)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_boolean_1 = ap_block_state339_io));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter67, ap_block_state339_io)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_boolean_1 = ap_block_state339_io));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_00001_assign_proc : process(ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID)
    begin
                ap_block_pp0_stage3_00001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID));
    end process;


    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID, ap_block_state335_io, ap_block_state340_io)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_const_boolean_1 = ap_block_state335_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_boolean_1 = ap_block_state340_io)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID, ap_block_state335_io, ap_block_state340_io)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_const_boolean_1 = ap_block_state335_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_boolean_1 = ap_block_state340_io)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_00001_assign_proc : process(ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, gmem_BVALID)
    begin
                ap_block_pp0_stage4_00001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID));
    end process;


    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, gmem_BVALID)
    begin
                ap_block_pp0_stage4_01001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, gmem_BVALID, ap_block_state336_io)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_const_boolean_1 = ap_block_state336_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, gmem_BVALID, ap_block_state336_io)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_const_boolean_1 = ap_block_state336_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID)));
    end process;

        ap_block_state100_pp0_stage3_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state101_pp0_stage4_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state102_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state103_pp0_stage1_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state104_pp0_stage2_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state105_pp0_stage3_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state106_pp0_stage4_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state107_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state108_pp0_stage1_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state109_pp0_stage2_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state110_pp0_stage3_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state111_pp0_stage4_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state112_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state113_pp0_stage1_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state114_pp0_stage2_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state115_pp0_stage3_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state116_pp0_stage4_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state117_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state118_pp0_stage1_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state119_pp0_stage2_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state120_pp0_stage3_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state121_pp0_stage4_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state122_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state123_pp0_stage1_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state124_pp0_stage2_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state125_pp0_stage3_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state126_pp0_stage4_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state127_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state128_pp0_stage1_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state129_pp0_stage2_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state130_pp0_stage3_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state131_pp0_stage4_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state132_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state133_pp0_stage1_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state134_pp0_stage2_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state135_pp0_stage3_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state136_pp0_stage4_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state137_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state138_pp0_stage1_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state139_pp0_stage2_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state140_pp0_stage3_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state141_pp0_stage4_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state142_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state143_pp0_stage1_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state144_pp0_stage2_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state145_pp0_stage3_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state146_pp0_stage4_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state147_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state148_pp0_stage1_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state149_pp0_stage2_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state150_pp0_stage3_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state151_pp0_stage4_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state152_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state153_pp0_stage1_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state154_pp0_stage2_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state155_pp0_stage3_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state156_pp0_stage4_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state157_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state158_pp0_stage1_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state159_pp0_stage2_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state160_pp0_stage3_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state161_pp0_stage4_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state162_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state163_pp0_stage1_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state164_pp0_stage2_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state165_pp0_stage3_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state166_pp0_stage4_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state167_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state168_pp0_stage1_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state169_pp0_stage2_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state170_pp0_stage3_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state171_pp0_stage4_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state172_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state173_pp0_stage1_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state174_pp0_stage2_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state175_pp0_stage3_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state176_pp0_stage4_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state177_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state178_pp0_stage1_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state179_pp0_stage2_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state180_pp0_stage3_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state181_pp0_stage4_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state182_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state183_pp0_stage1_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state184_pp0_stage2_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state185_pp0_stage3_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state186_pp0_stage4_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state187_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state188_pp0_stage1_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state189_pp0_stage2_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state190_pp0_stage3_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state191_pp0_stage4_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state192_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state193_pp0_stage1_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state194_pp0_stage2_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state195_pp0_stage3_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state196_pp0_stage4_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state197_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state198_pp0_stage1_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state199_pp0_stage2_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state200_pp0_stage3_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state201_pp0_stage4_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state202_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state203_pp0_stage1_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state204_pp0_stage2_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state205_pp0_stage3_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state206_pp0_stage4_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state207_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state208_pp0_stage1_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state209_pp0_stage2_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state210_pp0_stage3_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state211_pp0_stage4_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state212_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state213_pp0_stage1_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state214_pp0_stage2_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state215_pp0_stage3_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state216_pp0_stage4_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state217_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state218_pp0_stage1_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state219_pp0_stage2_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state220_pp0_stage3_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state221_pp0_stage4_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state222_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state223_pp0_stage1_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state224_pp0_stage2_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state225_pp0_stage3_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state226_pp0_stage4_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state227_pp0_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state228_pp0_stage1_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state229_pp0_stage2_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state230_pp0_stage3_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state231_pp0_stage4_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state232_pp0_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state233_pp0_stage1_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state234_pp0_stage2_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state235_pp0_stage3_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state236_pp0_stage4_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state237_pp0_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state238_pp0_stage1_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state239_pp0_stage2_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state240_pp0_stage3_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state241_pp0_stage4_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state242_pp0_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state243_pp0_stage1_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state244_pp0_stage2_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state245_pp0_stage3_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state246_pp0_stage4_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state247_pp0_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state248_pp0_stage1_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state249_pp0_stage2_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state250_pp0_stage3_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state251_pp0_stage4_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state252_pp0_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state253_pp0_stage1_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state254_pp0_stage2_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state255_pp0_stage3_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state256_pp0_stage4_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state257_pp0_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state258_pp0_stage1_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state259_pp0_stage2_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state260_pp0_stage3_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state261_pp0_stage4_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state262_pp0_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state263_pp0_stage1_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state264_pp0_stage2_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state265_pp0_stage3_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state266_pp0_stage4_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state267_pp0_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state268_pp0_stage1_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state269_pp0_stage2_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state270_pp0_stage3_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state271_pp0_stage4_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state272_pp0_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state273_pp0_stage1_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state274_pp0_stage2_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state275_pp0_stage3_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state276_pp0_stage4_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state277_pp0_stage0_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state278_pp0_stage1_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state279_pp0_stage2_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state280_pp0_stage3_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state281_pp0_stage4_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state282_pp0_stage0_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state283_pp0_stage1_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state284_pp0_stage2_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state285_pp0_stage3_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state286_pp0_stage4_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state287_pp0_stage0_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state288_pp0_stage1_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state289_pp0_stage2_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state290_pp0_stage3_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state291_pp0_stage4_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state292_pp0_stage0_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state293_pp0_stage1_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state294_pp0_stage2_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state295_pp0_stage3_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state296_pp0_stage4_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state297_pp0_stage0_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state298_pp0_stage1_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state299_pp0_stage2_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state300_pp0_stage3_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state301_pp0_stage4_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state302_pp0_stage0_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state303_pp0_stage1_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state304_pp0_stage2_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state305_pp0_stage3_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state306_pp0_stage4_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state307_pp0_stage0_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state308_pp0_stage1_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state309_pp0_stage2_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state310_pp0_stage3_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state311_pp0_stage4_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state312_pp0_stage0_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state313_pp0_stage1_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state314_pp0_stage2_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state315_pp0_stage3_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state316_pp0_stage4_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state317_pp0_stage0_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state318_pp0_stage1_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state319_pp0_stage2_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state320_pp0_stage3_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state321_pp0_stage4_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state322_pp0_stage0_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state323_pp0_stage1_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state324_pp0_stage2_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state325_pp0_stage3_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state326_pp0_stage4_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state327_pp0_stage0_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state328_pp0_stage1_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state329_pp0_stage2_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state330_pp0_stage3_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state331_pp0_stage4_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state332_pp0_stage0_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state333_pp0_stage1_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state334_pp0_stage2_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state335_io_assign_proc : process(ap_reg_pp0_iter66_exitcond1_reg_1064, ap_sig_ioackin_gmem_AWREADY)
    begin
                ap_block_state335_io <= ((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_gmem_AWREADY));
    end process;

        ap_block_state335_pp0_stage3_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state336_io_assign_proc : process(ap_reg_pp0_iter66_exitcond1_reg_1064, ap_sig_ioackin_gmem_WREADY)
    begin
                ap_block_state336_io <= ((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_gmem_WREADY));
    end process;

        ap_block_state336_pp0_stage4_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state337_io_assign_proc : process(ap_reg_pp0_iter66_exitcond1_reg_1064, ap_sig_ioackin_gmem_AWREADY)
    begin
                ap_block_state337_io <= ((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_ioackin_gmem_AWREADY));
    end process;

        ap_block_state337_pp0_stage0_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state338_io_assign_proc : process(ap_reg_pp0_iter67_exitcond1_reg_1064, ap_sig_ioackin_gmem_WREADY)
    begin
                ap_block_state338_io <= ((ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_0 = ap_sig_ioackin_gmem_WREADY));
    end process;

        ap_block_state338_pp0_stage1_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state339_io_assign_proc : process(ap_reg_pp0_iter67_exitcond1_reg_1064, ap_sig_ioackin_gmem_AWREADY)
    begin
                ap_block_state339_io <= ((ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_0 = ap_sig_ioackin_gmem_AWREADY));
    end process;

        ap_block_state339_pp0_stage2_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state340_io_assign_proc : process(ap_reg_pp0_iter67_exitcond1_reg_1064, ap_sig_ioackin_gmem_WREADY)
    begin
                ap_block_state340_io <= ((ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_0 = ap_sig_ioackin_gmem_WREADY));
    end process;

        ap_block_state340_pp0_stage3_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state341_pp0_stage4_iter67_assign_proc : process(ap_reg_pp0_iter67_exitcond1_reg_1064, gmem_BVALID)
    begin
                ap_block_state341_pp0_stage4_iter67 <= ((ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID));
    end process;

        ap_block_state342_pp0_stage0_iter68 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state343_pp0_stage1_iter68_assign_proc : process(ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID)
    begin
                ap_block_state343_pp0_stage1_iter68 <= ((ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID));
    end process;

        ap_block_state344_pp0_stage2_iter68 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state345_pp0_stage3_iter68_assign_proc : process(ap_reg_pp0_iter68_exitcond1_reg_1064, gmem_BVALID)
    begin
                ap_block_state345_pp0_stage3_iter68 <= ((ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_const_logic_0 = gmem_BVALID));
    end process;

        ap_block_state34_pp0_stage2_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage3_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage4_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage2_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage3_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage4_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage2_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage3_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage4_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage1_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage2_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage3_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage4_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage1_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage2_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage3_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage4_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage1_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage2_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage3_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage4_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage1_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage2_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage3_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage4_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage1_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage2_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage3_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage4_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage1_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp0_stage2_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp0_stage3_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp0_stage4_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp0_stage1_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp0_stage2_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp0_stage3_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp0_stage4_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp0_stage1_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp0_stage2_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp0_stage3_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp0_stage4_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp0_stage1_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp0_stage2_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp0_stage3_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp0_stage4_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state92_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state93_pp0_stage1_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state94_pp0_stage2_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state95_pp0_stage3_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state96_pp0_stage4_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state97_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state98_pp0_stage1_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp0_stage2_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1761_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter66, ap_reg_pp0_iter66_exitcond1_reg_1064, ap_block_pp0_stage3_01001)
    begin
                ap_condition_1761 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_block_pp0_stage3_01001 = ap_const_boolean_0));
    end process;


    ap_condition_1779_assign_proc : process(ap_enable_reg_pp0_iter66, ap_reg_pp0_iter66_exitcond1_reg_1064, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_01001)
    begin
                ap_condition_1779 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_01001 = ap_const_boolean_0));
    end process;


    ap_condition_1791_assign_proc : process(ap_reg_pp0_iter66_exitcond1_reg_1064, ap_enable_reg_pp0_iter67, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_01001)
    begin
                ap_condition_1791 <= ((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_01001 = ap_const_boolean_0));
    end process;


    ap_condition_1806_assign_proc : process(ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_01001)
    begin
                ap_condition_1806 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_01001 = ap_const_boolean_0));
    end process;


    ap_condition_1817_assign_proc : process(ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_01001)
    begin
                ap_condition_1817 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_01001 = ap_const_boolean_0));
    end process;


    ap_condition_1829_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, ap_block_pp0_stage3_01001)
    begin
                ap_condition_1829 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_block_pp0_stage3_01001 = ap_const_boolean_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond1_fu_345_p2)
    begin
        if ((exitcond1_fu_345_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state346)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state346)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter64, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58, ap_enable_reg_pp0_iter60, ap_enable_reg_pp0_iter63, ap_enable_reg_pp0_iter65)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7) and (ap_const_logic_0 = ap_enable_reg_pp0_iter8) and (ap_const_logic_0 = ap_enable_reg_pp0_iter9) and (ap_const_logic_0 = ap_enable_reg_pp0_iter10) and (ap_const_logic_0 = ap_enable_reg_pp0_iter11) and (ap_const_logic_0 = ap_enable_reg_pp0_iter12) and (ap_const_logic_0 = ap_enable_reg_pp0_iter13) and (ap_const_logic_0 = ap_enable_reg_pp0_iter14) and (ap_const_logic_0 = ap_enable_reg_pp0_iter15) and (ap_const_logic_0 = ap_enable_reg_pp0_iter16) and (ap_const_logic_0 = ap_enable_reg_pp0_iter17) and (ap_const_logic_0 = ap_enable_reg_pp0_iter18) and (ap_const_logic_0 = ap_enable_reg_pp0_iter19) and (ap_const_logic_0 = ap_enable_reg_pp0_iter20) and (ap_const_logic_0 = ap_enable_reg_pp0_iter21) and (ap_const_logic_0 = ap_enable_reg_pp0_iter22) and (ap_const_logic_0 = ap_enable_reg_pp0_iter23) and (ap_const_logic_0 = ap_enable_reg_pp0_iter24) and (ap_const_logic_0 = ap_enable_reg_pp0_iter25) and (ap_const_logic_0 = ap_enable_reg_pp0_iter26) and (ap_const_logic_0 = ap_enable_reg_pp0_iter27) and (ap_const_logic_0 = ap_enable_reg_pp0_iter28) and (ap_const_logic_0 = ap_enable_reg_pp0_iter29) and (ap_const_logic_0 = ap_enable_reg_pp0_iter30) and (ap_const_logic_0 = ap_enable_reg_pp0_iter31) and (ap_const_logic_0 = ap_enable_reg_pp0_iter32) and (ap_const_logic_0 = ap_enable_reg_pp0_iter33) and (ap_const_logic_0 = ap_enable_reg_pp0_iter34) and (ap_const_logic_0 = ap_enable_reg_pp0_iter35) and (ap_const_logic_0 = ap_enable_reg_pp0_iter36) and (ap_const_logic_0 = ap_enable_reg_pp0_iter37) and (ap_const_logic_0 = ap_enable_reg_pp0_iter38) and (ap_const_logic_0 = ap_enable_reg_pp0_iter39) and (ap_const_logic_0 = ap_enable_reg_pp0_iter40) and (ap_const_logic_0 = ap_enable_reg_pp0_iter41) and (ap_const_logic_0 = ap_enable_reg_pp0_iter42) and (ap_const_logic_0 = ap_enable_reg_pp0_iter43) and (ap_const_logic_0 = ap_enable_reg_pp0_iter44) and (ap_const_logic_0 = ap_enable_reg_pp0_iter45) and (ap_const_logic_0 = ap_enable_reg_pp0_iter46) and (ap_const_logic_0 = ap_enable_reg_pp0_iter47) and (ap_const_logic_0 = ap_enable_reg_pp0_iter48) and (ap_const_logic_0 = ap_enable_reg_pp0_iter49) and (ap_const_logic_0 = ap_enable_reg_pp0_iter50) and (ap_const_logic_0 = ap_enable_reg_pp0_iter51) and (ap_const_logic_0 = ap_enable_reg_pp0_iter52) and (ap_const_logic_0 = ap_enable_reg_pp0_iter53) and (ap_const_logic_0 = ap_enable_reg_pp0_iter54) and (ap_const_logic_0 = ap_enable_reg_pp0_iter55) and (ap_const_logic_0 = ap_enable_reg_pp0_iter56) and (ap_const_logic_0 = ap_enable_reg_pp0_iter57) and (ap_const_logic_0 = ap_enable_reg_pp0_iter58) and (ap_const_logic_0 = ap_enable_reg_pp0_iter59) and (ap_const_logic_0 = ap_enable_reg_pp0_iter60) and (ap_const_logic_0 = ap_enable_reg_pp0_iter61) and (ap_const_logic_0 = ap_enable_reg_pp0_iter62) and (ap_const_logic_0 = ap_enable_reg_pp0_iter63) and (ap_const_logic_0 = ap_enable_reg_pp0_iter64) and (ap_const_logic_0 = ap_enable_reg_pp0_iter65) and (ap_const_logic_0 = ap_enable_reg_pp0_iter66) and (ap_const_logic_0 = ap_enable_reg_pp0_iter67) and (ap_const_logic_0 = ap_enable_reg_pp0_iter68))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state346)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state346)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_gmem_AWREADY_assign_proc : process(gmem_AWREADY, ap_reg_ioackin_gmem_AWREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_gmem_AWREADY)) then 
            ap_sig_ioackin_gmem_AWREADY <= gmem_AWREADY;
        else 
            ap_sig_ioackin_gmem_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_gmem_WREADY_assign_proc : process(gmem_WREADY, ap_reg_ioackin_gmem_WREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_gmem_WREADY)) then 
            ap_sig_ioackin_gmem_WREADY <= gmem_WREADY;
        else 
            ap_sig_ioackin_gmem_WREADY <= ap_const_logic_1;
        end if; 
    end process;

    c6_sum_cast_fu_1039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c6_sum_reg_1575),64));
    c6_sum_fu_1019_p2 <= std_logic_vector(unsigned(tmp_4_cast_reg_1049) + unsigned(tmp_3_cast_reg_1553));
    current_1_1_to_int_fu_485_p1 <= current_1_1_reg_1160;
    current_1_1_v_fu_469_p3 <= 
        ap_const_lv64_3FDDAC670561BB4F when (tmp_15_reg_1137(0) = '1') else 
        ap_const_lv64_BFDDAC670561BB4F;
    current_1_2_to_int_fu_545_p1 <= current_1_2_reg_1202;
    current_1_2_v_fu_530_p3 <= 
        ap_const_lv64_3FCF5B75F92C80DD when (tmp_21_reg_1179(0) = '1') else 
        ap_const_lv64_BFCF5B75F92C80DD;
    current_1_3_to_int_fu_605_p1 <= current_1_3_reg_1238;
    current_1_3_v_fu_590_p3 <= 
        ap_const_lv64_3FBFD5BA9AAC2F6E when (tmp_27_reg_1214(0) = '1') else 
        ap_const_lv64_BFBFD5BA9AAC2F6E;
    current_1_4_to_int_fu_665_p1 <= current_1_4_reg_1275;
    current_1_4_v_fu_650_p3 <= 
        ap_const_lv64_3FAFF55BB72CFDEA when (tmp_33_reg_1250(0) = '1') else 
        ap_const_lv64_BFAFF55BB72CFDEA;
    current_1_5_to_int_fu_725_p1 <= current_1_5_reg_1311;
    current_1_5_v_fu_710_p3 <= 
        ap_const_lv64_3F9FFD55BBA97625 when (tmp_39_reg_1287(0) = '1') else 
        ap_const_lv64_BF9FFD55BBA97625;
    current_1_6_to_int_fu_785_p1 <= current_1_6_reg_1346;
    current_1_6_v_fu_777_p3 <= 
        ap_const_lv64_3F8FFF555BBB729B when (tmp_45_reg_1323(0) = '1') else 
        ap_const_lv64_BF8FFF555BBB729B;
    current_1_7_to_int_fu_852_p1 <= current_1_7_reg_1389;
    current_1_7_v_fu_837_p3 <= 
        ap_const_lv64_3F7FFFD555BBBA97 when (tmp_51_reg_1364(0) = '1') else 
        ap_const_lv64_BF7FFFD555BBBA97;
    current_1_8_to_int_fu_912_p1 <= current_1_8_reg_1430;
    current_1_8_v_fu_897_p3 <= 
        ap_const_lv64_3F6FFFF5555BBBB7 when (tmp_57_reg_1407(0) = '1') else 
        ap_const_lv64_BF6FFFF5555BBBB7;
    current_1_fu_408_p3 <= 
        ap_const_lv64_3FE921FB54442D18 when (tmp_7_fu_403_p2(0) = '1') else 
        ap_const_lv64_BFE921FB54442D18;
    current_1_to_int_fu_424_p1 <= current_1_reg_1119;
    exitcond1_fu_345_p2 <= "1" when (i1_phi_fu_214_p4 = ap_const_lv7_5B) else "0";

    gmem_AWADDR_assign_proc : process(theta2_sum_cast_fu_1005_p1, s4_sum_cast_fu_1023_p1, c6_sum_cast_fu_1039_p1, ap_reg_ioackin_gmem_AWREADY, ap_condition_1761, ap_condition_1791, ap_condition_1817)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_gmem_AWREADY)) then
            if ((ap_condition_1817 = ap_const_boolean_1)) then 
                gmem_AWADDR <= c6_sum_cast_fu_1039_p1;
            elsif ((ap_condition_1791 = ap_const_boolean_1)) then 
                gmem_AWADDR <= s4_sum_cast_fu_1023_p1;
            elsif ((ap_condition_1761 = ap_const_boolean_1)) then 
                gmem_AWADDR <= theta2_sum_cast_fu_1005_p1;
            else 
                gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter66, ap_reg_pp0_iter66_exitcond1_reg_1064, ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_reg_ioackin_gmem_AWREADY, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage2_01001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_block_pp0_stage3_01001 = ap_const_boolean_0) and (ap_const_logic_0 = ap_reg_ioackin_gmem_AWREADY)) or ((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_0 = ap_reg_ioackin_gmem_AWREADY) and (ap_block_pp0_stage0_01001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_0 = ap_reg_ioackin_gmem_AWREADY) and (ap_block_pp0_stage2_01001 = ap_const_boolean_0)))) then 
            gmem_AWVALID <= ap_const_logic_1;
        else 
            gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_BREADY_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            gmem_BREADY <= ap_const_logic_1;
        else 
            gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_WDATA_assign_proc : process(ap_reg_pp0_iter66_radian_reg_1093, ap_reg_pp0_iter66_Y_1_9_reg_1548, X_1_9_reg_1591, ap_reg_ioackin_gmem_WREADY, ap_condition_1779, ap_condition_1806, ap_condition_1829)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_gmem_WREADY)) then
            if ((ap_condition_1829 = ap_const_boolean_1)) then 
                gmem_WDATA <= X_1_9_reg_1591;
            elsif ((ap_condition_1806 = ap_const_boolean_1)) then 
                gmem_WDATA <= ap_reg_pp0_iter66_Y_1_9_reg_1548;
            elsif ((ap_condition_1779 = ap_const_boolean_1)) then 
                gmem_WDATA <= ap_reg_pp0_iter66_radian_reg_1093;
            else 
                gmem_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            gmem_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter66, ap_reg_pp0_iter66_exitcond1_reg_1064, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage3_01001, ap_reg_ioackin_gmem_WREADY, ap_block_pp0_stage4_01001, ap_block_pp0_stage1_01001)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_01001 = ap_const_boolean_0) and (ap_const_logic_0 = ap_reg_ioackin_gmem_WREADY)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_0 = ap_reg_ioackin_gmem_WREADY) and (ap_block_pp0_stage1_01001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_block_pp0_stage3_01001 = ap_const_boolean_0) and (ap_const_logic_0 = ap_reg_ioackin_gmem_WREADY)))) then 
            gmem_WVALID <= ap_const_logic_1;
        else 
            gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(m_axi_gmem_AWREADY, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter66, ap_block_pp0_stage3, ap_reg_pp0_iter66_exitcond1_reg_1064, ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0)) or ((ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0)))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(m_axi_gmem_BVALID, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter68, ap_reg_pp0_iter68_exitcond1_reg_1064)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter68) and (ap_const_lv1_0 = ap_reg_pp0_iter68_exitcond1_reg_1064)))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(m_axi_gmem_WREADY, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter66, ap_block_pp0_stage3, ap_reg_pp0_iter66_exitcond1_reg_1064, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_enable_reg_pp0_iter67, ap_reg_pp0_iter67_exitcond1_reg_1064, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter66) and (ap_reg_pp0_iter66_exitcond1_reg_1064 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter67) and (ap_const_lv1_0 = ap_reg_pp0_iter67_exitcond1_reg_1064)))) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_221_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_221_ce <= ap_const_logic_1;
        else 
            grp_fu_221_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_221_opcode_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_reg_pp0_iter17_exitcond1_reg_1064, ap_reg_pp0_iter19_exitcond1_reg_1064, ap_reg_pp0_iter20_exitcond1_reg_1064, ap_reg_pp0_iter23_exitcond1_reg_1064, ap_reg_pp0_iter30_exitcond1_reg_1064, ap_enable_reg_pp0_iter17, ap_reg_pp0_iter19_tmp_15_reg_1137, ap_enable_reg_pp0_iter20, ap_reg_pp0_iter22_tmp_21_reg_1179, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter30, ap_block_pp0_stage3_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = ap_reg_pp0_iter19_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20) and (ap_reg_pp0_iter19_tmp_15_reg_1137 = ap_const_lv1_1) and (ap_block_pp0_stage0_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064) and (ap_reg_pp0_iter22_tmp_21_reg_1179 = ap_const_lv1_1) and (ap_block_pp0_stage1_00001 = ap_const_boolean_0)))) then 
            grp_fu_221_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17) and (ap_const_lv1_0 = ap_reg_pp0_iter17_exitcond1_reg_1064) and (ap_block_pp0_stage3_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = ap_reg_pp0_iter19_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20) and (ap_const_lv1_0 = ap_reg_pp0_iter19_tmp_15_reg_1137) and (ap_block_pp0_stage0_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20) and (ap_const_lv1_0 = ap_reg_pp0_iter20_exitcond1_reg_1064) and (ap_block_pp0_stage4_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter22_tmp_21_reg_1179) and (ap_block_pp0_stage1_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter30) and (ap_const_lv1_0 = ap_reg_pp0_iter30_exitcond1_reg_1064) and (ap_block_pp0_stage2_00001 = ap_const_boolean_0)))) then 
            grp_fu_221_opcode <= ap_const_lv2_0;
        else 
            grp_fu_221_opcode <= "XX";
        end if; 
    end process;


    grp_fu_221_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter19_exitcond1_reg_1064, ap_reg_pp0_iter23_exitcond1_reg_1064, current_1_reg_1119, ap_enable_reg_pp0_iter17, ap_reg_pp0_iter19_tmp_15_reg_1137, tmp_9_1_reg_1154, current_1_1_reg_1160, ap_enable_reg_pp0_iter20, ap_reg_pp0_iter22_tmp_21_reg_1179, X_1_1_reg_1191, ap_enable_reg_pp0_iter23, current_1_4_reg_1275, ap_enable_reg_pp0_iter30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter30))) then 
            grp_fu_221_p0 <= current_1_4_reg_1275;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064) and (ap_reg_pp0_iter22_tmp_21_reg_1179 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter22_tmp_21_reg_1179)))) then 
            grp_fu_221_p0 <= X_1_1_reg_1191;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20))) then 
            grp_fu_221_p0 <= current_1_1_reg_1160;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter19_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20) and (ap_const_lv1_0 = ap_reg_pp0_iter19_tmp_15_reg_1137))) then 
            grp_fu_221_p0 <= tmp_9_1_reg_1154;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter19_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20) and (ap_reg_pp0_iter19_tmp_15_reg_1137 = ap_const_lv1_1))) then 
            grp_fu_221_p0 <= ap_const_lv64_3FE36E9DB5086BCB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17))) then 
            grp_fu_221_p0 <= current_1_reg_1119;
        else 
            grp_fu_221_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_221_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter19_exitcond1_reg_1064, ap_reg_pp0_iter23_exitcond1_reg_1064, ap_enable_reg_pp0_iter17, ap_reg_pp0_iter19_tmp_15_reg_1137, current_1_1_v_fu_469_p3, tmp_9_1_reg_1154, ap_enable_reg_pp0_iter20, ap_reg_pp0_iter22_tmp_21_reg_1179, current_1_2_v_fu_530_p3, tmp_9_2_reg_1197, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter30, current_1_5_v_fu_710_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter30))) then 
            grp_fu_221_p1 <= current_1_5_v_fu_710_p3;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064) and (ap_reg_pp0_iter22_tmp_21_reg_1179 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter22_tmp_21_reg_1179)))) then 
            grp_fu_221_p1 <= tmp_9_2_reg_1197;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20))) then 
            grp_fu_221_p1 <= current_1_2_v_fu_530_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter19_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20) and (ap_const_lv1_0 = ap_reg_pp0_iter19_tmp_15_reg_1137))) then 
            grp_fu_221_p1 <= ap_const_lv64_3FE36E9DB5086BCB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter19_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20) and (ap_reg_pp0_iter19_tmp_15_reg_1137 = ap_const_lv1_1))) then 
            grp_fu_221_p1 <= tmp_9_1_reg_1154;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17))) then 
            grp_fu_221_p1 <= current_1_1_v_fu_469_p3;
        else 
            grp_fu_221_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_225_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_225_ce <= ap_const_logic_1;
        else 
            grp_fu_225_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_225_opcode_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_reg_pp0_iter17_exitcond1_reg_1064, ap_reg_pp0_iter23_exitcond1_reg_1064, ap_reg_pp0_iter27_exitcond1_reg_1064, ap_reg_pp0_iter28_exitcond1_reg_1064, ap_reg_pp0_iter34_exitcond1_reg_1064, ap_enable_reg_pp0_iter17, ap_reg_pp0_iter27_tmp_27_reg_1214, ap_reg_pp0_iter34_tmp_33_reg_1250, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter27, ap_block_pp0_stage3_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter28) and (ap_const_lv1_0 = ap_reg_pp0_iter28_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter27_tmp_27_reg_1214) and (ap_block_pp0_stage4_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter34) and (ap_const_lv1_0 = ap_reg_pp0_iter34_exitcond1_reg_1064) and (ap_reg_pp0_iter34_tmp_33_reg_1250 = ap_const_lv1_1) and (ap_block_pp0_stage2_00001 = ap_const_boolean_0)))) then 
            grp_fu_225_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17) and (ap_const_lv1_0 = ap_reg_pp0_iter17_exitcond1_reg_1064) and (ap_block_pp0_stage3_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = ap_reg_pp0_iter23_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter24) and (ap_block_pp0_stage0_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = ap_reg_pp0_iter27_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter27) and (ap_block_pp0_stage1_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter28) and (ap_const_lv1_0 = ap_reg_pp0_iter28_exitcond1_reg_1064) and (ap_reg_pp0_iter27_tmp_27_reg_1214 = ap_const_lv1_1) and (ap_block_pp0_stage4_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter34) and (ap_const_lv1_0 = ap_reg_pp0_iter34_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter34_tmp_33_reg_1250) and (ap_block_pp0_stage2_00001 = ap_const_boolean_0)))) then 
            grp_fu_225_opcode <= ap_const_lv2_0;
        else 
            grp_fu_225_opcode <= "XX";
        end if; 
    end process;


    grp_fu_225_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter28_exitcond1_reg_1064, ap_reg_pp0_iter34_exitcond1_reg_1064, Y_1_reg_1126, ap_enable_reg_pp0_iter17, current_1_2_reg_1202, ap_reg_pp0_iter27_tmp_27_reg_1214, current_1_3_reg_1238, ap_reg_pp0_iter34_tmp_33_reg_1250, Y_1_2_reg_1262, tmp_3_5_reg_1269, ap_enable_reg_pp0_iter28, X_1_3_reg_1330, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter27)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter34) and (ap_const_lv1_0 = ap_reg_pp0_iter34_exitcond1_reg_1064) and (ap_reg_pp0_iter34_tmp_33_reg_1250 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter34) and (ap_const_lv1_0 = ap_reg_pp0_iter34_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter34_tmp_33_reg_1250)))) then 
            grp_fu_225_p0 <= X_1_3_reg_1330;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter28) and (ap_const_lv1_0 = ap_reg_pp0_iter28_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter27_tmp_27_reg_1214))) then 
            grp_fu_225_p0 <= Y_1_2_reg_1262;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter28) and (ap_const_lv1_0 = ap_reg_pp0_iter28_exitcond1_reg_1064) and (ap_reg_pp0_iter27_tmp_27_reg_1214 = ap_const_lv1_1))) then 
            grp_fu_225_p0 <= tmp_3_5_reg_1269;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter27))) then 
            grp_fu_225_p0 <= current_1_3_reg_1238;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter24))) then 
            grp_fu_225_p0 <= current_1_2_reg_1202;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17))) then 
            grp_fu_225_p0 <= Y_1_reg_1126;
        else 
            grp_fu_225_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_225_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter28_exitcond1_reg_1064, ap_reg_pp0_iter34_exitcond1_reg_1064, ap_enable_reg_pp0_iter17, Y_1_1_v_fu_477_p3, ap_reg_pp0_iter27_tmp_27_reg_1214, current_1_3_v_fu_590_p3, ap_reg_pp0_iter34_tmp_33_reg_1250, current_1_4_v_fu_650_p3, Y_1_2_reg_1262, tmp_3_5_reg_1269, ap_enable_reg_pp0_iter28, tmp_9_4_reg_1341, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter27)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter34) and (ap_const_lv1_0 = ap_reg_pp0_iter34_exitcond1_reg_1064) and (ap_reg_pp0_iter34_tmp_33_reg_1250 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter34) and (ap_const_lv1_0 = ap_reg_pp0_iter34_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter34_tmp_33_reg_1250)))) then 
            grp_fu_225_p1 <= tmp_9_4_reg_1341;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter28) and (ap_const_lv1_0 = ap_reg_pp0_iter28_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter27_tmp_27_reg_1214))) then 
            grp_fu_225_p1 <= tmp_3_5_reg_1269;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter28) and (ap_const_lv1_0 = ap_reg_pp0_iter28_exitcond1_reg_1064) and (ap_reg_pp0_iter27_tmp_27_reg_1214 = ap_const_lv1_1))) then 
            grp_fu_225_p1 <= Y_1_2_reg_1262;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter27))) then 
            grp_fu_225_p1 <= current_1_4_v_fu_650_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter24))) then 
            grp_fu_225_p1 <= current_1_3_v_fu_590_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17))) then 
            grp_fu_225_p1 <= Y_1_1_v_fu_477_p3;
        else 
            grp_fu_225_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_231_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_231_ce <= ap_const_logic_1;
        else 
            grp_fu_231_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_231_opcode_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_reg_pp0_iter25_exitcond1_reg_1064, ap_reg_pp0_iter31_exitcond1_reg_1064, ap_reg_pp0_iter36_exitcond1_reg_1064, ap_reg_pp0_iter39_exitcond1_reg_1064, ap_reg_pp0_iter40_exitcond1_reg_1064, ap_reg_pp0_iter24_tmp_21_reg_1179, ap_reg_pp0_iter30_tmp_27_reg_1214, ap_enable_reg_pp0_iter25, ap_reg_pp0_iter36_tmp_33_reg_1250, ap_reg_pp0_iter39_tmp_39_reg_1287, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter40, ap_block_pp0_stage3_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter25) and (ap_const_lv1_0 = ap_reg_pp0_iter25_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter24_tmp_21_reg_1179) and (ap_block_pp0_stage3_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter31) and (ap_const_lv1_0 = ap_reg_pp0_iter31_exitcond1_reg_1064) and (ap_reg_pp0_iter30_tmp_27_reg_1214 = ap_const_lv1_1) and (ap_block_pp0_stage1_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter36_tmp_33_reg_1250) and (ap_block_pp0_stage4_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = ap_reg_pp0_iter39_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter40) and (ap_const_lv1_0 = ap_reg_pp0_iter39_tmp_39_reg_1287) and (ap_block_pp0_stage0_00001 = ap_const_boolean_0)))) then 
            grp_fu_231_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter25) and (ap_const_lv1_0 = ap_reg_pp0_iter25_exitcond1_reg_1064) and (ap_reg_pp0_iter24_tmp_21_reg_1179 = ap_const_lv1_1) and (ap_block_pp0_stage3_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter31) and (ap_const_lv1_0 = ap_reg_pp0_iter31_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter30_tmp_27_reg_1214) and (ap_block_pp0_stage1_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064) and (ap_reg_pp0_iter36_tmp_33_reg_1250 = ap_const_lv1_1) and (ap_block_pp0_stage4_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = ap_reg_pp0_iter39_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter40) and (ap_reg_pp0_iter39_tmp_39_reg_1287 = ap_const_lv1_1) and (ap_block_pp0_stage0_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = ap_reg_pp0_iter40_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter40) and (ap_block_pp0_stage2_00001 = ap_const_boolean_0)))) then 
            grp_fu_231_opcode <= ap_const_lv2_0;
        else 
            grp_fu_231_opcode <= "XX";
        end if; 
    end process;


    grp_fu_231_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter25_exitcond1_reg_1064, ap_reg_pp0_iter31_exitcond1_reg_1064, ap_reg_pp0_iter36_exitcond1_reg_1064, ap_reg_pp0_iter39_exitcond1_reg_1064, ap_reg_pp0_iter25_Y_1_1_reg_1167, ap_reg_pp0_iter24_tmp_21_reg_1179, ap_reg_pp0_iter30_tmp_27_reg_1214, tmp_2_4_reg_1226, ap_enable_reg_pp0_iter25, ap_reg_pp0_iter30_X_1_2_reg_1232, ap_reg_pp0_iter36_tmp_33_reg_1250, ap_reg_pp0_iter39_tmp_39_reg_1287, ap_enable_reg_pp0_iter31, ap_reg_pp0_iter36_Y_1_3_reg_1304, ap_enable_reg_pp0_iter36, tmp_4_6_reg_1358, Y_1_4_reg_1382, ap_reg_pp0_iter40_current_1_7_reg_1389, tmp_5_7_reg_1396, ap_enable_reg_pp0_iter40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter40))) then 
            grp_fu_231_p0 <= ap_reg_pp0_iter40_current_1_7_reg_1389;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter39_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter40) and (ap_const_lv1_0 = ap_reg_pp0_iter39_tmp_39_reg_1287))) then 
            grp_fu_231_p0 <= Y_1_4_reg_1382;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter39_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter40) and (ap_reg_pp0_iter39_tmp_39_reg_1287 = ap_const_lv1_1))) then 
            grp_fu_231_p0 <= tmp_5_7_reg_1396;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter36_tmp_33_reg_1250))) then 
            grp_fu_231_p0 <= ap_reg_pp0_iter36_Y_1_3_reg_1304;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064) and (ap_reg_pp0_iter36_tmp_33_reg_1250 = ap_const_lv1_1))) then 
            grp_fu_231_p0 <= tmp_4_6_reg_1358;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter31) and (ap_const_lv1_0 = ap_reg_pp0_iter31_exitcond1_reg_1064) and (ap_reg_pp0_iter30_tmp_27_reg_1214 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter31) and (ap_const_lv1_0 = ap_reg_pp0_iter31_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter30_tmp_27_reg_1214)))) then 
            grp_fu_231_p0 <= ap_reg_pp0_iter30_X_1_2_reg_1232;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter25) and (ap_const_lv1_0 = ap_reg_pp0_iter25_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter24_tmp_21_reg_1179))) then 
            grp_fu_231_p0 <= ap_reg_pp0_iter25_Y_1_1_reg_1167;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter25) and (ap_const_lv1_0 = ap_reg_pp0_iter25_exitcond1_reg_1064) and (ap_reg_pp0_iter24_tmp_21_reg_1179 = ap_const_lv1_1))) then 
            grp_fu_231_p0 <= tmp_2_4_reg_1226;
        else 
            grp_fu_231_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_231_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter25_exitcond1_reg_1064, ap_reg_pp0_iter31_exitcond1_reg_1064, ap_reg_pp0_iter36_exitcond1_reg_1064, ap_reg_pp0_iter39_exitcond1_reg_1064, ap_reg_pp0_iter25_Y_1_1_reg_1167, ap_reg_pp0_iter24_tmp_21_reg_1179, ap_reg_pp0_iter30_tmp_27_reg_1214, tmp_2_4_reg_1226, ap_enable_reg_pp0_iter25, ap_reg_pp0_iter36_tmp_33_reg_1250, ap_reg_pp0_iter39_tmp_39_reg_1287, tmp_9_3_reg_1299, ap_enable_reg_pp0_iter31, ap_reg_pp0_iter36_Y_1_3_reg_1304, ap_enable_reg_pp0_iter36, tmp_4_6_reg_1358, Y_1_4_reg_1382, tmp_5_7_reg_1396, current_1_8_v_fu_897_p3, ap_enable_reg_pp0_iter40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter40))) then 
            grp_fu_231_p1 <= current_1_8_v_fu_897_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter39_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter40) and (ap_const_lv1_0 = ap_reg_pp0_iter39_tmp_39_reg_1287))) then 
            grp_fu_231_p1 <= tmp_5_7_reg_1396;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter39_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter40) and (ap_reg_pp0_iter39_tmp_39_reg_1287 = ap_const_lv1_1))) then 
            grp_fu_231_p1 <= Y_1_4_reg_1382;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter36_tmp_33_reg_1250))) then 
            grp_fu_231_p1 <= tmp_4_6_reg_1358;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064) and (ap_reg_pp0_iter36_tmp_33_reg_1250 = ap_const_lv1_1))) then 
            grp_fu_231_p1 <= ap_reg_pp0_iter36_Y_1_3_reg_1304;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter31) and (ap_const_lv1_0 = ap_reg_pp0_iter31_exitcond1_reg_1064) and (ap_reg_pp0_iter30_tmp_27_reg_1214 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter31) and (ap_const_lv1_0 = ap_reg_pp0_iter31_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter30_tmp_27_reg_1214)))) then 
            grp_fu_231_p1 <= tmp_9_3_reg_1299;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter25) and (ap_const_lv1_0 = ap_reg_pp0_iter25_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter24_tmp_21_reg_1179))) then 
            grp_fu_231_p1 <= tmp_2_4_reg_1226;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter25) and (ap_const_lv1_0 = ap_reg_pp0_iter25_exitcond1_reg_1064) and (ap_reg_pp0_iter24_tmp_21_reg_1179 = ap_const_lv1_1))) then 
            grp_fu_231_p1 <= ap_reg_pp0_iter25_Y_1_1_reg_1167;
        else 
            grp_fu_231_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_235_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_235_ce <= ap_const_logic_1;
        else 
            grp_fu_235_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_235_opcode_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_reg_pp0_iter33_exitcond1_reg_1064, ap_reg_pp0_iter36_exitcond1_reg_1064, ap_reg_pp0_iter42_exitcond1_reg_1064, ap_reg_pp0_iter47_exitcond1_reg_1064, ap_reg_pp0_iter51_exitcond1_reg_1064, ap_reg_pp0_iter42_tmp_39_reg_1287, ap_enable_reg_pp0_iter33, ap_reg_pp0_iter47_tmp_45_reg_1323, ap_enable_reg_pp0_iter36, ap_reg_pp0_iter50_tmp_51_reg_1364, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter48, ap_block_pp0_stage3_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42) and (ap_const_lv1_0 = ap_reg_pp0_iter42_exitcond1_reg_1064) and (ap_reg_pp0_iter42_tmp_39_reg_1287 = ap_const_lv1_1) and (ap_block_pp0_stage2_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = ap_reg_pp0_iter47_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter48) and (ap_const_lv1_0 = ap_reg_pp0_iter47_tmp_45_reg_1323) and (ap_block_pp0_stage0_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter51) and (ap_const_lv1_0 = ap_reg_pp0_iter51_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter50_tmp_51_reg_1364) and (ap_block_pp0_stage1_00001 = ap_const_boolean_0)))) then 
            grp_fu_235_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter33) and (ap_const_lv1_0 = ap_reg_pp0_iter33_exitcond1_reg_1064) and (ap_block_pp0_stage3_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36) and (ap_const_lv1_0 = ap_reg_pp0_iter36_exitcond1_reg_1064) and (ap_block_pp0_stage4_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42) and (ap_const_lv1_0 = ap_reg_pp0_iter42_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter42_tmp_39_reg_1287) and (ap_block_pp0_stage2_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = ap_reg_pp0_iter47_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter48) and (ap_reg_pp0_iter47_tmp_45_reg_1323 = ap_const_lv1_1) and (ap_block_pp0_stage0_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter51) and (ap_const_lv1_0 = ap_reg_pp0_iter51_exitcond1_reg_1064) and (ap_reg_pp0_iter50_tmp_51_reg_1364 = ap_const_lv1_1) and (ap_block_pp0_stage1_00001 = ap_const_boolean_0)))) then 
            grp_fu_235_opcode <= ap_const_lv2_0;
        else 
            grp_fu_235_opcode <= "XX";
        end if; 
    end process;


    grp_fu_235_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter42_exitcond1_reg_1064, ap_reg_pp0_iter47_exitcond1_reg_1064, ap_reg_pp0_iter51_exitcond1_reg_1064, ap_reg_pp0_iter42_tmp_39_reg_1287, current_1_5_reg_1311, ap_enable_reg_pp0_iter33, ap_reg_pp0_iter47_tmp_45_reg_1323, current_1_6_reg_1346, ap_enable_reg_pp0_iter36, ap_reg_pp0_iter50_tmp_51_reg_1364, ap_reg_pp0_iter41_X_1_4_reg_1371, ap_enable_reg_pp0_iter42, ap_reg_pp0_iter47_Y_1_5_reg_1423, tmp_6_8_reg_1468, Y_1_6_reg_1480, tmp_7_9_reg_1487, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter51) and (ap_const_lv1_0 = ap_reg_pp0_iter51_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter50_tmp_51_reg_1364))) then 
            grp_fu_235_p0 <= Y_1_6_reg_1480;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter51) and (ap_const_lv1_0 = ap_reg_pp0_iter51_exitcond1_reg_1064) and (ap_reg_pp0_iter50_tmp_51_reg_1364 = ap_const_lv1_1))) then 
            grp_fu_235_p0 <= tmp_7_9_reg_1487;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter47_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter48) and (ap_const_lv1_0 = ap_reg_pp0_iter47_tmp_45_reg_1323))) then 
            grp_fu_235_p0 <= ap_reg_pp0_iter47_Y_1_5_reg_1423;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter47_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter48) and (ap_reg_pp0_iter47_tmp_45_reg_1323 = ap_const_lv1_1))) then 
            grp_fu_235_p0 <= tmp_6_8_reg_1468;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42) and (ap_const_lv1_0 = ap_reg_pp0_iter42_exitcond1_reg_1064) and (ap_reg_pp0_iter42_tmp_39_reg_1287 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42) and (ap_const_lv1_0 = ap_reg_pp0_iter42_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter42_tmp_39_reg_1287)))) then 
            grp_fu_235_p0 <= ap_reg_pp0_iter41_X_1_4_reg_1371;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36))) then 
            grp_fu_235_p0 <= current_1_6_reg_1346;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter33))) then 
            grp_fu_235_p0 <= current_1_5_reg_1311;
        else 
            grp_fu_235_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_235_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter42_exitcond1_reg_1064, ap_reg_pp0_iter47_exitcond1_reg_1064, ap_reg_pp0_iter51_exitcond1_reg_1064, ap_reg_pp0_iter42_tmp_39_reg_1287, ap_enable_reg_pp0_iter33, ap_reg_pp0_iter47_tmp_45_reg_1323, current_1_6_v_fu_777_p3, ap_enable_reg_pp0_iter36, ap_reg_pp0_iter50_tmp_51_reg_1364, current_1_7_v_fu_837_p3, tmp_9_5_reg_1418, ap_enable_reg_pp0_iter42, ap_reg_pp0_iter47_Y_1_5_reg_1423, tmp_6_8_reg_1468, Y_1_6_reg_1480, tmp_7_9_reg_1487, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter51) and (ap_const_lv1_0 = ap_reg_pp0_iter51_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter50_tmp_51_reg_1364))) then 
            grp_fu_235_p1 <= tmp_7_9_reg_1487;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter51) and (ap_const_lv1_0 = ap_reg_pp0_iter51_exitcond1_reg_1064) and (ap_reg_pp0_iter50_tmp_51_reg_1364 = ap_const_lv1_1))) then 
            grp_fu_235_p1 <= Y_1_6_reg_1480;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter47_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter48) and (ap_const_lv1_0 = ap_reg_pp0_iter47_tmp_45_reg_1323))) then 
            grp_fu_235_p1 <= tmp_6_8_reg_1468;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter47_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter48) and (ap_reg_pp0_iter47_tmp_45_reg_1323 = ap_const_lv1_1))) then 
            grp_fu_235_p1 <= ap_reg_pp0_iter47_Y_1_5_reg_1423;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42) and (ap_const_lv1_0 = ap_reg_pp0_iter42_exitcond1_reg_1064) and (ap_reg_pp0_iter42_tmp_39_reg_1287 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42) and (ap_const_lv1_0 = ap_reg_pp0_iter42_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter42_tmp_39_reg_1287)))) then 
            grp_fu_235_p1 <= tmp_9_5_reg_1418;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36))) then 
            grp_fu_235_p1 <= current_1_7_v_fu_837_p3;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter33))) then 
            grp_fu_235_p1 <= current_1_6_v_fu_777_p3;
        else 
            grp_fu_235_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_239_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_239_ce <= ap_const_logic_1;
        else 
            grp_fu_239_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_239_opcode_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_reg_pp0_iter45_exitcond1_reg_1064, ap_reg_pp0_iter56_exitcond1_reg_1064, ap_reg_pp0_iter59_exitcond1_reg_1064, ap_reg_pp0_iter62_exitcond1_reg_1064, ap_reg_pp0_iter64_exitcond1_reg_1064, ap_reg_pp0_iter45_tmp_45_reg_1323, ap_reg_pp0_iter56_tmp_57_reg_1407, ap_reg_pp0_iter58_tmp_57_reg_1407, ap_reg_pp0_iter62_tmp_63_reg_1451, ap_reg_pp0_iter64_tmp_63_reg_1451, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter65, ap_block_pp0_stage3_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (ap_const_lv1_0 = ap_reg_pp0_iter45_exitcond1_reg_1064) and (ap_reg_pp0_iter45_tmp_45_reg_1323 = ap_const_lv1_1) and (ap_block_pp0_stage3_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter56) and (ap_const_lv1_0 = ap_reg_pp0_iter56_exitcond1_reg_1064) and (ap_reg_pp0_iter56_tmp_57_reg_1407 = ap_const_lv1_1) and (ap_block_pp0_stage4_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59) and (ap_const_lv1_0 = ap_reg_pp0_iter59_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter58_tmp_57_reg_1407) and (ap_block_pp0_stage1_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter62) and (ap_const_lv1_0 = ap_reg_pp0_iter62_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter62_tmp_63_reg_1451) and (ap_block_pp0_stage2_00001 = ap_const_boolean_0)))) then 
            grp_fu_239_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (ap_const_lv1_0 = ap_reg_pp0_iter45_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter45_tmp_45_reg_1323) and (ap_block_pp0_stage3_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter56) and (ap_const_lv1_0 = ap_reg_pp0_iter56_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter56_tmp_57_reg_1407) and (ap_block_pp0_stage4_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59) and (ap_const_lv1_0 = ap_reg_pp0_iter59_exitcond1_reg_1064) and (ap_reg_pp0_iter58_tmp_57_reg_1407 = ap_const_lv1_1) and (ap_block_pp0_stage1_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter62) and (ap_const_lv1_0 = ap_reg_pp0_iter62_exitcond1_reg_1064) and (ap_reg_pp0_iter62_tmp_63_reg_1451 = ap_const_lv1_1) and (ap_block_pp0_stage2_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = ap_reg_pp0_iter64_exitcond1_reg_1064) and (ap_const_logic_1 = ap_enable_reg_pp0_iter65) and (ap_block_pp0_stage0_00001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter64_tmp_63_reg_1451)))) then 
            grp_fu_239_opcode <= ap_const_lv2_0;
        else 
            grp_fu_239_opcode <= "XX";
        end if; 
    end process;


    grp_fu_239_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter45_exitcond1_reg_1064, ap_reg_pp0_iter56_exitcond1_reg_1064, ap_reg_pp0_iter59_exitcond1_reg_1064, ap_reg_pp0_iter62_exitcond1_reg_1064, ap_reg_pp0_iter45_tmp_45_reg_1323, ap_reg_pp0_iter56_tmp_57_reg_1407, ap_reg_pp0_iter58_tmp_57_reg_1407, ap_reg_pp0_iter62_tmp_63_reg_1451, X_1_5_reg_1457, ap_enable_reg_pp0_iter45, ap_reg_pp0_iter58_Y_1_7_reg_1498, X_1_7_reg_1505, ap_enable_reg_pp0_iter56, tmp_8_10_reg_1516, ap_enable_reg_pp0_iter59, ap_reg_pp0_iter64_X_1_8_reg_1522, Y_1_8_reg_1529, tmp_9_11_reg_1536, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter65))) then 
            grp_fu_239_p0 <= ap_reg_pp0_iter64_X_1_8_reg_1522;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter62) and (ap_const_lv1_0 = ap_reg_pp0_iter62_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter62_tmp_63_reg_1451))) then 
            grp_fu_239_p0 <= Y_1_8_reg_1529;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter62) and (ap_const_lv1_0 = ap_reg_pp0_iter62_exitcond1_reg_1064) and (ap_reg_pp0_iter62_tmp_63_reg_1451 = ap_const_lv1_1))) then 
            grp_fu_239_p0 <= tmp_9_11_reg_1536;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59) and (ap_const_lv1_0 = ap_reg_pp0_iter59_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter58_tmp_57_reg_1407))) then 
            grp_fu_239_p0 <= ap_reg_pp0_iter58_Y_1_7_reg_1498;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59) and (ap_const_lv1_0 = ap_reg_pp0_iter59_exitcond1_reg_1064) and (ap_reg_pp0_iter58_tmp_57_reg_1407 = ap_const_lv1_1))) then 
            grp_fu_239_p0 <= tmp_8_10_reg_1516;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter56) and (ap_const_lv1_0 = ap_reg_pp0_iter56_exitcond1_reg_1064) and (ap_reg_pp0_iter56_tmp_57_reg_1407 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter56) and (ap_const_lv1_0 = ap_reg_pp0_iter56_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter56_tmp_57_reg_1407)))) then 
            grp_fu_239_p0 <= X_1_7_reg_1505;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (ap_const_lv1_0 = ap_reg_pp0_iter45_exitcond1_reg_1064) and (ap_reg_pp0_iter45_tmp_45_reg_1323 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (ap_const_lv1_0 = ap_reg_pp0_iter45_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter45_tmp_45_reg_1323)))) then 
            grp_fu_239_p0 <= X_1_5_reg_1457;
        else 
            grp_fu_239_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_239_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter45_exitcond1_reg_1064, ap_reg_pp0_iter56_exitcond1_reg_1064, ap_reg_pp0_iter59_exitcond1_reg_1064, ap_reg_pp0_iter62_exitcond1_reg_1064, ap_reg_pp0_iter45_tmp_45_reg_1323, ap_reg_pp0_iter56_tmp_57_reg_1407, ap_reg_pp0_iter58_tmp_57_reg_1407, ap_reg_pp0_iter62_tmp_63_reg_1451, tmp_9_6_reg_1463, ap_enable_reg_pp0_iter45, ap_reg_pp0_iter58_Y_1_7_reg_1498, tmp_9_8_reg_1511, ap_enable_reg_pp0_iter56, tmp_8_10_reg_1516, ap_enable_reg_pp0_iter59, Y_1_8_reg_1529, tmp_9_11_reg_1536, ap_enable_reg_pp0_iter62, tmp_9_9_reg_1542, ap_enable_reg_pp0_iter65)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter65))) then 
            grp_fu_239_p1 <= tmp_9_9_reg_1542;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter62) and (ap_const_lv1_0 = ap_reg_pp0_iter62_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter62_tmp_63_reg_1451))) then 
            grp_fu_239_p1 <= tmp_9_11_reg_1536;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter62) and (ap_const_lv1_0 = ap_reg_pp0_iter62_exitcond1_reg_1064) and (ap_reg_pp0_iter62_tmp_63_reg_1451 = ap_const_lv1_1))) then 
            grp_fu_239_p1 <= Y_1_8_reg_1529;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59) and (ap_const_lv1_0 = ap_reg_pp0_iter59_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter58_tmp_57_reg_1407))) then 
            grp_fu_239_p1 <= tmp_8_10_reg_1516;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59) and (ap_const_lv1_0 = ap_reg_pp0_iter59_exitcond1_reg_1064) and (ap_reg_pp0_iter58_tmp_57_reg_1407 = ap_const_lv1_1))) then 
            grp_fu_239_p1 <= ap_reg_pp0_iter58_Y_1_7_reg_1498;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter56) and (ap_const_lv1_0 = ap_reg_pp0_iter56_exitcond1_reg_1064) and (ap_reg_pp0_iter56_tmp_57_reg_1407 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter56) and (ap_const_lv1_0 = ap_reg_pp0_iter56_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter56_tmp_57_reg_1407)))) then 
            grp_fu_239_p1 <= tmp_9_8_reg_1511;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (ap_const_lv1_0 = ap_reg_pp0_iter45_exitcond1_reg_1064) and (ap_reg_pp0_iter45_tmp_45_reg_1323 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45) and (ap_const_lv1_0 = ap_reg_pp0_iter45_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter45_tmp_45_reg_1323)))) then 
            grp_fu_239_p1 <= tmp_9_6_reg_1463;
        else 
            grp_fu_239_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_243_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_243_ce <= ap_const_logic_1;
        else 
            grp_fu_243_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_243_opcode_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_reg_pp0_iter53_exitcond1_reg_1064, ap_reg_pp0_iter64_exitcond1_reg_1064, ap_reg_pp0_iter52_tmp_51_reg_1364, ap_reg_pp0_iter64_tmp_63_reg_1451, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter64, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter53) and (ap_const_lv1_0 = ap_reg_pp0_iter53_exitcond1_reg_1064) and (ap_reg_pp0_iter52_tmp_51_reg_1364 = ap_const_lv1_1) and (ap_block_pp0_stage3_00001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_logic_1 = ap_enable_reg_pp0_iter64) and (ap_const_lv1_0 = ap_reg_pp0_iter64_exitcond1_reg_1064) and (ap_block_pp0_stage4_00001 = ap_const_boolean_0) and (ap_reg_pp0_iter64_tmp_63_reg_1451 = ap_const_lv1_1)))) then 
            grp_fu_243_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_enable_reg_pp0_iter53) and (ap_const_lv1_0 = ap_reg_pp0_iter53_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter52_tmp_51_reg_1364) and (ap_block_pp0_stage3_00001 = ap_const_boolean_0))) then 
            grp_fu_243_opcode <= ap_const_lv2_0;
        else 
            grp_fu_243_opcode <= "XX";
        end if; 
    end process;


    grp_fu_243_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_reg_pp0_iter53_exitcond1_reg_1064, ap_reg_pp0_iter52_tmp_51_reg_1364, ap_reg_pp0_iter53_X_1_6_reg_1474, ap_enable_reg_pp0_iter53, ap_reg_pp0_iter64_X_1_8_reg_1522, ap_enable_reg_pp0_iter64)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter64))) then 
            grp_fu_243_p0 <= ap_reg_pp0_iter64_X_1_8_reg_1522;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter53) and (ap_const_lv1_0 = ap_reg_pp0_iter53_exitcond1_reg_1064) and (ap_reg_pp0_iter52_tmp_51_reg_1364 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter53) and (ap_const_lv1_0 = ap_reg_pp0_iter53_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter52_tmp_51_reg_1364)))) then 
            grp_fu_243_p0 <= ap_reg_pp0_iter53_X_1_6_reg_1474;
        else 
            grp_fu_243_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_243_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_reg_pp0_iter53_exitcond1_reg_1064, ap_reg_pp0_iter52_tmp_51_reg_1364, tmp_9_7_reg_1493, ap_enable_reg_pp0_iter53, tmp_9_9_reg_1542, ap_enable_reg_pp0_iter64)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter64))) then 
            grp_fu_243_p1 <= tmp_9_9_reg_1542;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter53) and (ap_const_lv1_0 = ap_reg_pp0_iter53_exitcond1_reg_1064) and (ap_reg_pp0_iter52_tmp_51_reg_1364 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter53) and (ap_const_lv1_0 = ap_reg_pp0_iter53_exitcond1_reg_1064) and (ap_const_lv1_0 = ap_reg_pp0_iter52_tmp_51_reg_1364)))) then 
            grp_fu_243_p1 <= tmp_9_7_reg_1493;
        else 
            grp_fu_243_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_247_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_247_ce <= ap_const_logic_1;
        else 
            grp_fu_247_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_247_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_reg_1083, Y_1_reg_1126, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter20, Y_1_1_reg_1167, ap_enable_reg_pp0_iter25, X_1_2_reg_1232, ap_enable_reg_pp0_iter31, Y_1_3_reg_1304, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter31))) then 
            grp_fu_247_p0 <= Y_1_3_reg_1304;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter25))) then 
            grp_fu_247_p0 <= X_1_2_reg_1232;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20))) then 
            grp_fu_247_p0 <= Y_1_1_reg_1167;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17))) then 
            grp_fu_247_p0 <= Y_1_reg_1126;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_247_p0 <= tmp_reg_1083;
        else 
            grp_fu_247_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_247_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter31))) then 
            grp_fu_247_p1 <= ap_const_lv64_3FB0000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter25))) then 
            grp_fu_247_p1 <= ap_const_lv64_3FC0000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20))) then 
            grp_fu_247_p1 <= ap_const_lv64_3FD0000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17))) then 
            grp_fu_247_p1 <= ap_const_lv64_3FE0000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            grp_fu_247_p1 <= ap_const_lv64_400921FB54442D18;
        else 
            grp_fu_247_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_254_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_254_ce <= ap_const_logic_1;
        else 
            grp_fu_254_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_254_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, X_1_1_reg_1191, Y_1_2_reg_1262, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter33, X_1_3_reg_1330, X_1_4_reg_1371, Y_1_4_reg_1382, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter39))) then 
            grp_fu_254_p0 <= Y_1_4_reg_1382;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter37))) then 
            grp_fu_254_p0 <= X_1_4_reg_1371;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter33))) then 
            grp_fu_254_p0 <= X_1_3_reg_1330;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter28))) then 
            grp_fu_254_p0 <= Y_1_2_reg_1262;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter22))) then 
            grp_fu_254_p0 <= X_1_1_reg_1191;
        else 
            grp_fu_254_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_254_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter37)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter37)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter39)))) then 
            grp_fu_254_p1 <= ap_const_lv64_3FA0000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter33))) then 
            grp_fu_254_p1 <= ap_const_lv64_3FB0000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter28))) then 
            grp_fu_254_p1 <= ap_const_lv64_3FC0000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter22))) then 
            grp_fu_254_p1 <= ap_const_lv64_3FD0000000000000;
        else 
            grp_fu_254_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_264_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_264_ce <= ap_const_logic_1;
        else 
            grp_fu_264_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_264_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter42, Y_1_5_reg_1423, X_1_5_reg_1457, ap_enable_reg_pp0_iter45, X_1_6_reg_1474, ap_enable_reg_pp0_iter53, Y_1_7_reg_1498, ap_enable_reg_pp0_iter59, X_1_8_reg_1522, ap_enable_reg_pp0_iter48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59))) then 
            grp_fu_264_p0 <= X_1_8_reg_1522;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter53))) then 
            grp_fu_264_p0 <= Y_1_7_reg_1498;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter48))) then 
            grp_fu_264_p0 <= X_1_6_reg_1474;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45))) then 
            grp_fu_264_p0 <= X_1_5_reg_1457;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42))) then 
            grp_fu_264_p0 <= Y_1_5_reg_1423;
        else 
            grp_fu_264_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_264_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59))) then 
            grp_fu_264_p1 <= ap_const_lv64_3F60000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter53))) then 
            grp_fu_264_p1 <= ap_const_lv64_3F70000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter48))) then 
            grp_fu_264_p1 <= ap_const_lv64_3F80000000000000;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter42)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter45)))) then 
            grp_fu_264_p1 <= ap_const_lv64_3F90000000000000;
        else 
            grp_fu_264_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_270_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_270_ce <= ap_const_logic_1;
        else 
            grp_fu_270_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_270_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, Y_1_6_reg_1480, X_1_7_reg_1505, ap_enable_reg_pp0_iter56, Y_1_8_reg_1529, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter61))) then 
            grp_fu_270_p0 <= Y_1_8_reg_1529;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter56))) then 
            grp_fu_270_p0 <= X_1_7_reg_1505;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter50))) then 
            grp_fu_270_p0 <= Y_1_6_reg_1480;
        else 
            grp_fu_270_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_270_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter61))) then 
            grp_fu_270_p1 <= ap_const_lv64_3F60000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter56))) then 
            grp_fu_270_p1 <= ap_const_lv64_3F70000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter50))) then 
            grp_fu_270_p1 <= ap_const_lv64_3F80000000000000;
        else 
            grp_fu_270_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_279_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_279_ce <= ap_const_logic_1;
        else 
            grp_fu_279_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_284_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_284_ce <= ap_const_logic_1;
        else 
            grp_fu_284_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_284_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, radian_reg_1093, ap_reg_pp0_iter19_radian_reg_1093, ap_reg_pp0_iter26_radian_reg_1093, ap_reg_pp0_iter29_radian_reg_1093, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter29))) then 
            grp_fu_284_p0 <= ap_reg_pp0_iter29_radian_reg_1093;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter26))) then 
            grp_fu_284_p0 <= ap_reg_pp0_iter26_radian_reg_1093;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20))) then 
            grp_fu_284_p0 <= ap_reg_pp0_iter19_radian_reg_1093;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter16)))) then 
            grp_fu_284_p0 <= radian_reg_1093;
        else 
            grp_fu_284_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_284_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter16, current_1_reg_1119, ap_enable_reg_pp0_iter17, current_1_1_reg_1160, ap_enable_reg_pp0_iter20, current_1_3_reg_1238, ap_enable_reg_pp0_iter26, current_1_4_reg_1275, ap_enable_reg_pp0_iter29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter29))) then 
            grp_fu_284_p1 <= current_1_4_reg_1275;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter26))) then 
            grp_fu_284_p1 <= current_1_3_reg_1238;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter20))) then 
            grp_fu_284_p1 <= current_1_1_reg_1160;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter17))) then 
            grp_fu_284_p1 <= current_1_reg_1119;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter16))) then 
            grp_fu_284_p1 <= ap_const_lv64_0;
        else 
            grp_fu_284_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_289_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_289_ce <= ap_const_logic_1;
        else 
            grp_fu_289_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_289_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_reg_pp0_iter23_radian_reg_1093, ap_reg_pp0_iter32_radian_reg_1093, ap_reg_pp0_iter35_radian_reg_1093, ap_reg_pp0_iter39_radian_reg_1093, ap_reg_pp0_iter43_radian_reg_1093, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter43))) then 
            grp_fu_289_p0 <= ap_reg_pp0_iter43_radian_reg_1093;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter39))) then 
            grp_fu_289_p0 <= ap_reg_pp0_iter39_radian_reg_1093;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36))) then 
            grp_fu_289_p0 <= ap_reg_pp0_iter35_radian_reg_1093;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter33))) then 
            grp_fu_289_p0 <= ap_reg_pp0_iter32_radian_reg_1093;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23))) then 
            grp_fu_289_p0 <= ap_reg_pp0_iter23_radian_reg_1093;
        else 
            grp_fu_289_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_289_p1_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_enable_reg_pp0_iter23, current_1_2_reg_1202, current_1_5_reg_1311, ap_enable_reg_pp0_iter33, current_1_6_reg_1346, ap_enable_reg_pp0_iter36, current_1_7_reg_1389, ap_enable_reg_pp0_iter39, current_1_8_reg_1430, ap_enable_reg_pp0_iter43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter43))) then 
            grp_fu_289_p1 <= current_1_8_reg_1430;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter39))) then 
            grp_fu_289_p1 <= current_1_7_reg_1389;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter36))) then 
            grp_fu_289_p1 <= current_1_6_reg_1346;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter33))) then 
            grp_fu_289_p1 <= current_1_5_reg_1311;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter23))) then 
            grp_fu_289_p1 <= current_1_2_reg_1202;
        else 
            grp_fu_289_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_293_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_block_pp0_stage2_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_block_pp0_stage4_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3_11001 = ap_const_boolean_0)))) then 
            grp_fu_293_ce <= ap_const_logic_1;
        else 
            grp_fu_293_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_293_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_phi_fu_214_p4),32));

    grp_fu_296_p0_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_reg_pp0_iter58_tmp_57_reg_1407, ap_reg_pp0_iter61_tmp_57_reg_1407, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter61)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_block_pp0_stage3 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter61))) then 
            grp_fu_296_p0 <= ap_reg_pp0_iter61_tmp_57_reg_1407;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_block_pp0_stage1 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter59))) then 
            grp_fu_296_p0 <= ap_reg_pp0_iter58_tmp_57_reg_1407;
        else 
            grp_fu_296_p0 <= "X";
        end if; 
    end process;

    grp_fu_296_p3 <= 
        grp_fu_239_p2 when (grp_fu_296_p0(0) = '1') else 
        grp_fu_239_p2;

    i1_phi_fu_214_p4_assign_proc : process(exitcond1_reg_1064, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i1_reg_210, i_reg_1078, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond1_reg_1064 = ap_const_lv1_0))) then 
            i1_phi_fu_214_p4 <= i_reg_1078;
        else 
            i1_phi_fu_214_p4 <= i1_reg_210;
        end if; 
    end process;

    i_fu_362_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(i1_phi_fu_214_p4));
    notlhs1_fu_682_p2 <= "0" when (tmp_34_fu_668_p4 = ap_const_lv11_7FF) else "1";
    notlhs2_fu_441_p2 <= "0" when (tmp_10_fu_427_p4 = ap_const_lv11_7FF) else "1";
    notlhs3_fu_742_p2 <= "0" when (tmp_40_fu_728_p4 = ap_const_lv11_7FF) else "1";
    notlhs4_fu_502_p2 <= "0" when (tmp_16_fu_488_p4 = ap_const_lv11_7FF) else "1";
    notlhs5_fu_802_p2 <= "0" when (tmp_46_fu_788_p4 = ap_const_lv11_7FF) else "1";
    notlhs6_fu_562_p2 <= "0" when (tmp_22_fu_548_p4 = ap_const_lv11_7FF) else "1";
    notlhs7_fu_869_p2 <= "0" when (tmp_52_fu_855_p4 = ap_const_lv11_7FF) else "1";
    notlhs8_fu_622_p2 <= "0" when (tmp_28_fu_608_p4 = ap_const_lv11_7FF) else "1";
    notlhs9_fu_929_p2 <= "0" when (tmp_58_fu_915_p4 = ap_const_lv11_7FF) else "1";
    notlhs_fu_385_p2 <= "0" when (tmp_s_fu_371_p4 = ap_const_lv11_7FF) else "1";
    notrhs1_fu_688_p2 <= "1" when (tmp_35_fu_678_p1 = ap_const_lv52_0) else "0";
    notrhs2_fu_447_p2 <= "1" when (tmp_11_fu_437_p1 = ap_const_lv52_0) else "0";
    notrhs3_fu_748_p2 <= "1" when (tmp_41_fu_738_p1 = ap_const_lv52_0) else "0";
    notrhs4_fu_508_p2 <= "1" when (tmp_17_fu_498_p1 = ap_const_lv52_0) else "0";
    notrhs5_fu_808_p2 <= "1" when (tmp_47_fu_798_p1 = ap_const_lv52_0) else "0";
    notrhs6_fu_568_p2 <= "1" when (tmp_23_fu_558_p1 = ap_const_lv52_0) else "0";
    notrhs7_fu_875_p2 <= "1" when (tmp_53_fu_865_p1 = ap_const_lv52_0) else "0";
    notrhs8_fu_628_p2 <= "1" when (tmp_29_fu_618_p1 = ap_const_lv52_0) else "0";
    notrhs9_fu_935_p2 <= "1" when (tmp_59_fu_925_p1 = ap_const_lv52_0) else "0";
    notrhs_fu_391_p2 <= "1" when (tmp_6_fu_381_p1 = ap_const_lv52_0) else "0";
    radian_to_int_fu_368_p1 <= radian_reg_1093;
    s4_sum_cast_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(s4_sum_reg_1570),64));
    s4_sum_fu_1015_p2 <= std_logic_vector(unsigned(tmp_5_cast_reg_1054) + unsigned(tmp_3_cast_reg_1553));
    theta2_sum_cast_fu_1005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(theta2_sum_reg_1559),64));
    theta2_sum_fu_1000_p2 <= std_logic_vector(unsigned(tmp_6_cast_reg_1059) + unsigned(tmp_3_cast_fu_997_p1));
    tmp_10_fu_427_p4 <= current_1_to_int_fu_424_p1(62 downto 52);
    tmp_11_fu_437_p1 <= current_1_to_int_fu_424_p1(52 - 1 downto 0);
    tmp_12_fu_453_p2 <= (notrhs2_fu_447_p2 or notlhs2_fu_441_p2);
    tmp_13_fu_459_p2 <= (tmp_8_reg_1106 and tmp_12_fu_453_p2);
    tmp_15_fu_464_p2 <= (tmp_13_fu_459_p2 and tmp_14_reg_1132);
    tmp_16_fu_488_p4 <= current_1_1_to_int_fu_485_p1(62 downto 52);
    tmp_17_fu_498_p1 <= current_1_1_to_int_fu_485_p1(52 - 1 downto 0);
    tmp_18_fu_514_p2 <= (notrhs4_fu_508_p2 or notlhs4_fu_502_p2);
    tmp_19_fu_520_p2 <= (ap_reg_pp0_iter19_tmp_8_reg_1106 and tmp_18_fu_514_p2);
    tmp_21_fu_525_p2 <= (tmp_19_fu_520_p2 and tmp_20_reg_1174);
    tmp_22_fu_548_p4 <= current_1_2_to_int_fu_545_p1(62 downto 52);
    tmp_23_fu_558_p1 <= current_1_2_to_int_fu_545_p1(52 - 1 downto 0);
    tmp_24_fu_574_p2 <= (notrhs6_fu_568_p2 or notlhs6_fu_562_p2);
    tmp_25_fu_580_p2 <= (ap_reg_pp0_iter22_tmp_8_reg_1106 and tmp_24_fu_574_p2);
    tmp_27_fu_585_p2 <= (tmp_25_fu_580_p2 and tmp_26_reg_1209);
    tmp_28_fu_608_p4 <= current_1_3_to_int_fu_605_p1(62 downto 52);
    tmp_29_fu_618_p1 <= current_1_3_to_int_fu_605_p1(52 - 1 downto 0);
    tmp_2_fu_356_p2 <= std_logic_vector(signed(ap_const_lv7_7F) + signed(i1_phi_fu_214_p4));
    tmp_30_fu_634_p2 <= (notrhs8_fu_628_p2 or notlhs8_fu_622_p2);
    tmp_31_fu_640_p2 <= (ap_reg_pp0_iter26_tmp_8_reg_1106 and tmp_30_fu_634_p2);
    tmp_33_fu_645_p2 <= (tmp_31_fu_640_p2 and tmp_32_reg_1245);
    tmp_34_fu_668_p4 <= current_1_4_to_int_fu_665_p1(62 downto 52);
    tmp_35_fu_678_p1 <= current_1_4_to_int_fu_665_p1(52 - 1 downto 0);
    tmp_36_fu_694_p2 <= (notrhs1_fu_688_p2 or notlhs1_fu_682_p2);
    tmp_37_fu_700_p2 <= (ap_reg_pp0_iter29_tmp_8_reg_1106 and tmp_36_fu_694_p2);
    tmp_39_fu_705_p2 <= (tmp_37_fu_700_p2 and tmp_38_reg_1282);
    tmp_3_cast_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter66_tmp_2_reg_1073),62));
    tmp_3_fu_303_p4 <= c(63 downto 3);
    tmp_40_fu_728_p4 <= current_1_5_to_int_fu_725_p1(62 downto 52);
    tmp_41_fu_738_p1 <= current_1_5_to_int_fu_725_p1(52 - 1 downto 0);
    tmp_42_fu_754_p2 <= (notrhs3_fu_748_p2 or notlhs3_fu_742_p2);
    tmp_43_fu_760_p2 <= (ap_reg_pp0_iter32_tmp_8_reg_1106 and tmp_42_fu_754_p2);
    tmp_45_fu_765_p2 <= (tmp_43_fu_760_p2 and tmp_44_reg_1318);
    tmp_46_fu_788_p4 <= current_1_6_to_int_fu_785_p1(62 downto 52);
    tmp_47_fu_798_p1 <= current_1_6_to_int_fu_785_p1(52 - 1 downto 0);
    tmp_48_fu_814_p2 <= (notrhs5_fu_808_p2 or notlhs5_fu_802_p2);
    tmp_49_fu_820_p2 <= (ap_reg_pp0_iter35_tmp_8_reg_1106 and tmp_48_fu_814_p2);
    tmp_4_cast_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_303_p4),62));
    tmp_4_fu_317_p4 <= s(63 downto 3);
    tmp_51_fu_825_p2 <= (tmp_49_fu_820_p2 and tmp_50_reg_1353);
    tmp_52_fu_855_p4 <= current_1_7_to_int_fu_852_p1(62 downto 52);
    tmp_53_fu_865_p1 <= current_1_7_to_int_fu_852_p1(52 - 1 downto 0);
    tmp_54_fu_881_p2 <= (notrhs7_fu_875_p2 or notlhs7_fu_869_p2);
    tmp_55_fu_887_p2 <= (ap_reg_pp0_iter39_tmp_8_reg_1106 and tmp_54_fu_881_p2);
    tmp_57_fu_892_p2 <= (tmp_55_fu_887_p2 and tmp_56_reg_1402);
    tmp_58_fu_915_p4 <= current_1_8_to_int_fu_912_p1(62 downto 52);
    tmp_59_fu_925_p1 <= current_1_8_to_int_fu_912_p1(52 - 1 downto 0);
    tmp_5_cast_fu_327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_317_p4),62));
    tmp_5_fu_331_p4 <= theta(63 downto 3);
    tmp_60_fu_941_p2 <= (notrhs9_reg_1441 or notlhs9_reg_1436);
    tmp_61_fu_945_p2 <= (ap_reg_pp0_iter43_tmp_8_reg_1106 and tmp_60_fu_941_p2);
    tmp_63_fu_950_p2 <= (tmp_61_fu_945_p2 and tmp_62_reg_1446);
    tmp_6_cast_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_331_p4),62));
    tmp_6_fu_381_p1 <= radian_to_int_fu_368_p1(52 - 1 downto 0);
    tmp_7_fu_403_p2 <= (tmp_8_fu_397_p2 and tmp_9_reg_1101);
    tmp_8_fu_397_p2 <= (notrhs_fu_391_p2 or notlhs_fu_385_p2);
    tmp_s_fu_371_p4 <= radian_to_int_fu_368_p1(62 downto 52);
end behav;
