

================================================================
== Vitis HLS Report for 'Forward_propagation'
================================================================
* Date:           Mon Jul 25 15:07:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        ANN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.650 us|  0.650 us|    9|    9|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 66


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 1
  Pipeline-0 : II = 9, D = 66, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%X_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %X" [Forward_propagation.cpp:25]   --->   Operation 67 'read' 'X_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %X_read" [Forward_propagation.cpp:25]   --->   Operation 68 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 69 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 9" [Forward_propagation.cpp:25]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 70 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 9" [Forward_propagation.cpp:25]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 9" [Forward_propagation.cpp:25]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 72 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 9" [Forward_propagation.cpp:25]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 73 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 9" [Forward_propagation.cpp:25]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 74 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 9" [Forward_propagation.cpp:25]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 75 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 9" [Forward_propagation.cpp:25]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 76 [1/1] (7.30ns)   --->   "%X_normalized_V = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Forward_propagation.cpp:25]   --->   Operation 76 'read' 'X_normalized_V' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %X_normalized_V, i32 3"   --->   Operation 77 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1393 = trunc i8 %X_normalized_V"   --->   Operation 78 'trunc' 'trunc_ln1393' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 79 [1/1] (7.30ns)   --->   "%X_normalized_V_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Forward_propagation.cpp:25]   --->   Operation 79 'read' 'X_normalized_V_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i8 %X_normalized_V"   --->   Operation 80 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%r_V_425 = mul i14 %sext_ln1319, i14 29"   --->   Operation 81 'mul' 'r_V_425' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %X_normalized_V_1, i32 3"   --->   Operation 82 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [3/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln1393 = mul i14 %sext_ln1319, i14 16331"   --->   Operation 83 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln1393_1 = mul i14 %sext_ln1319, i14 16340"   --->   Operation 84 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 85 [3/3] (1.05ns) (grouped into DSP with root node ret_V_40)   --->   "%r_V_456 = mul i14 %sext_ln1319, i14 16361"   --->   Operation 85 'mul' 'r_V_456' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 86 [3/3] (1.05ns) (grouped into DSP with root node ret_V_57)   --->   "%r_V_465 = mul i14 %sext_ln1319, i14 16365"   --->   Operation 86 'mul' 'r_V_465' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 87 [1/1] (7.30ns)   --->   "%X_normalized_V_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Forward_propagation.cpp:25]   --->   Operation 87 'read' 'X_normalized_V_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 88 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%r_V_425 = mul i14 %sext_ln1319, i14 29"   --->   Operation 88 'mul' 'r_V_425' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i8 %X_normalized_V_1"   --->   Operation 89 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i8 %X_normalized_V_1"   --->   Operation 90 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [2/3] (1.05ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln1393 = mul i14 %sext_ln1319, i14 16331"   --->   Operation 91 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 92 [1/1] (4.17ns)   --->   "%r_V_433 = mul i14 %sext_ln1319_3, i14 16363"   --->   Operation 92 'mul' 'r_V_433' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_433, i32 5"   --->   Operation 93 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [2/3] (1.05ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln1393_1 = mul i14 %sext_ln1319, i14 16340"   --->   Operation 94 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 95 [2/3] (1.05ns) (grouped into DSP with root node ret_V_40)   --->   "%r_V_456 = mul i14 %sext_ln1319, i14 16361"   --->   Operation 95 'mul' 'r_V_456' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 96 [1/1] (4.17ns)   --->   "%r_V_40 = mul i15 %sext_ln1319_1, i15 32730"   --->   Operation 96 'mul' 'r_V_40' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_40, i32 5"   --->   Operation 97 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [2/3] (1.05ns) (grouped into DSP with root node ret_V_57)   --->   "%r_V_465 = mul i14 %sext_ln1319, i14 16365"   --->   Operation 98 'mul' 'r_V_465' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 99 [1/1] (4.17ns)   --->   "%r_V_472 = mul i15 %sext_ln1319_1, i15 35"   --->   Operation 99 'mul' 'r_V_472' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_472, i32 5"   --->   Operation 100 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [3/3] (1.05ns) (grouped into DSP with root node ret_V_74)   --->   "%r_V_480 = mul i14 %sext_ln1319, i14 16363"   --->   Operation 101 'mul' 'r_V_480' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %X_normalized_V_2, i32 2"   --->   Operation 102 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node ret_V_83)   --->   "%mul_ln1393_2 = mul i14 %sext_ln1319, i14 16330"   --->   Operation 103 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 104 [1/1] (4.17ns)   --->   "%r_V_488 = mul i15 %sext_ln1319_1, i15 32731"   --->   Operation 104 'mul' 'r_V_488' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_488, i32 5"   --->   Operation 105 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 106 [1/1] (7.30ns)   --->   "%X_normalized_V_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Forward_propagation.cpp:25]   --->   Operation 106 'read' 'X_normalized_V_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 107 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%r_V_425 = mul i14 %sext_ln1319, i14 29"   --->   Operation 107 'mul' 'r_V_425' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 108 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i14 %r_V_425, i14 15744"   --->   Operation 108 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i8 %X_normalized_V_2"   --->   Operation 109 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1319_7 = sext i8 %X_normalized_V_2"   --->   Operation 110 'sext' 'sext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln1393 = mul i14 %sext_ln1319, i14 16331"   --->   Operation 111 'mul' 'mul_ln1393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 112 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i14 %mul_ln1393, i14 15744"   --->   Operation 112 'add' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%r_V_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %X_normalized_V, i2 0"   --->   Operation 113 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1393_15 = sext i10 %r_V_2"   --->   Operation 114 'sext' 'sext_ln1393_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1393_16 = sext i10 %r_V_2"   --->   Operation 115 'sext' 'sext_ln1393_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1393_17 = sext i10 %r_V_2"   --->   Operation 116 'sext' 'sext_ln1393_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (1.73ns)   --->   "%sub_ln1393 = sub i11 320, i11 %sext_ln1393_17"   --->   Operation 117 'sub' 'sub_ln1393' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln864_16 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %sub_ln1393, i32 6, i32 10"   --->   Operation 118 'partselect' 'trunc_ln864_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln423 = sext i5 %trunc_ln864_16"   --->   Operation 119 'sext' 'sext_ln423' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1393, i32 5"   --->   Operation 120 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln423_24 = zext i1 %tmp_22"   --->   Operation 121 'zext' 'zext_ln423_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (1.78ns)   --->   "%lhs_30 = add i6 %zext_ln423_24, i6 %sext_ln423"   --->   Operation 122 'add' 'lhs_30' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln423 = trunc i8 %X_normalized_V_3"   --->   Operation 123 'trunc' 'trunc_ln423' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1319_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %X_normalized_V, i5 0"   --->   Operation 124 'bitconcatenate' 'shl_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1319_48 = sext i13 %shl_ln1319_9"   --->   Operation 125 'sext' 'sext_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (1.67ns)   --->   "%r_V_24 = sub i14 %sext_ln1319_48, i14 %sext_ln1393_16"   --->   Operation 126 'sub' 'r_V_24' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (1.81ns)   --->   "%add_ln1393_25 = add i14 %r_V_24, i14 1280"   --->   Operation 127 'add' 'add_ln1393_25' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln864_23 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln1393_25, i32 6, i32 13"   --->   Operation 128 'partselect' 'trunc_ln864_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_24, i32 5"   --->   Operation 129 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln1393_1 = mul i14 %sext_ln1319, i14 16340"   --->   Operation 130 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 131 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_32 = add i14 %mul_ln1393_1, i14 2048"   --->   Operation 131 'add' 'ret_V_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 132 [1/1] (4.17ns)   --->   "%r_V_33 = mul i14 %sext_ln1319_7, i14 22"   --->   Operation 132 'mul' 'r_V_33' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_33, i32 5"   --->   Operation 133 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node ret_V_40)   --->   "%r_V_456 = mul i14 %sext_ln1319, i14 16361"   --->   Operation 134 'mul' 'r_V_456' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 135 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_40 = add i14 %r_V_456, i14 1216"   --->   Operation 135 'add' 'ret_V_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 136 [1/1] (1.67ns)   --->   "%sub_ln1393_1 = sub i14 1792, i14 %sext_ln1319_48"   --->   Operation 136 'sub' 'sub_ln1393_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln864_49 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %sub_ln1393_1, i32 6, i32 13"   --->   Operation 137 'partselect' 'trunc_ln864_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln423_2 = sext i8 %trunc_ln864_49"   --->   Operation 138 'sext' 'sext_ln423_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln1393_1, i32 5"   --->   Operation 139 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln423_59 = zext i1 %tmp_54"   --->   Operation 140 'zext' 'zext_ln423_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (1.91ns)   --->   "%lhs_90 = add i9 %zext_ln423_59, i9 %sext_ln423_2"   --->   Operation 141 'add' 'lhs_90' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (4.17ns)   --->   "%r_V_459 = mul i14 %sext_ln1319_7, i14 16362"   --->   Operation 142 'mul' 'r_V_459' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_459, i32 5"   --->   Operation 143 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node ret_V_57)   --->   "%r_V_465 = mul i14 %sext_ln1319, i14 16365"   --->   Operation 144 'mul' 'r_V_465' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 145 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_57 = add i14 %r_V_465, i14 2048"   --->   Operation 145 'add' 'ret_V_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 146 [1/1] (4.17ns)   --->   "%r_V_467 = mul i15 %sext_ln1319_4, i15 32727"   --->   Operation 146 'mul' 'r_V_467' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_467, i32 5"   --->   Operation 147 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln1393 = add i12 %sext_ln1393_15, i12 3136"   --->   Operation 148 'add' 'add_ln1393' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln864_67 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln1393, i32 6, i32 11"   --->   Operation 149 'partselect' 'trunc_ln864_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln423_3 = sext i6 %trunc_ln864_67"   --->   Operation 150 'sext' 'sext_ln423_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln423_76 = zext i1 %tmp_69"   --->   Operation 151 'zext' 'zext_ln423_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.82ns)   --->   "%lhs_122 = add i7 %zext_ln423_76, i7 %sext_ln423_3"   --->   Operation 152 'add' 'lhs_122' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%lhs_123 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %lhs_122, i6 0"   --->   Operation 153 'bitconcatenate' 'lhs_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1393_208 = sext i13 %lhs_123"   --->   Operation 154 'sext' 'sext_ln1393_208' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (1.94ns)   --->   "%ret_V_66 = add i15 %sext_ln1393_208, i15 %r_V_472"   --->   Operation 155 'add' 'ret_V_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_66, i32 6, i32 14"   --->   Operation 156 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [2/3] (1.05ns) (grouped into DSP with root node ret_V_74)   --->   "%r_V_480 = mul i14 %sext_ln1319, i14 16363"   --->   Operation 157 'mul' 'r_V_480' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 158 [2/3] (1.05ns) (grouped into DSP with root node ret_V_83)   --->   "%mul_ln1393_2 = mul i14 %sext_ln1319, i14 16330"   --->   Operation 158 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 159 [1/1] (1.54ns)   --->   "%add_ln1393_95 = add i12 %sext_ln1393_15, i12 2944"   --->   Operation 159 'add' 'add_ln1393_95' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1393_79 = sext i12 %add_ln1393_95"   --->   Operation 160 'sext' 'sext_ln1393_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln1393_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln1393, i5 0"   --->   Operation 161 'bitconcatenate' 'trunc_ln1393_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln1393_1 = trunc i12 %add_ln1393_95"   --->   Operation 162 'trunc' 'trunc_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (1.67ns)   --->   "%add_ln1393_94 = add i14 %sext_ln1393_79, i14 %sext_ln1319_48"   --->   Operation 163 'add' 'add_ln1393_94' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (1.82ns)   --->   "%add_ln864 = add i6 %trunc_ln1393_1, i6 %trunc_ln1393_s"   --->   Operation 164 'add' 'add_ln864' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln864_93 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln1393_94, i32 6, i32 13"   --->   Operation 165 'partselect' 'trunc_ln864_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln864, i32 5"   --->   Operation 166 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 167 [1/1] (7.30ns)   --->   "%X_normalized_V_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Forward_propagation.cpp:25]   --->   Operation 167 'read' 'X_normalized_V_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 168 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i14 %r_V_425, i14 15744"   --->   Operation 168 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V, i32 6, i32 13"   --->   Operation 169 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln869 = sext i8 %trunc_ln"   --->   Operation 170 'sext' 'sext_ln869' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V, i32 5"   --->   Operation 171 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i1 %tmp"   --->   Operation 172 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (1.91ns)   --->   "%lhs = add i9 %zext_ln423, i9 %sext_ln869"   --->   Operation 173 'add' 'lhs' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i8 %X_normalized_V_1"   --->   Operation 174 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%r_V_426 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %X_normalized_V_1, i2 0"   --->   Operation 175 'bitconcatenate' 'r_V_426' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1316 = sext i10 %r_V_426"   --->   Operation 176 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs, i6 0"   --->   Operation 177 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1393_18 = sext i15 %lhs_1"   --->   Operation 178 'sext' 'sext_ln1393_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i10 %r_V_426"   --->   Operation 179 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.94ns)   --->   "%ret_V_1 = add i16 %sext_ln1393_18, i16 %sext_ln1393"   --->   Operation 180 'add' 'ret_V_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_1, i32 6, i32 15"   --->   Operation 181 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1319_12 = sext i8 %X_normalized_V_3"   --->   Operation 182 'sext' 'sext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_8 = add i14 %mul_ln1393, i14 15744"   --->   Operation 183 'add' 'ret_V_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln864_8 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_8, i32 6, i32 13"   --->   Operation 184 'partselect' 'trunc_ln864_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln869_1 = sext i8 %trunc_ln864_8"   --->   Operation 185 'sext' 'sext_ln869_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_8, i32 5"   --->   Operation 186 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln423_14 = zext i1 %tmp_8"   --->   Operation 187 'zext' 'zext_ln423_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (1.91ns)   --->   "%lhs_14 = add i9 %zext_ln423_14, i9 %sext_ln869_1"   --->   Operation 188 'add' 'lhs_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%lhs_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_14, i6 0"   --->   Operation 189 'bitconcatenate' 'lhs_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1393_58 = sext i15 %lhs_15"   --->   Operation 190 'sext' 'sext_ln1393_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1393_7 = sext i14 %r_V_433"   --->   Operation 191 'sext' 'sext_ln1393_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (1.94ns)   --->   "%ret_V_9 = add i16 %sext_ln1393_58, i16 %sext_ln1393_7"   --->   Operation 192 'add' 'ret_V_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln864_9 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_9, i32 6, i32 15"   --->   Operation 193 'partselect' 'trunc_ln864_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (4.17ns)   --->   "%r_V_435 = mul i14 %sext_ln1319_12, i14 27"   --->   Operation 194 'mul' 'r_V_435' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_435, i32 5"   --->   Operation 195 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln1319_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %X_normalized_V_1, i4 0"   --->   Operation 196 'bitconcatenate' 'shl_ln1319_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1319_44 = sext i12 %shl_ln1319_s"   --->   Operation 197 'sext' 'sext_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %X_normalized_V_1, i1 0"   --->   Operation 198 'bitconcatenate' 'shl_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1319_45 = sext i9 %shl_ln1319_1"   --->   Operation 199 'sext' 'sext_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1319_46 = sext i9 %shl_ln1319_1"   --->   Operation 200 'sext' 'sext_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (1.54ns)   --->   "%r_V_440 = sub i13 %sext_ln1319_46, i13 %sext_ln1319_44"   --->   Operation 201 'sub' 'r_V_440' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%lhs_31 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %lhs_30, i6 0"   --->   Operation 202 'bitconcatenate' 'lhs_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1393_94 = sext i12 %lhs_31"   --->   Operation 203 'sext' 'sext_ln1393_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1393_202 = sext i13 %r_V_440"   --->   Operation 204 'sext' 'sext_ln1393_202' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (1.67ns)   --->   "%ret_V_17 = add i14 %sext_ln1393_94, i14 %sext_ln1393_202"   --->   Operation 205 'add' 'ret_V_17' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_17, i32 6, i32 13"   --->   Operation 206 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i8 %tmp_23"   --->   Operation 207 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_440, i32 5"   --->   Operation 208 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln423_25 = zext i1 %tmp_24"   --->   Operation 209 'zext' 'zext_ln423_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (1.91ns)   --->   "%lhs_32 = add i10 %zext_ln423_25, i10 %sext_ln864"   --->   Operation 210 'add' 'lhs_32' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln1319_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %X_normalized_V_2, i4 0"   --->   Operation 211 'bitconcatenate' 'shl_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1319_47 = sext i12 %shl_ln1319_4"   --->   Operation 212 'sext' 'sext_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (1.54ns)   --->   "%r_V_441 = sub i13 0, i13 %sext_ln1319_47"   --->   Operation 213 'sub' 'r_V_441' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%lhs_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_32, i6 0"   --->   Operation 214 'bitconcatenate' 'lhs_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1393_19 = sext i13 %r_V_441"   --->   Operation 215 'sext' 'sext_ln1393_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (2.07ns)   --->   "%ret_V_18 = add i16 %lhs_33, i16 %sext_ln1393_19"   --->   Operation 216 'add' 'ret_V_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln864_17 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_18, i32 6, i32 15"   --->   Operation 217 'partselect' 'trunc_ln864_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_441, i32 5"   --->   Operation 218 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln423_1 = sext i8 %trunc_ln864_23"   --->   Operation 219 'sext' 'sext_ln423_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln423_33 = zext i1 %tmp_31"   --->   Operation 220 'zext' 'zext_ln423_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (1.91ns)   --->   "%lhs_44 = add i9 %zext_ln423_33, i9 %sext_ln423_1"   --->   Operation 221 'add' 'lhs_44' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319 = sub i11 0, i11 %sext_ln1316"   --->   Operation 222 'sub' 'sub_ln1319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 223 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%r_V_444 = sub i11 %sub_ln1319, i11 %sext_ln1319_2"   --->   Operation 223 'sub' 'r_V_444' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%lhs_45 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_44, i6 0"   --->   Operation 224 'bitconcatenate' 'lhs_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1393_203 = sext i15 %lhs_45"   --->   Operation 225 'sext' 'sext_ln1393_203' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1393_25 = sext i11 %r_V_444"   --->   Operation 226 'sext' 'sext_ln1393_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (1.94ns)   --->   "%ret_V_24 = add i16 %sext_ln1393_203, i16 %sext_ln1393_25"   --->   Operation 227 'add' 'ret_V_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln864_24 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_24, i32 6, i32 15"   --->   Operation 228 'partselect' 'trunc_ln864_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V_444, i32 5"   --->   Operation 229 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_32 = add i14 %mul_ln1393_1, i14 2048"   --->   Operation 230 'add' 'ret_V_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln864_32 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_32, i32 6, i32 13"   --->   Operation 231 'partselect' 'trunc_ln864_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln869_2 = sext i8 %trunc_ln864_32"   --->   Operation 232 'sext' 'sext_ln869_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_32, i32 5"   --->   Operation 233 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln423_42 = zext i1 %tmp_39"   --->   Operation 234 'zext' 'zext_ln423_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (1.91ns)   --->   "%lhs_60 = add i9 %zext_ln423_42, i9 %sext_ln869_2"   --->   Operation 235 'add' 'lhs_60' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_6 = sub i13 0, i13 %sext_ln1319_44"   --->   Operation 236 'sub' 'sub_ln1319_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 237 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%r_V_451 = sub i13 %sub_ln1319_6, i13 %sext_ln1319_46"   --->   Operation 237 'sub' 'r_V_451' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%lhs_61 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_60, i6 0"   --->   Operation 238 'bitconcatenate' 'lhs_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1393_204 = sext i15 %lhs_61"   --->   Operation 239 'sext' 'sext_ln1393_204' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1393_32 = sext i13 %r_V_451"   --->   Operation 240 'sext' 'sext_ln1393_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (1.94ns)   --->   "%ret_V_33 = add i16 %sext_ln1393_204, i16 %sext_ln1393_32"   --->   Operation 241 'add' 'ret_V_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln864_33 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_33, i32 6, i32 15"   --->   Operation 242 'partselect' 'trunc_ln864_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_451, i32 5"   --->   Operation 243 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_40 = add i14 %r_V_456, i14 1216"   --->   Operation 244 'add' 'ret_V_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln864_40 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_40, i32 6, i32 13"   --->   Operation 245 'partselect' 'trunc_ln864_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln869_3 = sext i8 %trunc_ln864_40"   --->   Operation 246 'sext' 'sext_ln869_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_40, i32 5"   --->   Operation 247 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln423_51 = zext i1 %tmp_47"   --->   Operation 248 'zext' 'zext_ln423_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (1.91ns)   --->   "%lhs_74 = add i9 %zext_ln423_51, i9 %sext_ln869_3"   --->   Operation 249 'add' 'lhs_74' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%lhs_75 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_74, i6 0"   --->   Operation 250 'bitconcatenate' 'lhs_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1393_205 = sext i15 %lhs_75"   --->   Operation 251 'sext' 'sext_ln1393_205' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1393_39 = sext i15 %r_V_40"   --->   Operation 252 'sext' 'sext_ln1393_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (1.94ns)   --->   "%ret_V_41 = add i16 %sext_ln1393_205, i16 %sext_ln1393_39"   --->   Operation 253 'add' 'ret_V_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln864_41 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_41, i32 6, i32 15"   --->   Operation 254 'partselect' 'trunc_ln864_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln423_52 = zext i1 %tmp_48"   --->   Operation 255 'zext' 'zext_ln423_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%lhs_91 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_90, i6 0"   --->   Operation 256 'bitconcatenate' 'lhs_91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1393_206 = sext i15 %lhs_91"   --->   Operation 257 'sext' 'sext_ln1393_206' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (1.94ns)   --->   "%ret_V_49 = add i16 %sext_ln1393_206, i16 %sext_ln1393_39"   --->   Operation 258 'add' 'ret_V_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln864_50 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_49, i32 6, i32 15"   --->   Operation 259 'partselect' 'trunc_ln864_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (1.73ns)   --->   "%lhs_92 = add i10 %zext_ln423_52, i10 %trunc_ln864_50"   --->   Operation 260 'add' 'lhs_92' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%lhs_93 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_92, i6 0"   --->   Operation 261 'bitconcatenate' 'lhs_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1393_45 = sext i14 %r_V_459"   --->   Operation 262 'sext' 'sext_ln1393_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (2.07ns)   --->   "%ret_V_50 = add i16 %lhs_93, i16 %sext_ln1393_45"   --->   Operation 263 'add' 'ret_V_50' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln864_51 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_50, i32 6, i32 15"   --->   Operation 264 'partselect' 'trunc_ln864_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_57 = add i14 %r_V_465, i14 2048"   --->   Operation 265 'add' 'ret_V_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln864_58 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_57, i32 6, i32 13"   --->   Operation 266 'partselect' 'trunc_ln864_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln869_4 = sext i8 %trunc_ln864_58"   --->   Operation 267 'sext' 'sext_ln869_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_57, i32 5"   --->   Operation 268 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln423_68 = zext i1 %tmp_62"   --->   Operation 269 'zext' 'zext_ln423_68' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (1.91ns)   --->   "%lhs_106 = add i9 %zext_ln423_68, i9 %sext_ln869_4"   --->   Operation 270 'add' 'lhs_106' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1319_20 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %X_normalized_V_1, i5 0"   --->   Operation 271 'bitconcatenate' 'shl_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1319_68 = sext i13 %shl_ln1319_20"   --->   Operation 272 'sext' 'sext_ln1319_68' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_17 = sub i14 0, i14 %sext_ln1319_68"   --->   Operation 273 'sub' 'sub_ln1319_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 274 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%r_V_466 = sub i14 %sub_ln1319_17, i14 %sext_ln1319_45"   --->   Operation 274 'sub' 'r_V_466' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%lhs_107 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_106, i6 0"   --->   Operation 275 'bitconcatenate' 'lhs_107' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1393_207 = sext i15 %lhs_107"   --->   Operation 276 'sext' 'sext_ln1393_207' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1393_52 = sext i14 %r_V_466"   --->   Operation 277 'sext' 'sext_ln1393_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (1.94ns)   --->   "%ret_V_58 = add i16 %sext_ln1393_207, i16 %sext_ln1393_52"   --->   Operation 278 'add' 'ret_V_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln864_59 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_58, i32 6, i32 15"   --->   Operation 279 'partselect' 'trunc_ln864_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_466, i32 5"   --->   Operation 280 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i9 %tmp_70"   --->   Operation 281 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln423_77 = zext i1 %tmp_71"   --->   Operation 282 'zext' 'zext_ln423_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (1.82ns)   --->   "%lhs_124 = add i10 %zext_ln423_77, i10 %sext_ln864_1"   --->   Operation 283 'add' 'lhs_124' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln1319_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %X_normalized_V_2, i1 0"   --->   Operation 284 'bitconcatenate' 'shl_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1319_70 = sext i9 %shl_ln1319_22"   --->   Operation 285 'sext' 'sext_ln1319_70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (1.54ns)   --->   "%r_V_473 = add i13 %sext_ln1319_47, i13 %sext_ln1319_70"   --->   Operation 286 'add' 'r_V_473' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%lhs_125 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_124, i6 0"   --->   Operation 287 'bitconcatenate' 'lhs_125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1393_59 = sext i13 %r_V_473"   --->   Operation 288 'sext' 'sext_ln1393_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (2.07ns)   --->   "%ret_V_67 = add i16 %lhs_125, i16 %sext_ln1393_59"   --->   Operation 289 'add' 'ret_V_67' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln864_68 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_67, i32 6, i32 15"   --->   Operation 290 'partselect' 'trunc_ln864_68' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_473, i32 5"   --->   Operation 291 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln423_78 = zext i1 %tmp_72"   --->   Operation 292 'zext' 'zext_ln423_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (1.73ns)   --->   "%lhs_126 = add i10 %zext_ln423_78, i10 %trunc_ln864_68"   --->   Operation 293 'add' 'lhs_126' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %X_normalized_V_4, i32 2"   --->   Operation 294 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/3] (0.00ns) (grouped into DSP with root node ret_V_74)   --->   "%r_V_480 = mul i14 %sext_ln1319, i14 16363"   --->   Operation 295 'mul' 'r_V_480' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 296 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_74 = add i14 %r_V_480, i14 2176"   --->   Operation 296 'add' 'ret_V_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 297 [1/1] (1.54ns)   --->   "%r_V_481 = add i13 %sext_ln1319_44, i13 %sext_ln1319_46"   --->   Operation 297 'add' 'r_V_481' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_481, i32 5"   --->   Operation 298 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 299 [1/3] (0.00ns) (grouped into DSP with root node ret_V_83)   --->   "%mul_ln1393_2 = mul i14 %sext_ln1319, i14 16330"   --->   Operation 299 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 300 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_83 = add i14 %mul_ln1393_2, i14 128"   --->   Operation 300 'add' 'ret_V_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln423_4 = sext i8 %trunc_ln864_93"   --->   Operation 301 'sext' 'sext_ln423_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln423_102 = zext i1 %tmp_94"   --->   Operation 302 'zext' 'zext_ln423_102' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (1.91ns)   --->   "%lhs_170 = add i9 %zext_ln423_102, i9 %sext_ln423_4"   --->   Operation 303 'add' 'lhs_170' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 304 [1/1] (1.67ns)   --->   "%r_V_494 = sub i14 %sext_ln1319_68, i14 %sext_ln1319_45"   --->   Operation 304 'sub' 'r_V_494' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%lhs_171 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_170, i6 0"   --->   Operation 305 'bitconcatenate' 'lhs_171' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1393_211 = sext i15 %lhs_171"   --->   Operation 306 'sext' 'sext_ln1393_211' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1393_80 = sext i14 %r_V_494"   --->   Operation 307 'sext' 'sext_ln1393_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (1.94ns)   --->   "%ret_V_92 = add i16 %sext_ln1393_211, i16 %sext_ln1393_80"   --->   Operation 308 'add' 'ret_V_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln864_94 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_92, i32 6, i32 15"   --->   Operation 309 'partselect' 'trunc_ln864_94' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_494, i32 5"   --->   Operation 310 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln423_103 = zext i1 %tmp_95"   --->   Operation 311 'zext' 'zext_ln423_103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (1.73ns)   --->   "%lhs_172 = add i10 %zext_ln423_103, i10 %trunc_ln864_94"   --->   Operation 312 'add' 'lhs_172' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 313 [1/1] (7.30ns)   --->   "%X_normalized_V_9 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Forward_propagation.cpp:25]   --->   Operation 313 'read' 'X_normalized_V_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln423_1 = zext i1 %tmp_1"   --->   Operation 314 'zext' 'zext_ln423_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (1.73ns)   --->   "%lhs_2 = add i10 %zext_ln423_1, i10 %trunc_ln864_1"   --->   Operation 315 'add' 'lhs_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i8 %X_normalized_V_2"   --->   Operation 316 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1319_6 = sext i8 %X_normalized_V_2"   --->   Operation 317 'sext' 'sext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1319_8 = sext i8 %X_normalized_V_2"   --->   Operation 318 'sext' 'sext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %X_normalized_V_2, i5 0"   --->   Operation 319 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1319_9 = sext i13 %shl_ln"   --->   Operation 320 'sext' 'sext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 321 [1/1] (1.67ns)   --->   "%r_V_427 = add i14 %sext_ln1319_9, i14 %sext_ln1319_7"   --->   Operation 321 'add' 'r_V_427' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_2, i6 0"   --->   Operation 322 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i14 %r_V_427"   --->   Operation 323 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 324 [1/1] (2.07ns)   --->   "%ret_V_2 = add i16 %lhs_3, i16 %sext_ln1393_1"   --->   Operation 324 'add' 'ret_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_2, i32 6, i32 15"   --->   Operation 325 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_427, i32 5"   --->   Operation 326 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln423_2 = zext i1 %tmp_2"   --->   Operation 327 'zext' 'zext_ln423_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 328 [1/1] (1.73ns)   --->   "%lhs_4 = add i10 %zext_ln423_2, i10 %trunc_ln864_2"   --->   Operation 328 'add' 'lhs_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1319_10 = sext i8 %X_normalized_V_3"   --->   Operation 329 'sext' 'sext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1319_11 = sext i8 %X_normalized_V_3"   --->   Operation 330 'sext' 'sext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1319_13 = sext i8 %X_normalized_V_3"   --->   Operation 331 'sext' 'sext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%r_V_442 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %X_normalized_V_3, i5 0"   --->   Operation 332 'bitconcatenate' 'r_V_442' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1319_14 = sext i13 %r_V_442"   --->   Operation 333 'sext' 'sext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %X_normalized_V_3, i2 0"   --->   Operation 334 'bitconcatenate' 'shl_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1319_15 = sext i10 %shl_ln1319_2"   --->   Operation 335 'sext' 'sext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i10 %shl_ln1319_2"   --->   Operation 336 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1319_17 = sext i10 %shl_ln1319_2"   --->   Operation 337 'sext' 'sext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (1.67ns)   --->   "%r_V_428 = add i14 %sext_ln1319_14, i14 %sext_ln1319_17"   --->   Operation 338 'add' 'r_V_428' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_428, i32 5"   --->   Operation 339 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln423_15 = zext i1 %tmp_9"   --->   Operation 340 'zext' 'zext_ln423_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (1.73ns)   --->   "%lhs_16 = add i10 %zext_ln423_15, i10 %trunc_ln864_9"   --->   Operation 341 'add' 'lhs_16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %X_normalized_V_2, i2 0"   --->   Operation 342 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1319_37 = sext i10 %tmp_s"   --->   Operation 343 'sext' 'sext_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (1.73ns)   --->   "%r_V_434 = sub i11 %sext_ln1319_6, i11 %sext_ln1319_37"   --->   Operation 344 'sub' 'r_V_434' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%lhs_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_16, i6 0"   --->   Operation 345 'bitconcatenate' 'lhs_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1393_8 = sext i11 %r_V_434"   --->   Operation 346 'sext' 'sext_ln1393_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (2.07ns)   --->   "%ret_V_10 = add i16 %lhs_17, i16 %sext_ln1393_8"   --->   Operation 347 'add' 'ret_V_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_10, i32 6, i32 15"   --->   Operation 348 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V_434, i32 5"   --->   Operation 349 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln423_16 = zext i1 %tmp_10"   --->   Operation 350 'zext' 'zext_ln423_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (1.73ns)   --->   "%lhs_18 = add i10 %zext_ln423_16, i10 %trunc_ln864_s"   --->   Operation 351 'add' 'lhs_18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1319_39 = sext i8 %X_normalized_V_4"   --->   Operation 352 'sext' 'sext_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1319_40 = sext i8 %X_normalized_V_4"   --->   Operation 353 'sext' 'sext_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (4.17ns)   --->   "%r_V_436 = mul i13 %sext_ln1319_40, i13 13"   --->   Operation 354 'mul' 'r_V_436' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_436, i32 5"   --->   Operation 355 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln423_26 = zext i1 %tmp_25"   --->   Operation 356 'zext' 'zext_ln423_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (1.73ns)   --->   "%lhs_34 = add i10 %zext_ln423_26, i10 %trunc_ln864_17"   --->   Operation 357 'add' 'lhs_34' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%lhs_35 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_34, i6 0"   --->   Operation 358 'bitconcatenate' 'lhs_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1393_20 = sext i13 %r_V_442"   --->   Operation 359 'sext' 'sext_ln1393_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (2.07ns)   --->   "%ret_V_19 = add i16 %lhs_35, i16 %sext_ln1393_20"   --->   Operation 360 'add' 'ret_V_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln864_18 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_19, i32 6, i32 15"   --->   Operation 361 'partselect' 'trunc_ln864_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln423_27 = zext i1 %trunc_ln423"   --->   Operation 362 'zext' 'zext_ln423_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (1.73ns)   --->   "%lhs_36 = add i10 %zext_ln423_27, i10 %trunc_ln864_18"   --->   Operation 363 'add' 'lhs_36' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (4.17ns)   --->   "%r_V_22 = mul i14 %sext_ln1319_39, i14 25"   --->   Operation 364 'mul' 'r_V_22' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_22, i32 5"   --->   Operation 365 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %X_normalized_V_9, i32 5"   --->   Operation 366 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln423_34 = zext i1 %tmp_32"   --->   Operation 367 'zext' 'zext_ln423_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (1.73ns)   --->   "%lhs_46 = add i10 %zext_ln423_34, i10 %trunc_ln864_24"   --->   Operation 368 'add' 'lhs_46' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%r_V_482 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %X_normalized_V_2, i3 0"   --->   Operation 369 'bitconcatenate' 'r_V_482' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1319_49 = sext i11 %r_V_482"   --->   Operation 370 'sext' 'sext_ln1319_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (1.63ns)   --->   "%r_V_445 = sub i12 0, i12 %sext_ln1319_49"   --->   Operation 371 'sub' 'r_V_445' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%lhs_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_46, i6 0"   --->   Operation 372 'bitconcatenate' 'lhs_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1393_26 = sext i12 %r_V_445"   --->   Operation 373 'sext' 'sext_ln1393_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (2.07ns)   --->   "%ret_V_25 = add i16 %lhs_47, i16 %sext_ln1393_26"   --->   Operation 374 'add' 'ret_V_25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln864_25 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_25, i32 6, i32 15"   --->   Operation 375 'partselect' 'trunc_ln864_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_445, i32 5"   --->   Operation 376 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln423_35 = zext i1 %tmp_33"   --->   Operation 377 'zext' 'zext_ln423_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (1.73ns)   --->   "%lhs_48 = add i10 %zext_ln423_35, i10 %trunc_ln864_25"   --->   Operation 378 'add' 'lhs_48' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%shl_ln1319_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %X_normalized_V_3, i3 0"   --->   Operation 379 'bitconcatenate' 'shl_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1319_50 = sext i11 %shl_ln1319_10"   --->   Operation 380 'sext' 'sext_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1319_51 = sext i11 %shl_ln1319_10"   --->   Operation 381 'sext' 'sext_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (1.67ns)   --->   "%r_V_446 = sub i14 %sext_ln1319_51, i14 %sext_ln1319_14"   --->   Operation 382 'sub' 'r_V_446' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_446, i32 5"   --->   Operation 383 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (4.17ns)   --->   "%r_V_447 = mul i14 %sext_ln1319_39, i14 16365"   --->   Operation 384 'mul' 'r_V_447' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_447, i32 5"   --->   Operation 385 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln423_43 = zext i1 %tmp_40"   --->   Operation 386 'zext' 'zext_ln423_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (1.73ns)   --->   "%lhs_62 = add i10 %zext_ln423_43, i10 %trunc_ln864_33"   --->   Operation 387 'add' 'lhs_62' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%lhs_63 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_62, i6 0"   --->   Operation 388 'bitconcatenate' 'lhs_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1393_33 = sext i14 %r_V_33"   --->   Operation 389 'sext' 'sext_ln1393_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (2.07ns)   --->   "%ret_V_34 = add i16 %lhs_63, i16 %sext_ln1393_33"   --->   Operation 390 'add' 'ret_V_34' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln864_34 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_34, i32 6, i32 15"   --->   Operation 391 'partselect' 'trunc_ln864_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln423_44 = zext i1 %tmp_41"   --->   Operation 392 'zext' 'zext_ln423_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (1.73ns)   --->   "%lhs_64 = add i10 %zext_ln423_44, i10 %trunc_ln864_34"   --->   Operation 393 'add' 'lhs_64' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln1319_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %X_normalized_V_3, i1 0"   --->   Operation 394 'bitconcatenate' 'shl_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1319_56 = sext i9 %shl_ln1319_14"   --->   Operation 395 'sext' 'sext_ln1319_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1319_57 = sext i9 %shl_ln1319_14"   --->   Operation 396 'sext' 'sext_ln1319_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (1.63ns)   --->   "%r_V_452 = add i12 %sext_ln1319_50, i12 %sext_ln1319_57"   --->   Operation 397 'add' 'r_V_452' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_452, i32 5"   --->   Operation 398 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (1.73ns)   --->   "%lhs_76 = add i10 %zext_ln423_52, i10 %trunc_ln864_41"   --->   Operation 399 'add' 'lhs_76' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 400 [1/1] (1.91ns)   --->   "%r_V_457 = sub i9 0, i9 %sext_ln1319_5"   --->   Operation 400 'sub' 'r_V_457' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%lhs_77 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_76, i6 0"   --->   Operation 401 'bitconcatenate' 'lhs_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1393_40 = sext i9 %r_V_457"   --->   Operation 402 'sext' 'sext_ln1393_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (2.07ns)   --->   "%ret_V_42 = add i16 %lhs_77, i16 %sext_ln1393_40"   --->   Operation 403 'add' 'ret_V_42' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln864_42 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_42, i32 6, i32 15"   --->   Operation 404 'partselect' 'trunc_ln864_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %r_V_457, i32 5"   --->   Operation 405 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln423_53 = zext i1 %tmp_49"   --->   Operation 406 'zext' 'zext_ln423_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (1.73ns)   --->   "%lhs_78 = add i10 %zext_ln423_53, i10 %trunc_ln864_42"   --->   Operation 407 'add' 'lhs_78' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 408 [1/1] (1.73ns)   --->   "%r_V_495 = sub i11 0, i11 %sext_ln1319_16"   --->   Operation 408 'sub' 'r_V_495' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 409 [1/1] (1.63ns)   --->   "%r_V_42 = sub i11 %r_V_495, i11 %sext_ln1319_11"   --->   Operation 409 'sub' 'r_V_42' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V_42, i32 5"   --->   Operation 410 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln423_60 = zext i1 %tmp_55"   --->   Operation 411 'zext' 'zext_ln423_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 412 [1/1] (1.73ns)   --->   "%lhs_94 = add i10 %zext_ln423_60, i10 %trunc_ln864_51"   --->   Operation 412 'add' 'lhs_94' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln1319_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %X_normalized_V_3, i4 0"   --->   Operation 413 'bitconcatenate' 'shl_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln1319_65 = sext i12 %shl_ln1319_19"   --->   Operation 414 'sext' 'sext_ln1319_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (1.54ns)   --->   "%sub_ln1319_14 = sub i13 0, i13 %sext_ln1319_65"   --->   Operation 415 'sub' 'sub_ln1319_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 416 [1/1] (1.67ns)   --->   "%r_V_460 = sub i13 %sub_ln1319_14, i13 %sext_ln1319_56"   --->   Operation 416 'sub' 'r_V_460' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 417 [1/1] (0.00ns)   --->   "%lhs_95 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_94, i6 0"   --->   Operation 417 'bitconcatenate' 'lhs_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln1393_46 = sext i13 %r_V_460"   --->   Operation 418 'sext' 'sext_ln1393_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 419 [1/1] (2.07ns)   --->   "%ret_V_51 = add i16 %lhs_95, i16 %sext_ln1393_46"   --->   Operation 419 'add' 'ret_V_51' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln864_52 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_51, i32 6, i32 15"   --->   Operation 420 'partselect' 'trunc_ln864_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_460, i32 5"   --->   Operation 421 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln423_61 = zext i1 %tmp_56"   --->   Operation 422 'zext' 'zext_ln423_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 423 [1/1] (1.73ns)   --->   "%lhs_96 = add i10 %zext_ln423_61, i10 %trunc_ln864_52"   --->   Operation 423 'add' 'lhs_96' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 424 [1/1] (4.17ns)   --->   "%r_V_48 = mul i14 %sext_ln1319_39, i14 22"   --->   Operation 424 'mul' 'r_V_48' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_48, i32 5"   --->   Operation 425 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln423_69 = zext i1 %tmp_63"   --->   Operation 426 'zext' 'zext_ln423_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (1.73ns)   --->   "%lhs_108 = add i10 %zext_ln423_69, i10 %trunc_ln864_59"   --->   Operation 427 'add' 'lhs_108' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%lhs_109 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_108, i6 0"   --->   Operation 428 'bitconcatenate' 'lhs_109' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln1393_53 = sext i15 %r_V_467"   --->   Operation 429 'sext' 'sext_ln1393_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (2.07ns)   --->   "%ret_V_59 = add i16 %lhs_109, i16 %sext_ln1393_53"   --->   Operation 430 'add' 'ret_V_59' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln864_60 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_59, i32 6, i32 15"   --->   Operation 431 'partselect' 'trunc_ln864_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln423_70 = zext i1 %tmp_64"   --->   Operation 432 'zext' 'zext_ln423_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (1.73ns)   --->   "%lhs_110 = add i10 %zext_ln423_70, i10 %trunc_ln864_60"   --->   Operation 433 'add' 'lhs_110' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 434 [1/1] (1.67ns)   --->   "%r_V_474 = sub i13 %sub_ln1319_14, i13 %sext_ln1319_15"   --->   Operation 434 'sub' 'r_V_474' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%lhs_127 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_126, i6 0"   --->   Operation 435 'bitconcatenate' 'lhs_127' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1393_60 = sext i13 %r_V_474"   --->   Operation 436 'sext' 'sext_ln1393_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (2.07ns)   --->   "%ret_V_68 = add i16 %lhs_127, i16 %sext_ln1393_60"   --->   Operation 437 'add' 'ret_V_68' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln864_69 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_68, i32 6, i32 15"   --->   Operation 438 'partselect' 'trunc_ln864_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_474, i32 5"   --->   Operation 439 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln423_79 = zext i1 %tmp_73"   --->   Operation 440 'zext' 'zext_ln423_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (1.73ns)   --->   "%lhs_128 = add i10 %zext_ln423_79, i10 %trunc_ln864_69"   --->   Operation 441 'add' 'lhs_128' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_74 = add i14 %r_V_480, i14 2176"   --->   Operation 442 'add' 'ret_V_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln864_75 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_74, i32 6, i32 13"   --->   Operation 443 'partselect' 'trunc_ln864_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln869_5 = sext i8 %trunc_ln864_75"   --->   Operation 444 'sext' 'sext_ln869_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_74, i32 5"   --->   Operation 445 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln423_86 = zext i1 %tmp_79"   --->   Operation 446 'zext' 'zext_ln423_86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (1.91ns)   --->   "%lhs_138 = add i9 %zext_ln423_86, i9 %sext_ln869_5"   --->   Operation 447 'add' 'lhs_138' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%lhs_139 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_138, i6 0"   --->   Operation 448 'bitconcatenate' 'lhs_139' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1393_209 = sext i15 %lhs_139"   --->   Operation 449 'sext' 'sext_ln1393_209' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln1393_66 = sext i13 %r_V_481"   --->   Operation 450 'sext' 'sext_ln1393_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (1.94ns)   --->   "%ret_V_75 = add i16 %sext_ln1393_209, i16 %sext_ln1393_66"   --->   Operation 451 'add' 'ret_V_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln864_76 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_75, i32 6, i32 15"   --->   Operation 452 'partselect' 'trunc_ln864_76' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (1.63ns)   --->   "%r_V_483 = sub i12 %sext_ln1319_50, i12 %sext_ln1319_10"   --->   Operation 453 'sub' 'r_V_483' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_483, i32 5"   --->   Operation 454 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 455 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_83 = add i14 %mul_ln1393_2, i14 128"   --->   Operation 455 'add' 'ret_V_83' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln864_84 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_83, i32 6, i32 13"   --->   Operation 456 'partselect' 'trunc_ln864_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln869_6 = sext i8 %trunc_ln864_84"   --->   Operation 457 'sext' 'sext_ln869_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_83, i32 5"   --->   Operation 458 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln423_94 = zext i1 %tmp_87"   --->   Operation 459 'zext' 'zext_ln423_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 460 [1/1] (1.91ns)   --->   "%lhs_154 = add i9 %zext_ln423_94, i9 %sext_ln869_6"   --->   Operation 460 'add' 'lhs_154' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%lhs_155 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_154, i6 0"   --->   Operation 461 'bitconcatenate' 'lhs_155' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln1393_210 = sext i15 %lhs_155"   --->   Operation 462 'sext' 'sext_ln1393_210' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln1393_73 = sext i15 %r_V_488"   --->   Operation 463 'sext' 'sext_ln1393_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (1.94ns)   --->   "%ret_V_84 = add i16 %sext_ln1393_210, i16 %sext_ln1393_73"   --->   Operation 464 'add' 'ret_V_84' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln864_85 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_84, i32 6, i32 15"   --->   Operation 465 'partselect' 'trunc_ln864_85' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (1.54ns)   --->   "%r_V_489 = sub i13 %sext_ln1319_8, i13 %sext_ln1319_47"   --->   Operation 466 'sub' 'r_V_489' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_489, i32 5"   --->   Operation 467 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (1.54ns)   --->   "%r_V_490 = sub i13 %sext_ln1319_65, i13 %sext_ln1319_13"   --->   Operation 468 'sub' 'r_V_490' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_490, i32 5"   --->   Operation 469 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (0.00ns)   --->   "%lhs_173 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_172, i6 0"   --->   Operation 470 'bitconcatenate' 'lhs_173' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (2.07ns)   --->   "%ret_V_93 = add i16 %lhs_173, i16 %sext_ln1393_33"   --->   Operation 471 'add' 'ret_V_93' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln864_95 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_93, i32 6, i32 15"   --->   Operation 472 'partselect' 'trunc_ln864_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (1.73ns)   --->   "%lhs_174 = add i10 %zext_ln423_44, i10 %trunc_ln864_95"   --->   Operation 473 'add' 'lhs_174' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%lhs_175 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_174, i6 0"   --->   Operation 474 'bitconcatenate' 'lhs_175' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1393_81 = sext i11 %r_V_495"   --->   Operation 475 'sext' 'sext_ln1393_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 476 [1/1] (2.07ns)   --->   "%ret_V_94 = add i16 %lhs_175, i16 %sext_ln1393_81"   --->   Operation 476 'add' 'ret_V_94' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln864_96 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_94, i32 6, i32 15"   --->   Operation 477 'partselect' 'trunc_ln864_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V_495, i32 5"   --->   Operation 478 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %X_normalized_V_9, i32 1"   --->   Operation 479 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 480 [1/1] (7.30ns)   --->   "%X_normalized_V_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Forward_propagation.cpp:25]   --->   Operation 480 'read' 'X_normalized_V_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_4, i6 0"   --->   Operation 481 'bitconcatenate' 'lhs_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1393_2 = sext i14 %r_V_428"   --->   Operation 482 'sext' 'sext_ln1393_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (2.07ns)   --->   "%ret_V_3 = add i16 %lhs_5, i16 %sext_ln1393_2"   --->   Operation 483 'add' 'ret_V_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_3, i32 6, i32 15"   --->   Operation 484 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln423_3 = zext i1 %tmp_3"   --->   Operation 485 'zext' 'zext_ln423_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 486 [1/1] (1.73ns)   --->   "%lhs_6 = add i10 %zext_ln423_3, i10 %trunc_ln864_3"   --->   Operation 486 'add' 'lhs_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1319_18 = sext i8 %X_normalized_V_9"   --->   Operation 487 'sext' 'sext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i8 %X_normalized_V_9"   --->   Operation 488 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1319_21 = sext i8 %X_normalized_V_9"   --->   Operation 489 'sext' 'sext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 490 [1/1] (4.17ns)   --->   "%r_V_429 = mul i13 %sext_ln1319_21, i13 11"   --->   Operation 490 'mul' 'r_V_429' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_6, i6 0"   --->   Operation 491 'bitconcatenate' 'lhs_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1393_3 = sext i13 %r_V_429"   --->   Operation 492 'sext' 'sext_ln1393_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 493 [1/1] (2.07ns)   --->   "%ret_V_4 = add i16 %lhs_7, i16 %sext_ln1393_3"   --->   Operation 493 'add' 'ret_V_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_4, i32 6, i32 15"   --->   Operation 494 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_429, i32 5"   --->   Operation 495 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%lhs_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_18, i6 0"   --->   Operation 496 'bitconcatenate' 'lhs_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1393_9 = sext i14 %r_V_435"   --->   Operation 497 'sext' 'sext_ln1393_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (2.07ns)   --->   "%ret_V_11 = add i16 %lhs_19, i16 %sext_ln1393_9"   --->   Operation 498 'add' 'ret_V_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln864_10 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_11, i32 6, i32 15"   --->   Operation 499 'partselect' 'trunc_ln864_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln423_17 = zext i1 %tmp_11"   --->   Operation 500 'zext' 'zext_ln423_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (1.73ns)   --->   "%lhs_20 = add i10 %zext_ln423_17, i10 %trunc_ln864_10"   --->   Operation 501 'add' 'lhs_20' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "%lhs_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_20, i6 0"   --->   Operation 502 'bitconcatenate' 'lhs_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln1393_10 = sext i13 %r_V_436"   --->   Operation 503 'sext' 'sext_ln1393_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (2.07ns)   --->   "%ret_V_12 = add i16 %lhs_21, i16 %sext_ln1393_10"   --->   Operation 504 'add' 'ret_V_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln864_11 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_12, i32 6, i32 15"   --->   Operation 505 'partselect' 'trunc_ln864_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (4.17ns)   --->   "%r_V_437 = mul i14 %sext_ln1319_20, i14 27"   --->   Operation 506 'mul' 'r_V_437' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_437, i32 5"   --->   Operation 507 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%lhs_37 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_36, i6 0"   --->   Operation 508 'bitconcatenate' 'lhs_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1393_21 = sext i14 %r_V_22"   --->   Operation 509 'sext' 'sext_ln1393_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 510 [1/1] (2.07ns)   --->   "%ret_V_20 = add i16 %lhs_37, i16 %sext_ln1393_21"   --->   Operation 510 'add' 'ret_V_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln864_19 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_20, i32 6, i32 15"   --->   Operation 511 'partselect' 'trunc_ln864_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln423_28 = zext i1 %tmp_26"   --->   Operation 512 'zext' 'zext_ln423_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 513 [1/1] (1.73ns)   --->   "%lhs_38 = add i10 %zext_ln423_28, i10 %trunc_ln864_19"   --->   Operation 513 'add' 'lhs_38' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%lhs_39 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_38, i6 0"   --->   Operation 514 'bitconcatenate' 'lhs_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln1393_22 = sext i8 %X_normalized_V_9"   --->   Operation 515 'sext' 'sext_ln1393_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 516 [1/1] (2.07ns)   --->   "%ret_V_21 = add i16 %lhs_39, i16 %sext_ln1393_22"   --->   Operation 516 'add' 'ret_V_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln864_20 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_21, i32 6, i32 15"   --->   Operation 517 'partselect' 'trunc_ln864_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %X_normalized_V_6, i32 4"   --->   Operation 518 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "%lhs_49 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_48, i6 0"   --->   Operation 519 'bitconcatenate' 'lhs_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1393_27 = sext i14 %r_V_446"   --->   Operation 520 'sext' 'sext_ln1393_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (2.07ns)   --->   "%ret_V_26 = add i16 %lhs_49, i16 %sext_ln1393_27"   --->   Operation 521 'add' 'ret_V_26' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln864_26 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_26, i32 6, i32 15"   --->   Operation 522 'partselect' 'trunc_ln864_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln423_36 = zext i1 %tmp_34"   --->   Operation 523 'zext' 'zext_ln423_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 524 [1/1] (1.73ns)   --->   "%lhs_50 = add i10 %zext_ln423_36, i10 %trunc_ln864_26"   --->   Operation 524 'add' 'lhs_50' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%lhs_51 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_50, i6 0"   --->   Operation 525 'bitconcatenate' 'lhs_51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1393_28 = sext i14 %r_V_447"   --->   Operation 526 'sext' 'sext_ln1393_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 527 [1/1] (2.07ns)   --->   "%ret_V_27 = add i16 %lhs_51, i16 %sext_ln1393_28"   --->   Operation 527 'add' 'ret_V_27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln864_27 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_27, i32 6, i32 15"   --->   Operation 528 'partselect' 'trunc_ln864_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%lhs_65 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_64, i6 0"   --->   Operation 529 'bitconcatenate' 'lhs_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1393_34 = sext i12 %r_V_452"   --->   Operation 530 'sext' 'sext_ln1393_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 531 [1/1] (2.07ns)   --->   "%ret_V_35 = add i16 %lhs_65, i16 %sext_ln1393_34"   --->   Operation 531 'add' 'ret_V_35' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln864_35 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_35, i32 6, i32 15"   --->   Operation 532 'partselect' 'trunc_ln864_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln423_45 = zext i1 %tmp_42"   --->   Operation 533 'zext' 'zext_ln423_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 534 [1/1] (1.73ns)   --->   "%lhs_66 = add i10 %zext_ln423_45, i10 %trunc_ln864_35"   --->   Operation 534 'add' 'lhs_66' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 535 [1/1] (0.00ns)   --->   "%lhs_79 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_78, i6 0"   --->   Operation 535 'bitconcatenate' 'lhs_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1393_41 = sext i11 %r_V_42"   --->   Operation 536 'sext' 'sext_ln1393_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 537 [1/1] (2.07ns)   --->   "%ret_V_43 = add i16 %lhs_79, i16 %sext_ln1393_41"   --->   Operation 537 'add' 'ret_V_43' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln864_43 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_43, i32 6, i32 15"   --->   Operation 538 'partselect' 'trunc_ln864_43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln423_54 = zext i1 %tmp_50"   --->   Operation 539 'zext' 'zext_ln423_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 540 [1/1] (1.73ns)   --->   "%lhs_80 = add i10 %zext_ln423_54, i10 %trunc_ln864_43"   --->   Operation 540 'add' 'lhs_80' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 541 [1/1] (0.00ns)   --->   "%lhs_81 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_80, i6 0"   --->   Operation 541 'bitconcatenate' 'lhs_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 542 [1/1] (2.07ns)   --->   "%ret_V_44 = add i16 %lhs_81, i16 %sext_ln1393_21"   --->   Operation 542 'add' 'ret_V_44' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln864_44 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_44, i32 6, i32 15"   --->   Operation 543 'partselect' 'trunc_ln864_44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.00ns)   --->   "%lhs_97 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_96, i6 0"   --->   Operation 544 'bitconcatenate' 'lhs_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1393_47 = sext i14 %r_V_48"   --->   Operation 545 'sext' 'sext_ln1393_47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 546 [1/1] (2.07ns)   --->   "%ret_V_52 = add i16 %lhs_97, i16 %sext_ln1393_47"   --->   Operation 546 'add' 'ret_V_52' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln864_53 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_52, i32 6, i32 15"   --->   Operation 547 'partselect' 'trunc_ln864_53' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 548 [1/1] (0.00ns)   --->   "%lhs_111 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_110, i6 0"   --->   Operation 548 'bitconcatenate' 'lhs_111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 549 [1/1] (2.07ns)   --->   "%ret_V_60 = add i16 %lhs_111, i16 %sext_ln1393_41"   --->   Operation 549 'add' 'ret_V_60' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln864_61 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_60, i32 6, i32 15"   --->   Operation 550 'partselect' 'trunc_ln864_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 551 [1/1] (1.73ns)   --->   "%lhs_112 = add i10 %zext_ln423_54, i10 %trunc_ln864_61"   --->   Operation 551 'add' 'lhs_112' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln1319_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %X_normalized_V_4, i4 0"   --->   Operation 552 'bitconcatenate' 'shl_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1319_69 = sext i12 %shl_ln1319_21"   --->   Operation 553 'sext' 'sext_ln1319_69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_19 = sub i13 0, i13 %sext_ln1319_69"   --->   Operation 554 'sub' 'sub_ln1319_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 555 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%r_V_468 = sub i13 %sub_ln1319_19, i13 %sext_ln1319_40"   --->   Operation 555 'sub' 'r_V_468' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 556 [1/1] (0.00ns)   --->   "%lhs_113 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_112, i6 0"   --->   Operation 556 'bitconcatenate' 'lhs_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1393_54 = sext i13 %r_V_468"   --->   Operation 557 'sext' 'sext_ln1393_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 558 [1/1] (2.07ns)   --->   "%ret_V_61 = add i16 %lhs_113, i16 %sext_ln1393_54"   --->   Operation 558 'add' 'ret_V_61' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln864_62 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_61, i32 6, i32 15"   --->   Operation 559 'partselect' 'trunc_ln864_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_468, i32 5"   --->   Operation 560 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 561 [1/1] (0.00ns)   --->   "%r_V_475 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %X_normalized_V_4, i3 0"   --->   Operation 561 'bitconcatenate' 'r_V_475' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 562 [1/1] (0.00ns)   --->   "%lhs_129 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_128, i6 0"   --->   Operation 562 'bitconcatenate' 'lhs_129' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln1393_61 = sext i11 %r_V_475"   --->   Operation 563 'sext' 'sext_ln1393_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 564 [1/1] (2.07ns)   --->   "%ret_V_69 = add i16 %lhs_129, i16 %sext_ln1393_61"   --->   Operation 564 'add' 'ret_V_69' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln864_70 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_69, i32 6, i32 15"   --->   Operation 565 'partselect' 'trunc_ln864_70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln423_80 = zext i1 %tmp_74"   --->   Operation 566 'zext' 'zext_ln423_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 567 [1/1] (1.73ns)   --->   "%lhs_130 = add i10 %zext_ln423_80, i10 %trunc_ln864_70"   --->   Operation 567 'add' 'lhs_130' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 568 [1/1] (4.17ns)   --->   "%r_V_476 = mul i14 %sext_ln1319_20, i14 19"   --->   Operation 568 'mul' 'r_V_476' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "%lhs_131 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_130, i6 0"   --->   Operation 569 'bitconcatenate' 'lhs_131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1393_62 = sext i14 %r_V_476"   --->   Operation 570 'sext' 'sext_ln1393_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 571 [1/1] (2.07ns)   --->   "%ret_V_70 = add i16 %lhs_131, i16 %sext_ln1393_62"   --->   Operation 571 'add' 'ret_V_70' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln864_71 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_70, i32 6, i32 15"   --->   Operation 572 'partselect' 'trunc_ln864_71' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_476, i32 5"   --->   Operation 573 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln423_87 = zext i1 %tmp_80"   --->   Operation 574 'zext' 'zext_ln423_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 575 [1/1] (1.73ns)   --->   "%lhs_140 = add i10 %zext_ln423_87, i10 %trunc_ln864_76"   --->   Operation 575 'add' 'lhs_140' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 576 [1/1] (0.00ns)   --->   "%lhs_141 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_140, i6 0"   --->   Operation 576 'bitconcatenate' 'lhs_141' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1393_67 = sext i11 %r_V_482"   --->   Operation 577 'sext' 'sext_ln1393_67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 578 [1/1] (2.07ns)   --->   "%ret_V_76 = add i16 %lhs_141, i16 %sext_ln1393_67"   --->   Operation 578 'add' 'ret_V_76' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln864_77 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_76, i32 6, i32 15"   --->   Operation 579 'partselect' 'trunc_ln864_77' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln423_88 = zext i1 %tmp_81"   --->   Operation 580 'zext' 'zext_ln423_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 581 [1/1] (1.73ns)   --->   "%lhs_142 = add i10 %zext_ln423_88, i10 %trunc_ln864_77"   --->   Operation 581 'add' 'lhs_142' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln423_95 = zext i1 %tmp_88"   --->   Operation 582 'zext' 'zext_ln423_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 583 [1/1] (1.73ns)   --->   "%lhs_156 = add i10 %zext_ln423_95, i10 %trunc_ln864_85"   --->   Operation 583 'add' 'lhs_156' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 584 [1/1] (0.00ns)   --->   "%lhs_157 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_156, i6 0"   --->   Operation 584 'bitconcatenate' 'lhs_157' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1393_74 = sext i13 %r_V_489"   --->   Operation 585 'sext' 'sext_ln1393_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 586 [1/1] (2.07ns)   --->   "%ret_V_85 = add i16 %lhs_157, i16 %sext_ln1393_74"   --->   Operation 586 'add' 'ret_V_85' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln864_86 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_85, i32 6, i32 15"   --->   Operation 587 'partselect' 'trunc_ln864_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln423_96 = zext i1 %tmp_89"   --->   Operation 588 'zext' 'zext_ln423_96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 589 [1/1] (1.73ns)   --->   "%lhs_158 = add i10 %zext_ln423_96, i10 %trunc_ln864_86"   --->   Operation 589 'add' 'lhs_158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 590 [1/1] (4.17ns)   --->   "%r_V_491 = mul i15 %sext_ln1319_18, i15 35"   --->   Operation 590 'mul' 'r_V_491' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_491, i32 5"   --->   Operation 591 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln423_104 = zext i1 %tmp_96"   --->   Operation 592 'zext' 'zext_ln423_104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 593 [1/1] (1.73ns)   --->   "%lhs_176 = add i10 %zext_ln423_104, i10 %trunc_ln864_96"   --->   Operation 593 'add' 'lhs_176' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 594 [1/1] (0.00ns)   --->   "%shl_ln1319_24 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %X_normalized_V_4, i1 0"   --->   Operation 594 'bitconcatenate' 'shl_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln1319_73 = sext i9 %shl_ln1319_24"   --->   Operation 595 'sext' 'sext_ln1319_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 596 [1/1] (1.54ns)   --->   "%r_V_496 = add i13 %sext_ln1319_69, i13 %sext_ln1319_73"   --->   Operation 596 'add' 'r_V_496' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 597 [1/1] (0.00ns)   --->   "%lhs_177 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_176, i6 0"   --->   Operation 597 'bitconcatenate' 'lhs_177' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln1393_82 = sext i13 %r_V_496"   --->   Operation 598 'sext' 'sext_ln1393_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 599 [1/1] (2.07ns)   --->   "%ret_V_95 = add i16 %lhs_177, i16 %sext_ln1393_82"   --->   Operation 599 'add' 'ret_V_95' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln864_97 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_95, i32 6, i32 15"   --->   Operation 600 'partselect' 'trunc_ln864_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_496, i32 5"   --->   Operation 601 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln423_105 = zext i1 %tmp_97"   --->   Operation 602 'zext' 'zext_ln423_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 603 [1/1] (1.73ns)   --->   "%lhs_178 = add i10 %zext_ln423_105, i10 %trunc_ln864_97"   --->   Operation 603 'add' 'lhs_178' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 604 [1/1] (7.30ns)   --->   "%X_normalized_V_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Forward_propagation.cpp:25]   --->   Operation 604 'read' 'X_normalized_V_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln1319_19 = sext i8 %X_normalized_V_9"   --->   Operation 605 'sext' 'sext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln423_6 = zext i1 %tmp_4"   --->   Operation 606 'zext' 'zext_ln423_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 607 [1/1] (1.73ns)   --->   "%lhs_8 = add i10 %zext_ln423_6, i10 %trunc_ln864_4"   --->   Operation 607 'add' 'lhs_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1319_22 = sext i8 %X_normalized_V_6"   --->   Operation 608 'sext' 'sext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1319_23 = sext i8 %X_normalized_V_6"   --->   Operation 609 'sext' 'sext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1319_24 = sext i8 %X_normalized_V_6"   --->   Operation 610 'sext' 'sext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln1319_25 = sext i8 %X_normalized_V_6"   --->   Operation 611 'sext' 'sext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 612 [1/1] (0.00ns)   --->   "%shl_ln1319_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %X_normalized_V_6, i3 0"   --->   Operation 612 'bitconcatenate' 'shl_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1319_26 = sext i11 %shl_ln1319_3"   --->   Operation 613 'sext' 'sext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 614 [1/1] (0.00ns)   --->   "%r_V_443 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %X_normalized_V_6, i1 0"   --->   Operation 614 'bitconcatenate' 'r_V_443' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1319_27 = sext i9 %r_V_443"   --->   Operation 615 'sext' 'sext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 616 [1/1] (1.63ns)   --->   "%r_V_430 = sub i12 %sext_ln1319_26, i12 %sext_ln1319_27"   --->   Operation 616 'sub' 'r_V_430' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 617 [1/1] (0.00ns)   --->   "%lhs_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_8, i6 0"   --->   Operation 617 'bitconcatenate' 'lhs_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1393_4 = sext i12 %r_V_430"   --->   Operation 618 'sext' 'sext_ln1393_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 619 [1/1] (2.07ns)   --->   "%ret_V_5 = add i16 %lhs_9, i16 %sext_ln1393_4"   --->   Operation 619 'add' 'ret_V_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_5, i32 6, i32 15"   --->   Operation 620 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_430, i32 5"   --->   Operation 621 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln423_10 = zext i1 %tmp_5"   --->   Operation 622 'zext' 'zext_ln423_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 623 [1/1] (1.73ns)   --->   "%lhs_10 = add i10 %zext_ln423_10, i10 %trunc_ln864_5"   --->   Operation 623 'add' 'lhs_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln1319_38 = sext i8 %X_normalized_V_4"   --->   Operation 624 'sext' 'sext_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln423_18 = zext i1 %tmp_14"   --->   Operation 625 'zext' 'zext_ln423_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 626 [1/1] (1.73ns)   --->   "%lhs_22 = add i10 %zext_ln423_18, i10 %trunc_ln864_11"   --->   Operation 626 'add' 'lhs_22' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 627 [1/1] (0.00ns)   --->   "%lhs_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_22, i6 0"   --->   Operation 627 'bitconcatenate' 'lhs_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1393_11 = sext i14 %r_V_437"   --->   Operation 628 'sext' 'sext_ln1393_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 629 [1/1] (2.07ns)   --->   "%ret_V_13 = add i16 %lhs_23, i16 %sext_ln1393_11"   --->   Operation 629 'add' 'ret_V_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln864_12 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_13, i32 6, i32 15"   --->   Operation 630 'partselect' 'trunc_ln864_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln423_19 = zext i1 %tmp_15"   --->   Operation 631 'zext' 'zext_ln423_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 632 [1/1] (1.73ns)   --->   "%lhs_24 = add i10 %zext_ln423_19, i10 %trunc_ln864_12"   --->   Operation 632 'add' 'lhs_24' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 633 [1/1] (0.00ns)   --->   "%shl_ln1319_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %X_normalized_V_6, i2 0"   --->   Operation 633 'bitconcatenate' 'shl_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1319_41 = sext i10 %shl_ln1319_6"   --->   Operation 634 'sext' 'sext_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 635 [1/1] (1.73ns)   --->   "%r_V = sub i11 0, i11 %sext_ln1319_41"   --->   Operation 635 'sub' 'r_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V, i32 5"   --->   Operation 636 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln423_29 = zext i1 %tmp_27"   --->   Operation 637 'zext' 'zext_ln423_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 638 [1/1] (1.73ns)   --->   "%lhs_40 = add i10 %zext_ln423_29, i10 %trunc_ln864_20"   --->   Operation 638 'add' 'lhs_40' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 639 [1/1] (0.00ns)   --->   "%lhs_41 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_40, i6 0"   --->   Operation 639 'bitconcatenate' 'lhs_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1393_23 = sext i9 %r_V_443"   --->   Operation 640 'sext' 'sext_ln1393_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 641 [1/1] (2.07ns)   --->   "%ret_V_22 = add i16 %lhs_41, i16 %sext_ln1393_23"   --->   Operation 641 'add' 'ret_V_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln864_21 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_22, i32 6, i32 15"   --->   Operation 642 'partselect' 'trunc_ln864_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln423_30 = zext i1 %tmp_29"   --->   Operation 643 'zext' 'zext_ln423_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 644 [1/1] (1.73ns)   --->   "%lhs_42 = add i10 %zext_ln423_30, i10 %trunc_ln864_21"   --->   Operation 644 'add' 'lhs_42' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln423_37 = zext i1 %tmp_35"   --->   Operation 645 'zext' 'zext_ln423_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 646 [1/1] (1.73ns)   --->   "%lhs_52 = add i10 %zext_ln423_37, i10 %trunc_ln864_27"   --->   Operation 646 'add' 'lhs_52' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 647 [1/1] (0.00ns)   --->   "%shl_ln1319_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %X_normalized_V_9, i5 0"   --->   Operation 647 'bitconcatenate' 'shl_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1319_52 = sext i13 %shl_ln1319_11"   --->   Operation 648 'sext' 'sext_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 649 [1/1] (0.00ns)   --->   "%shl_ln1319_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %X_normalized_V_9, i3 0"   --->   Operation 649 'bitconcatenate' 'shl_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln1319_53 = sext i11 %shl_ln1319_12"   --->   Operation 650 'sext' 'sext_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1319_54 = sext i11 %shl_ln1319_12"   --->   Operation 651 'sext' 'sext_ln1319_54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 652 [1/1] (1.67ns)   --->   "%r_V_448 = sub i14 %sext_ln1319_54, i14 %sext_ln1319_52"   --->   Operation 652 'sub' 'r_V_448' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 653 [1/1] (0.00ns)   --->   "%lhs_53 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_52, i6 0"   --->   Operation 653 'bitconcatenate' 'lhs_53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1393_29 = sext i14 %r_V_448"   --->   Operation 654 'sext' 'sext_ln1393_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 655 [1/1] (2.07ns)   --->   "%ret_V_28 = add i16 %lhs_53, i16 %sext_ln1393_29"   --->   Operation 655 'add' 'ret_V_28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln864_28 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_28, i32 6, i32 15"   --->   Operation 656 'partselect' 'trunc_ln864_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_448, i32 5"   --->   Operation 657 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln423_38 = zext i1 %tmp_36"   --->   Operation 658 'zext' 'zext_ln423_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 659 [1/1] (1.73ns)   --->   "%lhs_54 = add i10 %zext_ln423_38, i10 %trunc_ln864_28"   --->   Operation 659 'add' 'lhs_54' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 660 [1/1] (0.00ns)   --->   "%shl_ln1319_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %X_normalized_V_9, i1 0"   --->   Operation 660 'bitconcatenate' 'shl_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1319_58 = sext i9 %shl_ln1319_15"   --->   Operation 661 'sext' 'sext_ln1319_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln1319_59 = sext i9 %shl_ln1319_15"   --->   Operation 662 'sext' 'sext_ln1319_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 663 [1/1] (1.63ns)   --->   "%r_V_35 = sub i12 %sext_ln1319_53, i12 %sext_ln1319_59"   --->   Operation 663 'sub' 'r_V_35' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 664 [1/1] (0.00ns)   --->   "%lhs_67 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_66, i6 0"   --->   Operation 664 'bitconcatenate' 'lhs_67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1393_35 = sext i12 %r_V_35"   --->   Operation 665 'sext' 'sext_ln1393_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 666 [1/1] (2.07ns)   --->   "%ret_V_36 = add i16 %lhs_67, i16 %sext_ln1393_35"   --->   Operation 666 'add' 'ret_V_36' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln864_36 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_36, i32 6, i32 15"   --->   Operation 667 'partselect' 'trunc_ln864_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_35, i32 5"   --->   Operation 668 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln423_46 = zext i1 %tmp_43"   --->   Operation 669 'zext' 'zext_ln423_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 670 [1/1] (1.73ns)   --->   "%lhs_68 = add i10 %zext_ln423_46, i10 %trunc_ln864_36"   --->   Operation 670 'add' 'lhs_68' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 671 [1/1] (1.63ns)   --->   "%r_V_453 = add i12 %sext_ln1319_26, i12 %sext_ln1319_24"   --->   Operation 671 'add' 'r_V_453' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_453, i32 5"   --->   Operation 672 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 673 [1/1] (1.73ns)   --->   "%lhs_82 = add i10 %zext_ln423_28, i10 %trunc_ln864_44"   --->   Operation 673 'add' 'lhs_82' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 674 [1/1] (0.00ns)   --->   "%lhs_83 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_82, i6 0"   --->   Operation 674 'bitconcatenate' 'lhs_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 675 [1/1] (2.07ns)   --->   "%ret_V_45 = add i16 %lhs_83, i16 %sext_ln1393_35"   --->   Operation 675 'add' 'ret_V_45' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln864_45 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_45, i32 6, i32 15"   --->   Operation 676 'partselect' 'trunc_ln864_45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 677 [1/1] (1.73ns)   --->   "%lhs_84 = add i10 %zext_ln423_46, i10 %trunc_ln864_45"   --->   Operation 677 'add' 'lhs_84' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 678 [1/1] (4.17ns)   --->   "%r_V_43 = mul i14 %sext_ln1319_23, i14 25"   --->   Operation 678 'mul' 'r_V_43' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_43, i32 5"   --->   Operation 679 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln423_62 = zext i1 %tmp_57"   --->   Operation 680 'zext' 'zext_ln423_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 681 [1/1] (1.73ns)   --->   "%lhs_98 = add i10 %zext_ln423_62, i10 %trunc_ln864_53"   --->   Operation 681 'add' 'lhs_98' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 682 [1/1] (0.00ns)   --->   "%r_V_497 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %X_normalized_V_9, i4 0"   --->   Operation 682 'bitconcatenate' 'r_V_497' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln1319_66 = sext i12 %r_V_497"   --->   Operation 683 'sext' 'sext_ln1319_66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 684 [1/1] (1.54ns)   --->   "%r_V_461 = add i13 %sext_ln1319_66, i13 %sext_ln1319_58"   --->   Operation 684 'add' 'r_V_461' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 685 [1/1] (0.00ns)   --->   "%lhs_99 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_98, i6 0"   --->   Operation 685 'bitconcatenate' 'lhs_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln1393_48 = sext i13 %r_V_461"   --->   Operation 686 'sext' 'sext_ln1393_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 687 [1/1] (2.07ns)   --->   "%ret_V_53 = add i16 %lhs_99, i16 %sext_ln1393_48"   --->   Operation 687 'add' 'ret_V_53' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln864_54 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_53, i32 6, i32 15"   --->   Operation 688 'partselect' 'trunc_ln864_54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_461, i32 5"   --->   Operation 689 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln423_63 = zext i1 %tmp_58"   --->   Operation 690 'zext' 'zext_ln423_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 691 [1/1] (1.73ns)   --->   "%lhs_100 = add i10 %zext_ln423_63, i10 %trunc_ln864_54"   --->   Operation 691 'add' 'lhs_100' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 692 [1/1] (1.73ns)   --->   "%r_V_462 = sub i11 %sext_ln1319_41, i11 %sext_ln1319_25"   --->   Operation 692 'sub' 'r_V_462' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V_462, i32 5"   --->   Operation 693 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln423_71 = zext i1 %tmp_65"   --->   Operation 694 'zext' 'zext_ln423_71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 695 [1/1] (1.73ns)   --->   "%lhs_114 = add i10 %zext_ln423_71, i10 %trunc_ln864_62"   --->   Operation 695 'add' 'lhs_114' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 696 [1/1] (1.63ns)   --->   "%r_V_469 = add i12 %sext_ln1319_53, i12 %sext_ln1319_59"   --->   Operation 696 'add' 'r_V_469' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 697 [1/1] (0.00ns)   --->   "%lhs_115 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_114, i6 0"   --->   Operation 697 'bitconcatenate' 'lhs_115' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1393_55 = sext i12 %r_V_469"   --->   Operation 698 'sext' 'sext_ln1393_55' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 699 [1/1] (2.07ns)   --->   "%ret_V_62 = add i16 %lhs_115, i16 %sext_ln1393_55"   --->   Operation 699 'add' 'ret_V_62' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln864_63 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_62, i32 6, i32 15"   --->   Operation 700 'partselect' 'trunc_ln864_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_469, i32 5"   --->   Operation 701 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln423_72 = zext i1 %tmp_66"   --->   Operation 702 'zext' 'zext_ln423_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 703 [1/1] (1.73ns)   --->   "%lhs_116 = add i10 %zext_ln423_72, i10 %trunc_ln864_63"   --->   Operation 703 'add' 'lhs_116' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln423_81 = zext i1 %tmp_75"   --->   Operation 704 'zext' 'zext_ln423_81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 705 [1/1] (1.73ns)   --->   "%lhs_132 = add i10 %zext_ln423_81, i10 %trunc_ln864_71"   --->   Operation 705 'add' 'lhs_132' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 706 [1/1] (4.17ns)   --->   "%r_V_477 = mul i14 %sext_ln1319_23, i14 22"   --->   Operation 706 'mul' 'r_V_477' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 707 [1/1] (0.00ns)   --->   "%lhs_133 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_132, i6 0"   --->   Operation 707 'bitconcatenate' 'lhs_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln1393_63 = sext i14 %r_V_477"   --->   Operation 708 'sext' 'sext_ln1393_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 709 [1/1] (2.07ns)   --->   "%ret_V_71 = add i16 %lhs_133, i16 %sext_ln1393_63"   --->   Operation 709 'add' 'ret_V_71' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln864_72 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_71, i32 6, i32 15"   --->   Operation 710 'partselect' 'trunc_ln864_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_477, i32 5"   --->   Operation 711 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 712 [1/1] (0.00ns)   --->   "%lhs_143 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_142, i6 0"   --->   Operation 712 'bitconcatenate' 'lhs_143' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1393_68 = sext i12 %r_V_483"   --->   Operation 713 'sext' 'sext_ln1393_68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 714 [1/1] (2.07ns)   --->   "%ret_V_77 = add i16 %lhs_143, i16 %sext_ln1393_68"   --->   Operation 714 'add' 'ret_V_77' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln864_78 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_77, i32 6, i32 15"   --->   Operation 715 'partselect' 'trunc_ln864_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln423_89 = zext i1 %tmp_82"   --->   Operation 716 'zext' 'zext_ln423_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 717 [1/1] (1.73ns)   --->   "%lhs_144 = add i10 %zext_ln423_89, i10 %trunc_ln864_78"   --->   Operation 717 'add' 'lhs_144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %X_normalized_V_4, i2 0"   --->   Operation 718 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1319_71 = sext i10 %tmp_13"   --->   Operation 719 'sext' 'sext_ln1319_71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 720 [1/1] (1.73ns)   --->   "%r_V_484 = sub i11 %sext_ln1319_38, i11 %sext_ln1319_71"   --->   Operation 720 'sub' 'r_V_484' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 721 [1/1] (0.00ns)   --->   "%lhs_145 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_144, i6 0"   --->   Operation 721 'bitconcatenate' 'lhs_145' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln1393_69 = sext i11 %r_V_484"   --->   Operation 722 'sext' 'sext_ln1393_69' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 723 [1/1] (2.07ns)   --->   "%ret_V_78 = add i16 %lhs_145, i16 %sext_ln1393_69"   --->   Operation 723 'add' 'ret_V_78' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln864_79 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_78, i32 6, i32 15"   --->   Operation 724 'partselect' 'trunc_ln864_79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V_484, i32 5"   --->   Operation 725 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 726 [1/1] (1.63ns)   --->   "%r_V_485 = add i12 %sext_ln1319_53, i12 %sext_ln1319_19"   --->   Operation 726 'add' 'r_V_485' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_485, i32 5"   --->   Operation 727 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 728 [1/1] (4.17ns)   --->   "%r_V_486 = mul i13 %sext_ln1319_22, i13 8179"   --->   Operation 728 'mul' 'r_V_486' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_486, i32 5"   --->   Operation 729 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 730 [1/1] (0.00ns)   --->   "%lhs_159 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_158, i6 0"   --->   Operation 730 'bitconcatenate' 'lhs_159' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1393_75 = sext i13 %r_V_490"   --->   Operation 731 'sext' 'sext_ln1393_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 732 [1/1] (2.07ns)   --->   "%ret_V_86 = add i16 %lhs_159, i16 %sext_ln1393_75"   --->   Operation 732 'add' 'ret_V_86' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln864_87 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_86, i32 6, i32 15"   --->   Operation 733 'partselect' 'trunc_ln864_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln423_97 = zext i1 %tmp_90"   --->   Operation 734 'zext' 'zext_ln423_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 735 [1/1] (1.73ns)   --->   "%lhs_160 = add i10 %zext_ln423_97, i10 %trunc_ln864_87"   --->   Operation 735 'add' 'lhs_160' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 736 [1/1] (0.00ns)   --->   "%lhs_161 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_160, i6 0"   --->   Operation 736 'bitconcatenate' 'lhs_161' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 737 [1/1] (2.07ns)   --->   "%ret_V_87 = add i16 %lhs_161, i16 %sext_ln1393_47"   --->   Operation 737 'add' 'ret_V_87' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln864_88 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_87, i32 6, i32 15"   --->   Operation 738 'partselect' 'trunc_ln864_88' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 739 [1/1] (0.00ns)   --->   "%shl_ln1319_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %X_normalized_V_6, i5 0"   --->   Operation 739 'bitconcatenate' 'shl_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1319_72 = sext i13 %shl_ln1319_23"   --->   Operation 740 'sext' 'sext_ln1319_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 741 [1/1] (1.67ns)   --->   "%r_V_492 = sub i14 %sext_ln1319_72, i14 %sext_ln1319_23"   --->   Operation 741 'sub' 'r_V_492' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_492, i32 5"   --->   Operation 742 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 743 [1/1] (0.00ns)   --->   "%lhs_179 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_178, i6 0"   --->   Operation 743 'bitconcatenate' 'lhs_179' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1393_83 = sext i12 %r_V_497"   --->   Operation 744 'sext' 'sext_ln1393_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 745 [1/1] (2.07ns)   --->   "%ret_V_96 = add i16 %lhs_179, i16 %sext_ln1393_83"   --->   Operation 745 'add' 'ret_V_96' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln864_98 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_96, i32 6, i32 15"   --->   Operation 746 'partselect' 'trunc_ln864_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln423_106 = zext i1 %tmp_98"   --->   Operation 747 'zext' 'zext_ln423_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 748 [1/1] (1.73ns)   --->   "%lhs_180 = add i10 %zext_ln423_106, i10 %trunc_ln864_98"   --->   Operation 748 'add' 'lhs_180' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 749 [1/1] (4.17ns)   --->   "%r_V_498 = mul i14 %sext_ln1319_23, i14 19"   --->   Operation 749 'mul' 'r_V_498' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 750 [1/1] (0.00ns)   --->   "%lhs_181 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_180, i6 0"   --->   Operation 750 'bitconcatenate' 'lhs_181' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln1393_84 = sext i14 %r_V_498"   --->   Operation 751 'sext' 'sext_ln1393_84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 752 [1/1] (2.07ns)   --->   "%ret_V_97 = add i16 %lhs_181, i16 %sext_ln1393_84"   --->   Operation 752 'add' 'ret_V_97' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln864_99 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_97, i32 6, i32 15"   --->   Operation 753 'partselect' 'trunc_ln864_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_498, i32 5"   --->   Operation 754 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 755 [1/1] (7.30ns)   --->   "%X_normalized_V_8 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [Forward_propagation.cpp:25]   --->   Operation 755 'read' 'X_normalized_V_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln1319_28 = sext i8 %X_normalized_V_7"   --->   Operation 756 'sext' 'sext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1319_29 = sext i8 %X_normalized_V_7"   --->   Operation 757 'sext' 'sext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln1319_30 = sext i8 %X_normalized_V_7"   --->   Operation 758 'sext' 'sext_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln1319_31 = sext i8 %X_normalized_V_7"   --->   Operation 759 'sext' 'sext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 760 [1/1] (4.17ns)   --->   "%r_V_431 = mul i14 %sext_ln1319_31, i14 22"   --->   Operation 760 'mul' 'r_V_431' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 761 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_10, i6 0"   --->   Operation 761 'bitconcatenate' 'lhs_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1393_5 = sext i14 %r_V_431"   --->   Operation 762 'sext' 'sext_ln1393_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 763 [1/1] (2.07ns)   --->   "%ret_V_6 = add i16 %lhs_11, i16 %sext_ln1393_5"   --->   Operation 763 'add' 'ret_V_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_6, i32 6, i32 15"   --->   Operation 764 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_431, i32 5"   --->   Operation 765 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 766 [1/1] (0.00ns)   --->   "%lhs_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_24, i6 0"   --->   Operation 766 'bitconcatenate' 'lhs_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1393_12 = sext i11 %r_V"   --->   Operation 767 'sext' 'sext_ln1393_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 768 [1/1] (2.07ns)   --->   "%ret_V_14 = add i16 %lhs_25, i16 %sext_ln1393_12"   --->   Operation 768 'add' 'ret_V_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln864_13 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_14, i32 6, i32 15"   --->   Operation 769 'partselect' 'trunc_ln864_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln423_20 = zext i1 %tmp_16"   --->   Operation 770 'zext' 'zext_ln423_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 771 [1/1] (1.73ns)   --->   "%lhs_26 = add i10 %zext_ln423_20, i10 %trunc_ln864_13"   --->   Operation 771 'add' 'lhs_26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 772 [1/1] (0.00ns)   --->   "%shl_ln1319_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %X_normalized_V_7, i3 0"   --->   Operation 772 'bitconcatenate' 'shl_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1319_42 = sext i11 %shl_ln1319_7"   --->   Operation 773 'sext' 'sext_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 774 [1/1] (1.63ns)   --->   "%r_V_438 = add i12 %sext_ln1319_42, i12 %sext_ln1319_30"   --->   Operation 774 'add' 'r_V_438' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 775 [1/1] (0.00ns)   --->   "%lhs_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_26, i6 0"   --->   Operation 775 'bitconcatenate' 'lhs_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1393_13 = sext i12 %r_V_438"   --->   Operation 776 'sext' 'sext_ln1393_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 777 [1/1] (2.07ns)   --->   "%ret_V_15 = add i16 %lhs_27, i16 %sext_ln1393_13"   --->   Operation 777 'add' 'ret_V_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln864_14 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_15, i32 6, i32 15"   --->   Operation 778 'partselect' 'trunc_ln864_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_438, i32 5"   --->   Operation 779 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 780 [1/1] (1.63ns)   --->   "%r_V_23 = sub i12 %sext_ln1319_42, i12 %sext_ln1319_30"   --->   Operation 780 'sub' 'r_V_23' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 781 [1/1] (0.00ns)   --->   "%lhs_43 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_42, i6 0"   --->   Operation 781 'bitconcatenate' 'lhs_43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1393_24 = sext i12 %r_V_23"   --->   Operation 782 'sext' 'sext_ln1393_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 783 [1/1] (2.07ns)   --->   "%ret_V_23 = add i16 %lhs_43, i16 %sext_ln1393_24"   --->   Operation 783 'add' 'ret_V_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln864_22 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_23, i32 6, i32 15"   --->   Operation 784 'partselect' 'trunc_ln864_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_23, i32 5"   --->   Operation 785 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln423_31 = zext i1 %tmp_30"   --->   Operation 786 'zext' 'zext_ln423_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln423_2 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_23, i32 6, i32 14"   --->   Operation 787 'partselect' 'trunc_ln423_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln423_32 = zext i1 %tmp_30"   --->   Operation 788 'zext' 'zext_ln423_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 789 [1/1] (1.73ns)   --->   "%h1_V_2 = add i10 %zext_ln423_31, i10 %trunc_ln864_22"   --->   Operation 789 'add' 'h1_V_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 790 [1/1] (1.82ns)   --->   "%add_ln85_2 = add i9 %zext_ln423_32, i9 %trunc_ln423_2" [Forward_propagation.cpp:85]   --->   Operation 790 'add' 'add_ln85_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 791 [1/1] (1.77ns)   --->   "%icmp_ln1695_2 = icmp_sgt  i10 %h1_V_2, i10 0"   --->   Operation 791 'icmp' 'icmp_ln1695_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 792 [1/1] (0.00ns)   --->   "%lhs_55 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_54, i6 0"   --->   Operation 792 'bitconcatenate' 'lhs_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 793 [1/1] (2.07ns)   --->   "%ret_V_29 = add i16 %lhs_55, i16 %sext_ln1393_12"   --->   Operation 793 'add' 'ret_V_29' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln864_29 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_29, i32 6, i32 15"   --->   Operation 794 'partselect' 'trunc_ln864_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 795 [1/1] (1.73ns)   --->   "%lhs_56 = add i10 %zext_ln423_20, i10 %trunc_ln864_29"   --->   Operation 795 'add' 'lhs_56' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 796 [1/1] (0.00ns)   --->   "%shl_ln1319_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %X_normalized_V_7, i1 0"   --->   Operation 796 'bitconcatenate' 'shl_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln1319_55 = sext i9 %shl_ln1319_13"   --->   Operation 797 'sext' 'sext_ln1319_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 798 [1/1] (1.63ns)   --->   "%r_V_449 = sub i12 %sext_ln1319_42, i12 %sext_ln1319_55"   --->   Operation 798 'sub' 'r_V_449' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 799 [1/1] (0.00ns)   --->   "%lhs_57 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_56, i6 0"   --->   Operation 799 'bitconcatenate' 'lhs_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1393_30 = sext i12 %r_V_449"   --->   Operation 800 'sext' 'sext_ln1393_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 801 [1/1] (2.07ns)   --->   "%ret_V_30 = add i16 %lhs_57, i16 %sext_ln1393_30"   --->   Operation 801 'add' 'ret_V_30' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln864_30 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_30, i32 6, i32 15"   --->   Operation 802 'partselect' 'trunc_ln864_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_449, i32 5"   --->   Operation 803 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 804 [1/1] (0.00ns)   --->   "%lhs_69 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_68, i6 0"   --->   Operation 804 'bitconcatenate' 'lhs_69' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln1393_36 = sext i12 %r_V_453"   --->   Operation 805 'sext' 'sext_ln1393_36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 806 [1/1] (2.07ns)   --->   "%ret_V_37 = add i16 %lhs_69, i16 %sext_ln1393_36"   --->   Operation 806 'add' 'ret_V_37' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln864_37 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_37, i32 6, i32 15"   --->   Operation 807 'partselect' 'trunc_ln864_37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln423_47 = zext i1 %tmp_44"   --->   Operation 808 'zext' 'zext_ln423_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 809 [1/1] (1.73ns)   --->   "%lhs_70 = add i10 %zext_ln423_47, i10 %trunc_ln864_37"   --->   Operation 809 'add' 'lhs_70' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %X_normalized_V_7, i5 0"   --->   Operation 810 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1319_60 = sext i13 %tmp_12"   --->   Operation 811 'sext' 'sext_ln1319_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 812 [1/1] (1.67ns)   --->   "%r_V_454 = sub i14 %sext_ln1319_31, i14 %sext_ln1319_60"   --->   Operation 812 'sub' 'r_V_454' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 813 [1/1] (0.00ns)   --->   "%lhs_71 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_70, i6 0"   --->   Operation 813 'bitconcatenate' 'lhs_71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln1393_37 = sext i14 %r_V_454"   --->   Operation 814 'sext' 'sext_ln1393_37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 815 [1/1] (2.07ns)   --->   "%ret_V_38 = add i16 %lhs_71, i16 %sext_ln1393_37"   --->   Operation 815 'add' 'ret_V_38' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln864_38 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_38, i32 6, i32 15"   --->   Operation 816 'partselect' 'trunc_ln864_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_454, i32 5"   --->   Operation 817 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 818 [1/1] (0.00ns)   --->   "%lhs_85 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_84, i6 0"   --->   Operation 818 'bitconcatenate' 'lhs_85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln1393_42 = sext i14 %r_V_43"   --->   Operation 819 'sext' 'sext_ln1393_42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 820 [1/1] (2.07ns)   --->   "%ret_V_46 = add i16 %lhs_85, i16 %sext_ln1393_42"   --->   Operation 820 'add' 'ret_V_46' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln864_46 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_46, i32 6, i32 15"   --->   Operation 821 'partselect' 'trunc_ln864_46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln423_55 = zext i1 %tmp_51"   --->   Operation 822 'zext' 'zext_ln423_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 823 [1/1] (1.73ns)   --->   "%lhs_86 = add i10 %zext_ln423_55, i10 %trunc_ln864_46"   --->   Operation 823 'add' 'lhs_86' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln1319_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %X_normalized_V_7, i4 0"   --->   Operation 824 'bitconcatenate' 'shl_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln1319_63 = sext i12 %shl_ln1319_17"   --->   Operation 825 'sext' 'sext_ln1319_63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 826 [1/1] (0.00ns)   --->   "%shl_ln1319_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %X_normalized_V_7, i2 0"   --->   Operation 826 'bitconcatenate' 'shl_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln1319_64 = sext i10 %shl_ln1319_18"   --->   Operation 827 'sext' 'sext_ln1319_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 828 [1/1] (1.54ns)   --->   "%r_V_458 = sub i13 %sext_ln1319_63, i13 %sext_ln1319_64"   --->   Operation 828 'sub' 'r_V_458' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 829 [1/1] (0.00ns)   --->   "%lhs_87 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_86, i6 0"   --->   Operation 829 'bitconcatenate' 'lhs_87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1393_43 = sext i13 %r_V_458"   --->   Operation 830 'sext' 'sext_ln1393_43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 831 [1/1] (2.07ns)   --->   "%ret_V_47 = add i16 %lhs_87, i16 %sext_ln1393_43"   --->   Operation 831 'add' 'ret_V_47' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln864_47 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_47, i32 6, i32 15"   --->   Operation 832 'partselect' 'trunc_ln864_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_458, i32 5"   --->   Operation 833 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 834 [1/1] (0.00ns)   --->   "%lhs_101 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_100, i6 0"   --->   Operation 834 'bitconcatenate' 'lhs_101' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1393_49 = sext i11 %r_V_462"   --->   Operation 835 'sext' 'sext_ln1393_49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 836 [1/1] (2.07ns)   --->   "%ret_V_54 = add i16 %lhs_101, i16 %sext_ln1393_49"   --->   Operation 836 'add' 'ret_V_54' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln864_55 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_54, i32 6, i32 15"   --->   Operation 837 'partselect' 'trunc_ln864_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln423_64 = zext i1 %tmp_59"   --->   Operation 838 'zext' 'zext_ln423_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 839 [1/1] (1.73ns)   --->   "%lhs_102 = add i10 %zext_ln423_64, i10 %trunc_ln864_55"   --->   Operation 839 'add' 'lhs_102' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 840 [1/1] (4.17ns)   --->   "%r_V_463 = mul i13 %sext_ln1319_29, i13 13"   --->   Operation 840 'mul' 'r_V_463' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 841 [1/1] (0.00ns)   --->   "%lhs_103 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_102, i6 0"   --->   Operation 841 'bitconcatenate' 'lhs_103' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1393_50 = sext i13 %r_V_463"   --->   Operation 842 'sext' 'sext_ln1393_50' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 843 [1/1] (2.07ns)   --->   "%ret_V_55 = add i16 %lhs_103, i16 %sext_ln1393_50"   --->   Operation 843 'add' 'ret_V_55' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln864_56 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_55, i32 6, i32 15"   --->   Operation 844 'partselect' 'trunc_ln864_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_463, i32 5"   --->   Operation 845 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 846 [1/1] (0.00ns)   --->   "%lhs_117 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_116, i6 0"   --->   Operation 846 'bitconcatenate' 'lhs_117' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 847 [1/1] (2.07ns)   --->   "%ret_V_63 = add i16 %lhs_117, i16 %sext_ln1393_42"   --->   Operation 847 'add' 'ret_V_63' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln864_64 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_63, i32 6, i32 15"   --->   Operation 848 'partselect' 'trunc_ln864_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 849 [1/1] (1.73ns)   --->   "%lhs_118 = add i10 %zext_ln423_55, i10 %trunc_ln864_64"   --->   Operation 849 'add' 'lhs_118' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 850 [1/1] (4.17ns)   --->   "%r_V_470 = mul i14 %sext_ln1319_31, i14 19"   --->   Operation 850 'mul' 'r_V_470' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 851 [1/1] (0.00ns)   --->   "%lhs_119 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_118, i6 0"   --->   Operation 851 'bitconcatenate' 'lhs_119' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1393_56 = sext i14 %r_V_470"   --->   Operation 852 'sext' 'sext_ln1393_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 853 [1/1] (2.07ns)   --->   "%ret_V_64 = add i16 %lhs_119, i16 %sext_ln1393_56"   --->   Operation 853 'add' 'ret_V_64' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 854 [1/1] (0.00ns)   --->   "%trunc_ln864_65 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_64, i32 6, i32 15"   --->   Operation 854 'partselect' 'trunc_ln864_65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_470, i32 5"   --->   Operation 855 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %X_normalized_V_8, i32 2"   --->   Operation 856 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln423_82 = zext i1 %tmp_76"   --->   Operation 857 'zext' 'zext_ln423_82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 858 [1/1] (1.73ns)   --->   "%lhs_134 = add i10 %zext_ln423_82, i10 %trunc_ln864_72"   --->   Operation 858 'add' 'lhs_134' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 859 [1/1] (4.17ns)   --->   "%r_V_478 = mul i15 %sext_ln1319_28, i15 38"   --->   Operation 859 'mul' 'r_V_478' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 860 [1/1] (0.00ns)   --->   "%lhs_135 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_134, i6 0"   --->   Operation 860 'bitconcatenate' 'lhs_135' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln1393_64 = sext i15 %r_V_478"   --->   Operation 861 'sext' 'sext_ln1393_64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 862 [1/1] (2.07ns)   --->   "%ret_V_72 = add i16 %lhs_135, i16 %sext_ln1393_64"   --->   Operation 862 'add' 'ret_V_72' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln864_73 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_72, i32 6, i32 15"   --->   Operation 863 'partselect' 'trunc_ln864_73' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_478, i32 5"   --->   Operation 864 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln423_90 = zext i1 %tmp_83"   --->   Operation 865 'zext' 'zext_ln423_90' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 866 [1/1] (1.73ns)   --->   "%lhs_146 = add i10 %zext_ln423_90, i10 %trunc_ln864_79"   --->   Operation 866 'add' 'lhs_146' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 867 [1/1] (0.00ns)   --->   "%lhs_147 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_146, i6 0"   --->   Operation 867 'bitconcatenate' 'lhs_147' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1393_70 = sext i12 %r_V_485"   --->   Operation 868 'sext' 'sext_ln1393_70' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 869 [1/1] (2.07ns)   --->   "%ret_V_79 = add i16 %lhs_147, i16 %sext_ln1393_70"   --->   Operation 869 'add' 'ret_V_79' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln864_80 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_79, i32 6, i32 15"   --->   Operation 870 'partselect' 'trunc_ln864_80' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln423_91 = zext i1 %tmp_84"   --->   Operation 871 'zext' 'zext_ln423_91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 872 [1/1] (1.73ns)   --->   "%lhs_148 = add i10 %zext_ln423_91, i10 %trunc_ln864_80"   --->   Operation 872 'add' 'lhs_148' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_23 = sub i12 0, i12 %sext_ln1319_42"   --->   Operation 873 'sub' 'sub_ln1319_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 874 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%r_V_487 = sub i12 %sub_ln1319_23, i12 %sext_ln1319_30"   --->   Operation 874 'sub' 'r_V_487' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_487, i32 5"   --->   Operation 875 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 876 [1/1] (1.73ns)   --->   "%lhs_162 = add i10 %zext_ln423_62, i10 %trunc_ln864_88"   --->   Operation 876 'add' 'lhs_162' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 877 [1/1] (0.00ns)   --->   "%lhs_163 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_162, i6 0"   --->   Operation 877 'bitconcatenate' 'lhs_163' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln1393_76 = sext i15 %r_V_491"   --->   Operation 878 'sext' 'sext_ln1393_76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 879 [1/1] (2.07ns)   --->   "%ret_V_88 = add i16 %lhs_163, i16 %sext_ln1393_76"   --->   Operation 879 'add' 'ret_V_88' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln864_89 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_88, i32 6, i32 15"   --->   Operation 880 'partselect' 'trunc_ln864_89' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln423_98 = zext i1 %tmp_91"   --->   Operation 881 'zext' 'zext_ln423_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 882 [1/1] (1.73ns)   --->   "%lhs_164 = add i10 %zext_ln423_98, i10 %trunc_ln864_89"   --->   Operation 882 'add' 'lhs_164' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln423_107 = zext i1 %tmp_99"   --->   Operation 883 'zext' 'zext_ln423_107' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 884 [1/1] (1.73ns)   --->   "%lhs_182 = add i10 %zext_ln423_107, i10 %trunc_ln864_99"   --->   Operation 884 'add' 'lhs_182' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 885 [1/1] (4.17ns)   --->   "%r_V_499 = mul i13 %sext_ln1319_29, i13 8179"   --->   Operation 885 'mul' 'r_V_499' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 886 [1/1] (0.00ns)   --->   "%lhs_183 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_182, i6 0"   --->   Operation 886 'bitconcatenate' 'lhs_183' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln1393_85 = sext i13 %r_V_499"   --->   Operation 887 'sext' 'sext_ln1393_85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 888 [1/1] (2.07ns)   --->   "%ret_V_98 = add i16 %lhs_183, i16 %sext_ln1393_85"   --->   Operation 888 'add' 'ret_V_98' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln864_100 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_98, i32 6, i32 15"   --->   Operation 889 'partselect' 'trunc_ln864_100' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_499, i32 5"   --->   Operation 890 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.24>
ST_18 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln423_11 = zext i1 %tmp_6"   --->   Operation 891 'zext' 'zext_ln423_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 892 [1/1] (1.73ns)   --->   "%lhs_12 = add i10 %zext_ln423_11, i10 %trunc_ln864_6"   --->   Operation 892 'add' 'lhs_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln1319_32 = sext i8 %X_normalized_V_8"   --->   Operation 893 'sext' 'sext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln1319_33 = sext i8 %X_normalized_V_8"   --->   Operation 894 'sext' 'sext_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1319_34 = sext i8 %X_normalized_V_8"   --->   Operation 895 'sext' 'sext_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1319_35 = sext i8 %X_normalized_V_8"   --->   Operation 896 'sext' 'sext_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 897 [1/1] (0.00ns)   --->   "%shl_ln1319_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %X_normalized_V_8, i2 0"   --->   Operation 897 'bitconcatenate' 'shl_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln1319_36 = sext i10 %shl_ln1319_5"   --->   Operation 898 'sext' 'sext_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 899 [1/1] (1.73ns)   --->   "%r_V_432 = sub i11 %sext_ln1319_36, i11 %sext_ln1319_35"   --->   Operation 899 'sub' 'r_V_432' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 900 [1/1] (0.00ns)   --->   "%lhs_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_12, i6 0"   --->   Operation 900 'bitconcatenate' 'lhs_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln1393_6 = sext i11 %r_V_432"   --->   Operation 901 'sext' 'sext_ln1393_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 902 [1/1] (2.07ns)   --->   "%ret_V_7 = add i16 %lhs_13, i16 %sext_ln1393_6"   --->   Operation 902 'add' 'ret_V_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln864_7 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_7, i32 6, i32 15"   --->   Operation 903 'partselect' 'trunc_ln864_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V_432, i32 5"   --->   Operation 904 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln423_12 = zext i1 %tmp_7"   --->   Operation 905 'zext' 'zext_ln423_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln423_s = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_7, i32 6, i32 14"   --->   Operation 906 'partselect' 'trunc_ln423_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln423_13 = zext i1 %tmp_7"   --->   Operation 907 'zext' 'zext_ln423_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 908 [1/1] (1.73ns)   --->   "%h1_V = add i10 %zext_ln423_12, i10 %trunc_ln864_7"   --->   Operation 908 'add' 'h1_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 909 [1/1] (1.82ns)   --->   "%add_ln85 = add i9 %zext_ln423_13, i9 %trunc_ln423_s" [Forward_propagation.cpp:85]   --->   Operation 909 'add' 'add_ln85' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln423_21 = zext i1 %tmp_20"   --->   Operation 910 'zext' 'zext_ln423_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 911 [1/1] (1.73ns)   --->   "%lhs_28 = add i10 %zext_ln423_21, i10 %trunc_ln864_14"   --->   Operation 911 'add' 'lhs_28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 912 [1/1] (0.00ns)   --->   "%shl_ln1319_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %X_normalized_V_8, i4 0"   --->   Operation 912 'bitconcatenate' 'shl_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln1319_43 = sext i12 %shl_ln1319_8"   --->   Operation 913 'sext' 'sext_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 914 [1/1] (1.54ns)   --->   "%r_V_439 = sub i13 0, i13 %sext_ln1319_43"   --->   Operation 914 'sub' 'r_V_439' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 915 [1/1] (0.00ns)   --->   "%lhs_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_28, i6 0"   --->   Operation 915 'bitconcatenate' 'lhs_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln1393_14 = sext i13 %r_V_439"   --->   Operation 916 'sext' 'sext_ln1393_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 917 [1/1] (2.07ns)   --->   "%ret_V_16 = add i16 %lhs_29, i16 %sext_ln1393_14"   --->   Operation 917 'add' 'ret_V_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln864_15 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_16, i32 6, i32 15"   --->   Operation 918 'partselect' 'trunc_ln864_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_439, i32 5"   --->   Operation 919 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln423_22 = zext i1 %tmp_21"   --->   Operation 920 'zext' 'zext_ln423_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln423_1 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_16, i32 6, i32 14"   --->   Operation 921 'partselect' 'trunc_ln423_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln423_23 = zext i1 %tmp_21"   --->   Operation 922 'zext' 'zext_ln423_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 923 [1/1] (1.73ns)   --->   "%h1_V_1 = add i10 %zext_ln423_22, i10 %trunc_ln864_15"   --->   Operation 923 'add' 'h1_V_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 924 [1/1] (1.82ns)   --->   "%add_ln85_1 = add i9 %zext_ln423_23, i9 %trunc_ln423_1" [Forward_propagation.cpp:85]   --->   Operation 924 'add' 'add_ln85_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 925 [1/1] (0.96ns)   --->   "%h1_activ_V_2 = select i1 %icmp_ln1695_2, i9 %add_ln85_2, i9 0" [Forward_propagation.cpp:107]   --->   Operation 925 'select' 'h1_activ_V_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln423_39 = zext i1 %tmp_37"   --->   Operation 926 'zext' 'zext_ln423_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 927 [1/1] (1.73ns)   --->   "%lhs_58 = add i10 %zext_ln423_39, i10 %trunc_ln864_30"   --->   Operation 927 'add' 'lhs_58' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 928 [1/1] (4.17ns)   --->   "%r_V_450 = mul i14 %sext_ln1319_33, i14 27"   --->   Operation 928 'mul' 'r_V_450' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 929 [1/1] (0.00ns)   --->   "%lhs_59 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_58, i6 0"   --->   Operation 929 'bitconcatenate' 'lhs_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1393_31 = sext i14 %r_V_450"   --->   Operation 930 'sext' 'sext_ln1393_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 931 [1/1] (2.07ns)   --->   "%ret_V_31 = add i16 %lhs_59, i16 %sext_ln1393_31"   --->   Operation 931 'add' 'ret_V_31' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 932 [1/1] (0.00ns)   --->   "%trunc_ln864_31 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_31, i32 6, i32 15"   --->   Operation 932 'partselect' 'trunc_ln864_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_450, i32 5"   --->   Operation 933 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln423_3 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_31, i32 6, i32 14"   --->   Operation 934 'partselect' 'trunc_ln423_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln423_48 = zext i1 %tmp_45"   --->   Operation 935 'zext' 'zext_ln423_48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 936 [1/1] (1.73ns)   --->   "%lhs_72 = add i10 %zext_ln423_48, i10 %trunc_ln864_38"   --->   Operation 936 'add' 'lhs_72' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 937 [1/1] (0.00ns)   --->   "%shl_ln1319_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %X_normalized_V_8, i1 0"   --->   Operation 937 'bitconcatenate' 'shl_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1319_61 = sext i9 %shl_ln1319_16"   --->   Operation 938 'sext' 'sext_ln1319_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln1319_62 = sext i9 %shl_ln1319_16"   --->   Operation 939 'sext' 'sext_ln1319_62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 940 [1/1] (1.54ns)   --->   "%r_V_455 = sub i13 %sext_ln1319_62, i13 %sext_ln1319_43"   --->   Operation 940 'sub' 'r_V_455' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 941 [1/1] (0.00ns)   --->   "%lhs_73 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_72, i6 0"   --->   Operation 941 'bitconcatenate' 'lhs_73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1393_38 = sext i13 %r_V_455"   --->   Operation 942 'sext' 'sext_ln1393_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 943 [1/1] (2.07ns)   --->   "%ret_V_39 = add i16 %lhs_73, i16 %sext_ln1393_38"   --->   Operation 943 'add' 'ret_V_39' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln864_39 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_39, i32 6, i32 15"   --->   Operation 944 'partselect' 'trunc_ln864_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_455, i32 5"   --->   Operation 945 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln423_49 = zext i1 %tmp_46"   --->   Operation 946 'zext' 'zext_ln423_49' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln423_4 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_39, i32 6, i32 14"   --->   Operation 947 'partselect' 'trunc_ln423_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln423_50 = zext i1 %tmp_46"   --->   Operation 948 'zext' 'zext_ln423_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 949 [1/1] (1.73ns)   --->   "%h1_V_4 = add i10 %zext_ln423_49, i10 %trunc_ln864_39"   --->   Operation 949 'add' 'h1_V_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 950 [1/1] (1.82ns)   --->   "%add_ln85_4 = add i9 %zext_ln423_50, i9 %trunc_ln423_4" [Forward_propagation.cpp:85]   --->   Operation 950 'add' 'add_ln85_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln423_56 = zext i1 %tmp_52"   --->   Operation 951 'zext' 'zext_ln423_56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 952 [1/1] (1.73ns)   --->   "%lhs_88 = add i10 %zext_ln423_56, i10 %trunc_ln864_47"   --->   Operation 952 'add' 'lhs_88' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 953 [1/1] (4.17ns)   --->   "%r_V_45 = mul i15 %sext_ln1319_32, i15 32729"   --->   Operation 953 'mul' 'r_V_45' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_45, i32 5"   --->   Operation 954 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln423_65 = zext i1 %tmp_60"   --->   Operation 955 'zext' 'zext_ln423_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 956 [1/1] (1.73ns)   --->   "%lhs_104 = add i10 %zext_ln423_65, i10 %trunc_ln864_56"   --->   Operation 956 'add' 'lhs_104' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 957 [1/1] (0.00ns)   --->   "%r_V_471 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %X_normalized_V_8, i3 0"   --->   Operation 957 'bitconcatenate' 'r_V_471' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln1319_67 = sext i11 %r_V_471"   --->   Operation 958 'sext' 'sext_ln1319_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 959 [1/1] (1.63ns)   --->   "%r_V_464 = add i12 %sext_ln1319_67, i12 %sext_ln1319_61"   --->   Operation 959 'add' 'r_V_464' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 960 [1/1] (0.00ns)   --->   "%lhs_105 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_104, i6 0"   --->   Operation 960 'bitconcatenate' 'lhs_105' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln1393_51 = sext i12 %r_V_464"   --->   Operation 961 'sext' 'sext_ln1393_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 962 [1/1] (2.07ns)   --->   "%ret_V_56 = add i16 %lhs_105, i16 %sext_ln1393_51"   --->   Operation 962 'add' 'ret_V_56' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln864_57 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_56, i32 6, i32 15"   --->   Operation 963 'partselect' 'trunc_ln864_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_464, i32 5"   --->   Operation 964 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln423_66 = zext i1 %tmp_61"   --->   Operation 965 'zext' 'zext_ln423_66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln423_6 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_56, i32 6, i32 14"   --->   Operation 966 'partselect' 'trunc_ln423_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln423_67 = zext i1 %tmp_61"   --->   Operation 967 'zext' 'zext_ln423_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 968 [1/1] (1.73ns)   --->   "%h1_V_6 = add i10 %zext_ln423_66, i10 %trunc_ln864_57"   --->   Operation 968 'add' 'h1_V_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 969 [1/1] (1.82ns)   --->   "%add_ln85_6 = add i9 %zext_ln423_67, i9 %trunc_ln423_6" [Forward_propagation.cpp:85]   --->   Operation 969 'add' 'add_ln85_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln423_73 = zext i1 %tmp_67"   --->   Operation 970 'zext' 'zext_ln423_73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 971 [1/1] (1.73ns)   --->   "%lhs_120 = add i10 %zext_ln423_73, i10 %trunc_ln864_65"   --->   Operation 971 'add' 'lhs_120' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 972 [1/1] (0.00ns)   --->   "%lhs_121 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_120, i6 0"   --->   Operation 972 'bitconcatenate' 'lhs_121' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1393_57 = sext i11 %r_V_471"   --->   Operation 973 'sext' 'sext_ln1393_57' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 974 [1/1] (2.07ns)   --->   "%ret_V_65 = add i16 %lhs_121, i16 %sext_ln1393_57"   --->   Operation 974 'add' 'ret_V_65' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln864_66 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_65, i32 6, i32 15"   --->   Operation 975 'partselect' 'trunc_ln864_66' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln423_74 = zext i1 %tmp_68"   --->   Operation 976 'zext' 'zext_ln423_74' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln423_7 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_65, i32 6, i32 14"   --->   Operation 977 'partselect' 'trunc_ln423_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln423_75 = zext i1 %tmp_68"   --->   Operation 978 'zext' 'zext_ln423_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 979 [1/1] (1.73ns)   --->   "%h1_V_7 = add i10 %zext_ln423_74, i10 %trunc_ln864_66"   --->   Operation 979 'add' 'h1_V_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 980 [1/1] (1.82ns)   --->   "%add_ln85_7 = add i9 %zext_ln423_75, i9 %trunc_ln423_7" [Forward_propagation.cpp:85]   --->   Operation 980 'add' 'add_ln85_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln423_83 = zext i1 %tmp_77"   --->   Operation 981 'zext' 'zext_ln423_83' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 982 [1/1] (1.73ns)   --->   "%lhs_136 = add i10 %zext_ln423_83, i10 %trunc_ln864_73"   --->   Operation 982 'add' 'lhs_136' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 983 [1/1] (4.17ns)   --->   "%r_V_479 = mul i15 %sext_ln1319_32, i15 43"   --->   Operation 983 'mul' 'r_V_479' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 984 [1/1] (0.00ns)   --->   "%lhs_137 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_136, i6 0"   --->   Operation 984 'bitconcatenate' 'lhs_137' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln1393_65 = sext i15 %r_V_479"   --->   Operation 985 'sext' 'sext_ln1393_65' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 986 [1/1] (2.07ns)   --->   "%ret_V_73 = add i16 %lhs_137, i16 %sext_ln1393_65"   --->   Operation 986 'add' 'ret_V_73' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln864_74 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_73, i32 6, i32 15"   --->   Operation 987 'partselect' 'trunc_ln864_74' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_479, i32 5"   --->   Operation 988 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln423_8 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_73, i32 6, i32 14"   --->   Operation 989 'partselect' 'trunc_ln423_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 990 [1/1] (0.00ns)   --->   "%lhs_149 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_148, i6 0"   --->   Operation 990 'bitconcatenate' 'lhs_149' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln1393_71 = sext i13 %r_V_486"   --->   Operation 991 'sext' 'sext_ln1393_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 992 [1/1] (2.07ns)   --->   "%ret_V_80 = add i16 %lhs_149, i16 %sext_ln1393_71"   --->   Operation 992 'add' 'ret_V_80' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 993 [1/1] (0.00ns)   --->   "%trunc_ln864_81 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_80, i32 6, i32 15"   --->   Operation 993 'partselect' 'trunc_ln864_81' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln423_92 = zext i1 %tmp_85"   --->   Operation 994 'zext' 'zext_ln423_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 995 [1/1] (1.73ns)   --->   "%lhs_150 = add i10 %zext_ln423_92, i10 %trunc_ln864_81"   --->   Operation 995 'add' 'lhs_150' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 996 [1/1] (0.00ns)   --->   "%lhs_151 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_150, i6 0"   --->   Operation 996 'bitconcatenate' 'lhs_151' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln1393_72 = sext i12 %r_V_487"   --->   Operation 997 'sext' 'sext_ln1393_72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 998 [1/1] (2.07ns)   --->   "%ret_V_81 = add i16 %lhs_151, i16 %sext_ln1393_72"   --->   Operation 998 'add' 'ret_V_81' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln864_82 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_81, i32 6, i32 15"   --->   Operation 999 'partselect' 'trunc_ln864_82' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1000 [1/1] (0.00ns)   --->   "%lhs_165 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_164, i6 0"   --->   Operation 1000 'bitconcatenate' 'lhs_165' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln1393_77 = sext i14 %r_V_492"   --->   Operation 1001 'sext' 'sext_ln1393_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1002 [1/1] (2.07ns)   --->   "%ret_V_89 = add i16 %lhs_165, i16 %sext_ln1393_77"   --->   Operation 1002 'add' 'ret_V_89' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln864_90 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_89, i32 6, i32 15"   --->   Operation 1003 'partselect' 'trunc_ln864_90' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln423_99 = zext i1 %tmp_92"   --->   Operation 1004 'zext' 'zext_ln423_99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1005 [1/1] (1.73ns)   --->   "%lhs_166 = add i10 %zext_ln423_99, i10 %trunc_ln864_90"   --->   Operation 1005 'add' 'lhs_166' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1006 [1/1] (0.00ns)   --->   "%lhs_167 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_166, i6 0"   --->   Operation 1006 'bitconcatenate' 'lhs_167' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1007 [1/1] (2.07ns)   --->   "%ret_V_90 = add i16 %lhs_167, i16 %sext_ln1393_24"   --->   Operation 1007 'add' 'ret_V_90' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1008 [1/1] (0.00ns)   --->   "%trunc_ln864_91 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_90, i32 6, i32 15"   --->   Operation 1008 'partselect' 'trunc_ln864_91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1009 [1/1] (1.63ns)   --->   "%r_V_493 = sub i12 %sext_ln1319_34, i12 %sext_ln1319_67"   --->   Operation 1009 'sub' 'r_V_493' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_493, i32 5"   --->   Operation 1010 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln423_108 = zext i1 %tmp_100"   --->   Operation 1011 'zext' 'zext_ln423_108' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1012 [1/1] (1.73ns)   --->   "%lhs_184 = add i10 %zext_ln423_108, i10 %trunc_ln864_100"   --->   Operation 1012 'add' 'lhs_184' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1013 [1/1] (1.63ns)   --->   "%r_V_500 = sub i12 %sext_ln1319_61, i12 %sext_ln1319_67"   --->   Operation 1013 'sub' 'r_V_500' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1014 [1/1] (0.00ns)   --->   "%lhs_185 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_184, i6 0"   --->   Operation 1014 'bitconcatenate' 'lhs_185' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln1393_86 = sext i12 %r_V_500"   --->   Operation 1015 'sext' 'sext_ln1393_86' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1016 [1/1] (2.07ns)   --->   "%ret_V_99 = add i16 %lhs_185, i16 %sext_ln1393_86"   --->   Operation 1016 'add' 'ret_V_99' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln864_101 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_99, i32 6, i32 15"   --->   Operation 1017 'partselect' 'trunc_ln864_101' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_500, i32 5"   --->   Operation 1018 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln423_109 = zext i1 %tmp_101"   --->   Operation 1019 'zext' 'zext_ln423_109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1020 [1/1] (0.00ns)   --->   "%trunc_ln423_11 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_99, i32 6, i32 14"   --->   Operation 1020 'partselect' 'trunc_ln423_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln423_110 = zext i1 %tmp_101"   --->   Operation 1021 'zext' 'zext_ln423_110' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1022 [1/1] (1.73ns)   --->   "%h1_V_11 = add i10 %zext_ln423_109, i10 %trunc_ln864_101"   --->   Operation 1022 'add' 'h1_V_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1023 [1/1] (1.82ns)   --->   "%add_ln85_11 = add i9 %zext_ln423_110, i9 %trunc_ln423_11" [Forward_propagation.cpp:85]   --->   Operation 1023 'add' 'add_ln85_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i9 %h1_activ_V_2"   --->   Operation 1024 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln1319_8 = zext i9 %h1_activ_V_2"   --->   Operation 1025 'zext' 'zext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln1319_9 = zext i9 %h1_activ_V_2"   --->   Operation 1026 'zext' 'zext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_2, i32 1"   --->   Operation 1027 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1028 [1/1] (4.35ns)   --->   "%r_V_519 = mul i14 %zext_ln1319_8, i14 21"   --->   Operation 1028 'mul' 'r_V_519' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_519, i32 5"   --->   Operation 1029 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1030 [1/1] (4.35ns)   --->   "%r_V_529 = mul i15 %zext_ln1319_7, i15 39"   --->   Operation 1030 'mul' 'r_V_529' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_529, i32 5"   --->   Operation 1031 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1032 [1/1] (4.35ns)   --->   "%r_V_161 = mul i14 %zext_ln1319_8, i14 22"   --->   Operation 1032 'mul' 'r_V_161' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_161, i32 5"   --->   Operation 1033 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1034 [1/1] (4.35ns)   --->   "%r_V_635 = mul i13 %zext_ln1319_9, i13 13"   --->   Operation 1034 'mul' 'r_V_635' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_635, i32 5"   --->   Operation 1035 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 1036 [1/1] (1.77ns)   --->   "%icmp_ln1695 = icmp_sgt  i10 %h1_V, i10 0"   --->   Operation 1036 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1037 [1/1] (0.96ns)   --->   "%h1_activ_V = select i1 %icmp_ln1695, i9 %add_ln85, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1037 'select' 'h1_activ_V' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1038 [1/1] (1.77ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i10 %h1_V_1, i10 0"   --->   Operation 1038 'icmp' 'icmp_ln1695_1' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1039 [1/1] (0.96ns)   --->   "%h1_activ_V_1 = select i1 %icmp_ln1695_1, i9 %add_ln85_1, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1039 'select' 'h1_activ_V_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln423_40 = zext i1 %tmp_38"   --->   Operation 1040 'zext' 'zext_ln423_40' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln423_41 = zext i1 %tmp_38"   --->   Operation 1041 'zext' 'zext_ln423_41' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1042 [1/1] (1.73ns)   --->   "%h1_V_3 = add i10 %zext_ln423_40, i10 %trunc_ln864_31"   --->   Operation 1042 'add' 'h1_V_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1043 [1/1] (1.82ns)   --->   "%add_ln85_3 = add i9 %zext_ln423_41, i9 %trunc_ln423_3" [Forward_propagation.cpp:85]   --->   Operation 1043 'add' 'add_ln85_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1044 [1/1] (1.77ns)   --->   "%icmp_ln1695_3 = icmp_sgt  i10 %h1_V_3, i10 0"   --->   Operation 1044 'icmp' 'icmp_ln1695_3' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1045 [1/1] (0.96ns)   --->   "%h1_activ_V_3 = select i1 %icmp_ln1695_3, i9 %add_ln85_3, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1045 'select' 'h1_activ_V_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1046 [1/1] (1.77ns)   --->   "%icmp_ln1695_4 = icmp_sgt  i10 %h1_V_4, i10 0"   --->   Operation 1046 'icmp' 'icmp_ln1695_4' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1047 [1/1] (0.96ns)   --->   "%h1_activ_V_4 = select i1 %icmp_ln1695_4, i9 %add_ln85_4, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1047 'select' 'h1_activ_V_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1048 [1/1] (0.00ns)   --->   "%lhs_89 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_88, i6 0"   --->   Operation 1048 'bitconcatenate' 'lhs_89' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln1393_44 = sext i15 %r_V_45"   --->   Operation 1049 'sext' 'sext_ln1393_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1050 [1/1] (2.07ns)   --->   "%ret_V_48 = add i16 %lhs_89, i16 %sext_ln1393_44"   --->   Operation 1050 'add' 'ret_V_48' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln864_48 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_48, i32 6, i32 15"   --->   Operation 1051 'partselect' 'trunc_ln864_48' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln423_57 = zext i1 %tmp_53"   --->   Operation 1052 'zext' 'zext_ln423_57' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln423_5 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_48, i32 6, i32 14"   --->   Operation 1053 'partselect' 'trunc_ln423_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln423_58 = zext i1 %tmp_53"   --->   Operation 1054 'zext' 'zext_ln423_58' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1055 [1/1] (1.73ns)   --->   "%h1_V_5 = add i10 %zext_ln423_57, i10 %trunc_ln864_48"   --->   Operation 1055 'add' 'h1_V_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1056 [1/1] (1.82ns)   --->   "%add_ln85_5 = add i9 %zext_ln423_58, i9 %trunc_ln423_5" [Forward_propagation.cpp:85]   --->   Operation 1056 'add' 'add_ln85_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1057 [1/1] (1.77ns)   --->   "%icmp_ln1695_5 = icmp_sgt  i10 %h1_V_5, i10 0"   --->   Operation 1057 'icmp' 'icmp_ln1695_5' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1058 [1/1] (1.77ns)   --->   "%icmp_ln1695_6 = icmp_sgt  i10 %h1_V_6, i10 0"   --->   Operation 1058 'icmp' 'icmp_ln1695_6' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1059 [1/1] (0.96ns)   --->   "%h1_activ_V_6 = select i1 %icmp_ln1695_6, i9 %add_ln85_6, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1059 'select' 'h1_activ_V_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1060 [1/1] (1.77ns)   --->   "%icmp_ln1695_7 = icmp_sgt  i10 %h1_V_7, i10 0"   --->   Operation 1060 'icmp' 'icmp_ln1695_7' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1061 [1/1] (0.96ns)   --->   "%h1_activ_V_7 = select i1 %icmp_ln1695_7, i9 %add_ln85_7, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1061 'select' 'h1_activ_V_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln423_84 = zext i1 %tmp_78"   --->   Operation 1062 'zext' 'zext_ln423_84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln423_85 = zext i1 %tmp_78"   --->   Operation 1063 'zext' 'zext_ln423_85' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1064 [1/1] (1.73ns)   --->   "%h1_V_8 = add i10 %zext_ln423_84, i10 %trunc_ln864_74"   --->   Operation 1064 'add' 'h1_V_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1065 [1/1] (1.82ns)   --->   "%add_ln85_8 = add i9 %zext_ln423_85, i9 %trunc_ln423_8" [Forward_propagation.cpp:85]   --->   Operation 1065 'add' 'add_ln85_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1066 [1/1] (1.77ns)   --->   "%icmp_ln1695_8 = icmp_sgt  i10 %h1_V_8, i10 0"   --->   Operation 1066 'icmp' 'icmp_ln1695_8' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln423_93 = zext i1 %tmp_86"   --->   Operation 1067 'zext' 'zext_ln423_93' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1068 [1/1] (1.73ns)   --->   "%lhs_152 = add i10 %zext_ln423_93, i10 %trunc_ln864_82"   --->   Operation 1068 'add' 'lhs_152' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1069 [1/1] (0.00ns)   --->   "%lhs_153 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_152, i6 0"   --->   Operation 1069 'bitconcatenate' 'lhs_153' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1070 [1/1] (2.07ns)   --->   "%ret_V_82 = add i16 %lhs_153, i16 %sext_ln1393_44"   --->   Operation 1070 'add' 'ret_V_82' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln864_83 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_82, i32 6, i32 15"   --->   Operation 1071 'partselect' 'trunc_ln864_83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln423_9 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_82, i32 6, i32 14"   --->   Operation 1072 'partselect' 'trunc_ln423_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1073 [1/1] (1.73ns)   --->   "%h1_V_9 = add i10 %zext_ln423_57, i10 %trunc_ln864_83"   --->   Operation 1073 'add' 'h1_V_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1074 [1/1] (1.82ns)   --->   "%add_ln85_9 = add i9 %zext_ln423_58, i9 %trunc_ln423_9" [Forward_propagation.cpp:85]   --->   Operation 1074 'add' 'add_ln85_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1075 [1/1] (1.73ns)   --->   "%lhs_168 = add i10 %zext_ln423_31, i10 %trunc_ln864_91"   --->   Operation 1075 'add' 'lhs_168' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1076 [1/1] (0.00ns)   --->   "%lhs_169 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_168, i6 0"   --->   Operation 1076 'bitconcatenate' 'lhs_169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln1393_78 = sext i12 %r_V_493"   --->   Operation 1077 'sext' 'sext_ln1393_78' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1078 [1/1] (2.07ns)   --->   "%ret_V_91 = add i16 %lhs_169, i16 %sext_ln1393_78"   --->   Operation 1078 'add' 'ret_V_91' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln864_92 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_91, i32 6, i32 15"   --->   Operation 1079 'partselect' 'trunc_ln864_92' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln423_100 = zext i1 %tmp_93"   --->   Operation 1080 'zext' 'zext_ln423_100' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1081 [1/1] (0.00ns)   --->   "%trunc_ln423_10 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_91, i32 6, i32 14"   --->   Operation 1081 'partselect' 'trunc_ln423_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln423_101 = zext i1 %tmp_93"   --->   Operation 1082 'zext' 'zext_ln423_101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1083 [1/1] (1.73ns)   --->   "%h1_V_10 = add i10 %zext_ln423_100, i10 %trunc_ln864_92"   --->   Operation 1083 'add' 'h1_V_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1084 [1/1] (1.82ns)   --->   "%add_ln85_10 = add i9 %zext_ln423_101, i9 %trunc_ln423_10" [Forward_propagation.cpp:85]   --->   Operation 1084 'add' 'add_ln85_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1085 [1/1] (1.77ns)   --->   "%icmp_ln1695_11 = icmp_sgt  i10 %h1_V_11, i10 0"   --->   Operation 1085 'icmp' 'icmp_ln1695_11' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1086 [1/1] (0.96ns)   --->   "%h1_activ_V_11 = select i1 %icmp_ln1695_11, i9 %add_ln85_11, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1086 'select' 'h1_activ_V_11' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i9 %h1_activ_V"   --->   Operation 1087 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i9 %h1_activ_V"   --->   Operation 1088 'zext' 'zext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln1319_5 = zext i9 %h1_activ_V_1"   --->   Operation 1089 'zext' 'zext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_1, i32 4"   --->   Operation 1090 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln1319_19 = zext i9 %h1_activ_V_4"   --->   Operation 1091 'zext' 'zext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln1319_20 = zext i9 %h1_activ_V_4"   --->   Operation 1092 'zext' 'zext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln1319_21 = zext i9 %h1_activ_V_4"   --->   Operation 1093 'zext' 'zext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln1319_29 = zext i9 %h1_activ_V_6"   --->   Operation 1094 'zext' 'zext_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln1319_30 = zext i9 %h1_activ_V_6"   --->   Operation 1095 'zext' 'zext_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln1319_39 = zext i9 %h1_activ_V_7"   --->   Operation 1096 'zext' 'zext_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln1319_56 = zext i9 %h1_activ_V_11"   --->   Operation 1097 'zext' 'zext_ln1319_56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V, i4 0"   --->   Operation 1098 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln1319_63 = zext i13 %tmp_19"   --->   Operation 1099 'zext' 'zext_ln1319_63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln1319 = trunc i9 %h1_activ_V"   --->   Operation 1100 'trunc' 'trunc_ln1319' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln1319, i4 0"   --->   Operation 1101 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln1319_1 = trunc i9 %h1_activ_V"   --->   Operation 1102 'trunc' 'trunc_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_510 = sub i14 %zext_ln1319_2, i14 %zext_ln1319_63"   --->   Operation 1103 'sub' 'r_V_510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1104 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%ret_V_112 = add i14 %r_V_510, i14 1408"   --->   Operation 1104 'add' 'ret_V_112' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1105 [1/1] (1.82ns)   --->   "%sub_ln1393_4 = sub i6 %trunc_ln1319_1, i6 %trunc_ln2"   --->   Operation 1105 'sub' 'sub_ln1393_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1106 [1/1] (0.00ns)   --->   "%trunc_ln864_114 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_112, i32 6, i32 13"   --->   Operation 1106 'partselect' 'trunc_ln864_114' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %sub_ln1393_4, i32 5"   --->   Operation 1107 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1108 [1/1] (0.00ns)   --->   "%shl_ln1319_42 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V, i2 0"   --->   Operation 1108 'bitconcatenate' 'shl_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln1319_79 = zext i11 %shl_ln1319_42"   --->   Operation 1109 'zext' 'zext_ln1319_79' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln1319_80 = zext i11 %shl_ln1319_42"   --->   Operation 1110 'zext' 'zext_ln1319_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1111 [1/1] (1.63ns)   --->   "%r_V_518 = sub i12 %zext_ln1319_80, i12 %zext_ln1319_1"   --->   Operation 1111 'sub' 'r_V_518' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1112 [1/1] (1.54ns)   --->   "%ret_V_124 = add i12 %r_V_518, i12 3904"   --->   Operation 1112 'add' 'ret_V_124' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln864_126 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %ret_V_124, i32 6, i32 11"   --->   Operation 1113 'partselect' 'trunc_ln864_126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_518, i32 5"   --->   Operation 1114 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1115 [1/1] (4.35ns)   --->   "%r_V_107 = mul i15 %zext_ln1319_5, i15 32746"   --->   Operation 1115 'mul' 'r_V_107' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_107, i32 5"   --->   Operation 1116 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1117 [1/1] (4.35ns)   --->   "%r_V_520 = mul i14 %zext_ln1319_21, i14 16373"   --->   Operation 1117 'mul' 'r_V_520' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_520, i32 5"   --->   Operation 1118 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1119 [1/1] (4.35ns)   --->   "%r_V_522 = mul i15 %zext_ln1319_30, i15 32746"   --->   Operation 1119 'mul' 'r_V_522' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_522, i32 5"   --->   Operation 1120 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1121 [1/1] (4.35ns)   --->   "%r_V_536 = mul i15 %zext_ln1319_56, i15 32749"   --->   Operation 1121 'mul' 'r_V_536' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_536, i32 5"   --->   Operation 1122 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1123 [1/1] (4.35ns)   --->   "%r_V_127 = mul i14 %zext_ln1319_2, i14 26"   --->   Operation 1123 'mul' 'r_V_127' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_1, i32 2"   --->   Operation 1124 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1125 [1/1] (0.00ns)   --->   "%shl_ln1319_56 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V, i1 0"   --->   Operation 1125 'bitconcatenate' 'shl_ln1319_56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln1319_105 = zext i10 %shl_ln1319_56"   --->   Operation 1126 'zext' 'zext_ln1319_105' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln1319_106 = zext i10 %shl_ln1319_56"   --->   Operation 1127 'zext' 'zext_ln1319_106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1128 [1/1] (1.67ns)   --->   "%r_V_138 = sub i14 %zext_ln1319_106, i14 %zext_ln1319_63"   --->   Operation 1128 'sub' 'r_V_138' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1129 [1/1] (0.00ns)   --->   "%trunc_ln864_160 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_138, i32 6, i32 13"   --->   Operation 1129 'partselect' 'trunc_ln864_160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_138, i32 5"   --->   Operation 1130 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1131 [1/1] (0.00ns)   --->   "%r_V_13 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V, i5 0"   --->   Operation 1131 'bitconcatenate' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln1319_110 = zext i14 %r_V_13"   --->   Operation 1132 'zext' 'zext_ln1319_110' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1133 [1/1] (1.81ns)   --->   "%r_V_149 = sub i15 %zext_ln1319_79, i15 %zext_ln1319_110"   --->   Operation 1133 'sub' 'r_V_149' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1134 [1/1] (0.00ns)   --->   "%trunc_ln864_172 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_149, i32 6, i32 14"   --->   Operation 1134 'partselect' 'trunc_ln864_172' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_149, i32 5"   --->   Operation 1135 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1136 [1/1] (4.35ns)   --->   "%r_V_555 = mul i13 %zext_ln1319_19, i13 11"   --->   Operation 1136 'mul' 'r_V_555' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_555, i32 5"   --->   Operation 1137 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1138 [1/1] (4.35ns)   --->   "%r_V_558 = mul i14 %zext_ln1319_39, i14 21"   --->   Operation 1138 'mul' 'r_V_558' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_558, i32 5"   --->   Operation 1139 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1140 [1/1] (1.81ns)   --->   "%add_ln1393_117 = add i15 %zext_ln1319_110, i15 1664"   --->   Operation 1140 'add' 'add_ln1393_117' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln864_184 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %add_ln1393_117, i32 6, i32 14"   --->   Operation 1141 'partselect' 'trunc_ln864_184' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln423_19 = trunc i9 %h1_activ_V"   --->   Operation 1142 'trunc' 'trunc_ln423_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln423_197 = zext i1 %trunc_ln423_19"   --->   Operation 1143 'zext' 'zext_ln423_197' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1144 [1/1] (1.82ns)   --->   "%lhs_338 = add i9 %zext_ln423_197, i9 %trunc_ln864_184"   --->   Operation 1144 'add' 'lhs_338' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1145 [1/1] (4.35ns)   --->   "%r_V_564 = mul i15 %zext_ln1319_20, i15 32747"   --->   Operation 1145 'mul' 'r_V_564' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_564, i32 5"   --->   Operation 1146 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1147 [1/1] (4.35ns)   --->   "%r_V_165 = mul i15 %zext_ln1319_30, i15 35"   --->   Operation 1147 'mul' 'r_V_165' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_165, i32 5"   --->   Operation 1148 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1149 [1/1] (1.63ns)   --->   "%sub_ln1393_2 = sub i11 832, i11 %zext_ln1319_105"   --->   Operation 1149 'sub' 'sub_ln1393_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1150 [1/1] (0.00ns)   --->   "%trunc_ln864_196 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %sub_ln1393_2, i32 6, i32 10"   --->   Operation 1150 'partselect' 'trunc_ln864_196' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1393_2, i32 5"   --->   Operation 1151 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1152 [1/1] (4.35ns)   --->   "%r_V_570 = mul i15 %zext_ln1319_20, i15 45"   --->   Operation 1152 'mul' 'r_V_570' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_570, i32 5"   --->   Operation 1153 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_1, i32 3"   --->   Operation 1154 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1155 [1/1] (4.35ns)   --->   "%r_V_578 = mul i14 %zext_ln1319_21, i14 19"   --->   Operation 1155 'mul' 'r_V_578' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_578, i32 5"   --->   Operation 1156 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_7, i32 3"   --->   Operation 1157 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1158 [1/1] (4.35ns)   --->   "%r_V_588 = mul i14 %zext_ln1319_21, i14 22"   --->   Operation 1158 'mul' 'r_V_588' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_588, i32 5"   --->   Operation 1159 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1160 [1/1] (4.35ns)   --->   "%r_V_590 = mul i14 %zext_ln1319_29, i14 27"   --->   Operation 1160 'mul' 'r_V_590' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_590, i32 5"   --->   Operation 1161 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1162 [1/1] (4.35ns)   --->   "%r_V_600 = mul i15 %zext_ln1319_30, i15 59"   --->   Operation 1162 'mul' 'r_V_600' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_600, i32 5"   --->   Operation 1163 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1164 [1/1] (4.35ns)   --->   "%r_V_608 = mul i15 %zext_ln1319_20, i15 38"   --->   Operation 1164 'mul' 'r_V_608' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_608, i32 5"   --->   Operation 1165 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1166 [1/1] (4.35ns)   --->   "%r_V_610 = mul i15 %zext_ln1319_30, i15 43"   --->   Operation 1166 'mul' 'r_V_610' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_610, i32 5"   --->   Operation 1167 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln1319_3 = trunc i9 %h1_activ_V"   --->   Operation 1168 'trunc' 'trunc_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1169 [1/1] (0.00ns)   --->   "%trunc_ln1319_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln1319_3, i1 0"   --->   Operation 1169 'bitconcatenate' 'trunc_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_615 = add i14 %zext_ln1319_63, i14 %zext_ln1319_106"   --->   Operation 1170 'add' 'r_V_615' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1171 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%ret_V_251 = add i14 %r_V_615, i14 1792"   --->   Operation 1171 'add' 'ret_V_251' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1172 [1/1] (1.82ns)   --->   "%add_ln1393_257 = add i6 %trunc_ln2, i6 %trunc_ln1319_2"   --->   Operation 1172 'add' 'add_ln1393_257' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln864_254 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_251, i32 6, i32 13"   --->   Operation 1173 'partselect' 'trunc_ln864_254' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln1393_257, i32 5"   --->   Operation 1174 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_103 = sub i14 0, i14 %zext_ln1319_63"   --->   Operation 1175 'sub' 'sub_ln1319_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1176 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%r_V_232 = sub i14 %sub_ln1319_103, i14 %zext_ln1319_106"   --->   Operation 1176 'sub' 'r_V_232' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_232, i32 5"   --->   Operation 1177 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 1178 [1/1] (0.96ns)   --->   "%h1_activ_V_5 = select i1 %icmp_ln1695_5, i9 %add_ln85_5, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1178 'select' 'h1_activ_V_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1179 [1/1] (1.77ns)   --->   "%icmp_ln1695_9 = icmp_sgt  i10 %h1_V_9, i10 0"   --->   Operation 1179 'icmp' 'icmp_ln1695_9' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1180 [1/1] (0.96ns)   --->   "%h1_activ_V_12 = select i1 %icmp_ln1695_9, i9 %add_ln85_9, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1180 'select' 'h1_activ_V_12' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1181 [1/1] (1.77ns)   --->   "%icmp_ln1695_10 = icmp_sgt  i10 %h1_V_10, i10 0"   --->   Operation 1181 'icmp' 'icmp_ln1695_10' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1182 [1/1] (0.96ns)   --->   "%h1_activ_V_10 = select i1 %icmp_ln1695_10, i9 %add_ln85_10, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1182 'select' 'h1_activ_V_10' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i9 %h1_activ_V"   --->   Operation 1183 'zext' 'zext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1184 [3/3] (1.05ns) (grouped into DSP with root node ret_V_100)   --->   "%r_V_501 = mul i15 %zext_ln1319_3, i15 32746"   --->   Operation 1184 'mul' 'r_V_501' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i9 %h1_activ_V_1"   --->   Operation 1185 'zext' 'zext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln1319_6 = zext i9 %h1_activ_V_1"   --->   Operation 1186 'zext' 'zext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1187 [1/1] (0.00ns)   --->   "%r_V_502 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_1, i1 0"   --->   Operation 1187 'bitconcatenate' 'r_V_502' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1188 [1/1] (0.00ns)   --->   "%zext_ln1316 = zext i10 %r_V_502"   --->   Operation 1188 'zext' 'zext_ln1316' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln1319_13 = zext i9 %h1_activ_V_3"   --->   Operation 1189 'zext' 'zext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln1319_14 = zext i9 %h1_activ_V_3"   --->   Operation 1190 'zext' 'zext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln1319_25 = zext i9 %h1_activ_V_5"   --->   Operation 1191 'zext' 'zext_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln1319_26 = zext i9 %h1_activ_V_5"   --->   Operation 1192 'zext' 'zext_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_12, i32 5"   --->   Operation 1193 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln1319_50 = zext i9 %h1_activ_V_10"   --->   Operation 1194 'zext' 'zext_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1195 [3/3] (1.05ns) (grouped into DSP with root node ret_V_113)   --->   "%r_V_511 = mul i16 %zext_ln1319_6, i16 65495"   --->   Operation 1195 'mul' 'r_V_511' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1196 [1/1] (0.00ns)   --->   "%r_V_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_2, i4 0"   --->   Operation 1196 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln1316_1 = zext i13 %r_V_7"   --->   Operation 1197 'zext' 'zext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1198 [1/1] (4.35ns)   --->   "%r_V_514 = mul i13 %zext_ln1319_26, i13 13"   --->   Operation 1198 'mul' 'r_V_514' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_514, i32 5"   --->   Operation 1199 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln1319_76 = zext i9 %h1_activ_V_12"   --->   Operation 1200 'zext' 'zext_ln1319_76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1201 [1/1] (4.35ns)   --->   "%r_V_104 = mul i15 %zext_ln1319_76, i15 39"   --->   Operation 1201 'mul' 'r_V_104' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_104, i32 5"   --->   Operation 1202 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_10, i32 5"   --->   Operation 1203 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln869_8 = sext i6 %trunc_ln864_126"   --->   Operation 1204 'sext' 'sext_ln869_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln423_136 = zext i1 %tmp_125"   --->   Operation 1205 'zext' 'zext_ln423_136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1206 [1/1] (1.82ns)   --->   "%lhs_230 = add i7 %zext_ln423_136, i7 %sext_ln869_8"   --->   Operation 1206 'add' 'lhs_230' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1207 [1/1] (0.00ns)   --->   "%lhs_231 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %lhs_230, i6 0"   --->   Operation 1207 'bitconcatenate' 'lhs_231' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln1393_213 = sext i13 %lhs_231"   --->   Operation 1208 'sext' 'sext_ln1393_213' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1209 [1/1] (1.94ns)   --->   "%ret_V_125 = add i15 %sext_ln1393_213, i15 %r_V_107"   --->   Operation 1209 'add' 'ret_V_125' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_125, i32 6, i32 14"   --->   Operation 1210 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln864_3 = sext i9 %tmp_126"   --->   Operation 1211 'sext' 'sext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln423_137 = zext i1 %tmp_127"   --->   Operation 1212 'zext' 'zext_ln423_137' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1213 [1/1] (1.82ns)   --->   "%lhs_232 = add i10 %zext_ln423_137, i10 %sext_ln864_3"   --->   Operation 1213 'add' 'lhs_232' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1214 [1/1] (4.35ns)   --->   "%r_V_521 = mul i15 %zext_ln1319_25, i15 32747"   --->   Operation 1214 'mul' 'r_V_521' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_521, i32 5"   --->   Operation 1215 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1216 [3/3] (1.05ns) (grouped into DSP with root node ret_V_136)   --->   "%r_V_527 = mul i14 %zext_ln1319_2, i14 23"   --->   Operation 1216 'mul' 'r_V_527' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1217 [1/1] (1.81ns)   --->   "%ret_V_147 = add i14 %r_V_127, i14 1024"   --->   Operation 1217 'add' 'ret_V_147' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln864_148 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_147, i32 6, i32 13"   --->   Operation 1218 'partselect' 'trunc_ln864_148' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_147, i32 5"   --->   Operation 1219 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln423_160 = zext i1 %tmp_148"   --->   Operation 1220 'zext' 'zext_ln423_160' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1221 [1/1] (1.91ns)   --->   "%lhs_272 = add i8 %zext_ln423_160, i8 %trunc_ln864_148"   --->   Operation 1221 'add' 'lhs_272' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1222 [1/1] (0.00ns)   --->   "%r_V_537 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_1, i3 0"   --->   Operation 1222 'bitconcatenate' 'r_V_537' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln1316_2 = zext i12 %r_V_537"   --->   Operation 1223 'zext' 'zext_ln1316_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln1316_3 = zext i12 %r_V_537"   --->   Operation 1224 'zext' 'zext_ln1316_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1225 [1/1] (0.00ns)   --->   "%lhs_273 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lhs_272, i6 0"   --->   Operation 1225 'bitconcatenate' 'lhs_273' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln1393_14 = zext i14 %lhs_273"   --->   Operation 1226 'zext' 'zext_ln1393_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1227 [1/1] (1.81ns)   --->   "%ret_V_148 = add i15 %zext_ln1393_14, i15 %zext_ln1316_3"   --->   Operation 1227 'add' 'ret_V_148' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln864_149 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_148, i32 6, i32 14"   --->   Operation 1228 'partselect' 'trunc_ln864_149' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1229 [1/1] (4.35ns)   --->   "%r_V_539 = mul i14 %zext_ln1319_14, i14 22"   --->   Operation 1229 'mul' 'r_V_539' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_539, i32 5"   --->   Operation 1230 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1231 [1/1] (4.35ns)   --->   "%r_V_545 = mul i14 %zext_ln1319_50, i14 23"   --->   Operation 1231 'mul' 'r_V_545' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_545, i32 5"   --->   Operation 1232 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln423_5 = sext i8 %trunc_ln864_160"   --->   Operation 1233 'sext' 'sext_ln423_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln423_173 = zext i1 %tmp_160"   --->   Operation 1234 'zext' 'zext_ln423_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1235 [1/1] (1.91ns)   --->   "%lhs_294 = add i9 %zext_ln423_173, i9 %sext_ln423_5"   --->   Operation 1235 'add' 'lhs_294' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1236 [1/1] (0.00ns)   --->   "%r_V_575 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_1, i2 0"   --->   Operation 1236 'bitconcatenate' 'r_V_575' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln1319_107 = zext i11 %r_V_575"   --->   Operation 1237 'zext' 'zext_ln1319_107' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln1319_108 = zext i11 %r_V_575"   --->   Operation 1238 'zext' 'zext_ln1319_108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1239 [1/1] (1.63ns)   --->   "%r_V_139 = sub i12 0, i12 %zext_ln1319_108"   --->   Operation 1239 'sub' 'r_V_139' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1240 [1/1] (0.00ns)   --->   "%lhs_295 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_294, i6 0"   --->   Operation 1240 'bitconcatenate' 'lhs_295' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln1393_214 = sext i15 %lhs_295"   --->   Operation 1241 'sext' 'sext_ln1393_214' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1393_111 = sext i12 %r_V_139"   --->   Operation 1242 'sext' 'sext_ln1393_111' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln1393_215 = sext i12 %r_V_139"   --->   Operation 1243 'sext' 'sext_ln1393_215' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1244 [1/1] (1.94ns)   --->   "%ret_V_159 = add i16 %sext_ln1393_214, i16 %sext_ln1393_111"   --->   Operation 1244 'add' 'ret_V_159' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln864_161 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_159, i32 6, i32 15"   --->   Operation 1245 'partselect' 'trunc_ln864_161' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_139, i32 5"   --->   Operation 1246 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln423_174 = zext i1 %tmp_161"   --->   Operation 1247 'zext' 'zext_ln423_174' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1248 [1/1] (1.73ns)   --->   "%lhs_296 = add i10 %zext_ln423_174, i10 %trunc_ln864_161"   --->   Operation 1248 'add' 'lhs_296' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1249 [1/1] (1.67ns)   --->   "%r_V_616 = sub i14 0, i14 %zext_ln1316_1"   --->   Operation 1249 'sub' 'r_V_616' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln1319_79 = sext i14 %r_V_616"   --->   Operation 1250 'sext' 'sext_ln1319_79' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1251 [1/1] (1.81ns)   --->   "%r_V_547 = sub i15 %sext_ln1319_79, i15 %zext_ln1319_7"   --->   Operation 1251 'sub' 'r_V_547' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_547, i32 5"   --->   Operation 1252 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1253 [1/1] (4.35ns)   --->   "%r_V_548 = mul i15 %zext_ln1319_13, i15 32741"   --->   Operation 1253 'mul' 'r_V_548' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_548, i32 5"   --->   Operation 1254 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln864_4 = sext i9 %trunc_ln864_172"   --->   Operation 1255 'sext' 'sext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln423_185 = zext i1 %tmp_171"   --->   Operation 1256 'zext' 'zext_ln423_185' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1257 [1/1] (1.82ns)   --->   "%lhs_316 = add i10 %zext_ln423_185, i10 %sext_ln864_4"   --->   Operation 1257 'add' 'lhs_316' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1258 [1/1] (0.00ns)   --->   "%shl_ln1319_57 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_1, i4 0"   --->   Operation 1258 'bitconcatenate' 'shl_ln1319_57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln1319_111 = zext i13 %shl_ln1319_57"   --->   Operation 1259 'zext' 'zext_ln1319_111' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1260 [1/1] (1.67ns)   --->   "%sub_ln1319_69 = sub i14 0, i14 %zext_ln1319_111"   --->   Operation 1260 'sub' 'sub_ln1319_69' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln1319_81 = sext i14 %sub_ln1319_69"   --->   Operation 1261 'sext' 'sext_ln1319_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1262 [1/1] (1.81ns)   --->   "%r_V_553 = sub i15 %sext_ln1319_81, i15 %zext_ln1319_107"   --->   Operation 1262 'sub' 'r_V_553' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1263 [1/1] (0.00ns)   --->   "%lhs_317 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_316, i6 0"   --->   Operation 1263 'bitconcatenate' 'lhs_317' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln1393_119 = sext i15 %r_V_553"   --->   Operation 1264 'sext' 'sext_ln1393_119' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1265 [1/1] (2.07ns)   --->   "%ret_V_170 = add i16 %lhs_317, i16 %sext_ln1393_119"   --->   Operation 1265 'add' 'ret_V_170' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln864_173 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_170, i32 6, i32 15"   --->   Operation 1266 'partselect' 'trunc_ln864_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_553, i32 5"   --->   Operation 1267 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln423_186 = zext i1 %tmp_172"   --->   Operation 1268 'zext' 'zext_ln423_186' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1269 [1/1] (1.73ns)   --->   "%lhs_318 = add i10 %zext_ln423_186, i10 %trunc_ln864_173"   --->   Operation 1269 'add' 'lhs_318' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1270 [1/1] (4.35ns)   --->   "%r_V_554 = mul i15 %zext_ln1319_13, i15 32749"   --->   Operation 1270 'mul' 'r_V_554' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_554, i32 5"   --->   Operation 1271 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1272 [1/1] (4.35ns)   --->   "%r_V_556 = mul i15 %zext_ln1319_25, i15 32739"   --->   Operation 1272 'mul' 'r_V_556' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_556, i32 5"   --->   Operation 1273 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1274 [1/1] (4.35ns)   --->   "%r_V_563 = mul i15 %zext_ln1319_13, i15 32747"   --->   Operation 1274 'mul' 'r_V_563' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_563, i32 5"   --->   Operation 1275 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln423_6 = sext i5 %trunc_ln864_196"   --->   Operation 1276 'sext' 'sext_ln423_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln423_208 = zext i1 %tmp_192"   --->   Operation 1277 'zext' 'zext_ln423_208' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1278 [1/1] (1.78ns)   --->   "%lhs_360 = add i6 %zext_ln423_208, i6 %sext_ln423_6"   --->   Operation 1278 'add' 'lhs_360' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1279 [1/1] (0.00ns)   --->   "%lhs_361 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %lhs_360, i6 0"   --->   Operation 1279 'bitconcatenate' 'lhs_361' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln1393_216 = sext i12 %lhs_361"   --->   Operation 1280 'sext' 'sext_ln1393_216' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1281 [1/1] (1.54ns)   --->   "%ret_V_192 = add i13 %sext_ln1393_216, i13 %sext_ln1393_215"   --->   Operation 1281 'add' 'ret_V_192' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %ret_V_192, i32 6, i32 12"   --->   Operation 1282 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln864_5 = sext i7 %tmp_193"   --->   Operation 1283 'sext' 'sext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1284 [1/1] (1.87ns)   --->   "%lhs_362 = add i10 %zext_ln423_174, i10 %sext_ln864_5"   --->   Operation 1284 'add' 'lhs_362' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1285 [1/1] (4.35ns)   --->   "%r_V_577 = mul i15 %zext_ln1319_13, i15 44"   --->   Operation 1285 'mul' 'r_V_577' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_577, i32 5"   --->   Operation 1286 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_5, i32 1"   --->   Operation 1287 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1288 [1/1] (1.81ns)   --->   "%r_V_186 = sub i15 %sext_ln1319_81, i15 %zext_ln1319_5"   --->   Operation 1288 'sub' 'r_V_186' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_186, i32 5"   --->   Operation 1289 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1290 [1/1] (1.63ns)   --->   "%r_V_595 = add i12 %zext_ln1319_108, i12 %zext_ln1319_4"   --->   Operation 1290 'add' 'r_V_595' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_595, i32 5"   --->   Operation 1291 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1292 [1/1] (0.00ns)   --->   "%trunc_ln423_24 = trunc i9 %h1_activ_V_10"   --->   Operation 1292 'trunc' 'trunc_ln423_24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1293 [1/1] (4.35ns)   --->   "%r_V_607 = mul i15 %zext_ln1319_13, i15 46"   --->   Operation 1293 'mul' 'r_V_607' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_607, i32 5"   --->   Operation 1294 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_10, i32 4"   --->   Operation 1295 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln423_265 = zext i1 %tmp_245"   --->   Operation 1296 'zext' 'zext_ln423_265' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1297 [1/1] (1.91ns)   --->   "%lhs_470 = add i8 %zext_ln423_265, i8 %trunc_ln864_254"   --->   Operation 1297 'add' 'lhs_470' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1298 [1/1] (0.00ns)   --->   "%lhs_471 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lhs_470, i6 0"   --->   Operation 1298 'bitconcatenate' 'lhs_471' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln1393_57 = zext i14 %lhs_471"   --->   Operation 1299 'zext' 'zext_ln1393_57' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1300 [1/1] (1.94ns)   --->   "%ret_V_252 = add i15 %zext_ln1393_57, i15 %r_V_107"   --->   Operation 1300 'add' 'ret_V_252' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1301 [1/1] (0.00ns)   --->   "%trunc_ln864_255 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_252, i32 6, i32 14"   --->   Operation 1301 'partselect' 'trunc_ln864_255' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln864_10 = sext i9 %trunc_ln864_255"   --->   Operation 1302 'sext' 'sext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1303 [1/1] (0.00ns)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %ret_V_252, i32 5"   --->   Operation 1303 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln423_266 = zext i1 %tmp_246"   --->   Operation 1304 'zext' 'zext_ln423_266' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1305 [1/1] (1.82ns)   --->   "%lhs_472 = add i10 %zext_ln423_266, i10 %sext_ln864_10"   --->   Operation 1305 'add' 'lhs_472' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_616, i32 5"   --->   Operation 1306 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1307 [1/1] (4.35ns)   --->   "%r_V_618 = mul i15 %zext_ln1319_25, i15 32743"   --->   Operation 1307 'mul' 'r_V_618' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_618, i32 5"   --->   Operation 1308 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1309 [1/1] (1.81ns)   --->   "%ret_V_263 = add i14 %r_V_127, i14 960"   --->   Operation 1309 'add' 'ret_V_263' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln864_266 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_263, i32 6, i32 13"   --->   Operation 1310 'partselect' 'trunc_ln864_266' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_263, i32 5"   --->   Operation 1311 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln423_275 = zext i1 %tmp_254"   --->   Operation 1312 'zext' 'zext_ln423_275' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1313 [1/1] (1.91ns)   --->   "%lhs_492 = add i8 %zext_ln423_275, i8 %trunc_ln864_266"   --->   Operation 1313 'add' 'lhs_492' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1314 [1/1] (0.00ns)   --->   "%shl_ln1319_67 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_1, i5 0"   --->   Operation 1314 'bitconcatenate' 'shl_ln1319_67' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln1319_128 = zext i14 %shl_ln1319_67"   --->   Operation 1315 'zext' 'zext_ln1319_128' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1316 [1/1] (1.81ns)   --->   "%r_V_623 = sub i15 %zext_ln1316_3, i15 %zext_ln1319_128"   --->   Operation 1316 'sub' 'r_V_623' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1317 [1/1] (0.00ns)   --->   "%lhs_493 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lhs_492, i6 0"   --->   Operation 1317 'bitconcatenate' 'lhs_493' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln1393_58 = zext i14 %lhs_493"   --->   Operation 1318 'zext' 'zext_ln1393_58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1393_143 = sext i15 %r_V_623"   --->   Operation 1319 'sext' 'sext_ln1393_143' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1320 [1/1] (1.94ns)   --->   "%ret_V_264 = add i16 %zext_ln1393_58, i16 %sext_ln1393_143"   --->   Operation 1320 'add' 'ret_V_264' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln864_267 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_264, i32 6, i32 15"   --->   Operation 1321 'partselect' 'trunc_ln864_267' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_623, i32 5"   --->   Operation 1322 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1323 [1/1] (1.81ns)   --->   "%add_ln1393_281 = add i14 %r_V_232, i14 1344"   --->   Operation 1323 'add' 'add_ln1393_281' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln864_278 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln1393_281, i32 6, i32 13"   --->   Operation 1324 'partselect' 'trunc_ln864_278' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln423_7 = sext i8 %trunc_ln864_278"   --->   Operation 1325 'sext' 'sext_ln423_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln423_288 = zext i1 %tmp_266"   --->   Operation 1326 'zext' 'zext_ln423_288' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1327 [1/1] (1.91ns)   --->   "%lhs_514 = add i9 %zext_ln423_288, i9 %sext_ln423_7"   --->   Operation 1327 'add' 'lhs_514' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1328 [1/1] (1.54ns)   --->   "%r_V_634 = add i13 %zext_ln1316_2, i13 %zext_ln1316"   --->   Operation 1328 'add' 'r_V_634' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1329 [1/1] (0.00ns)   --->   "%lhs_515 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_514, i6 0"   --->   Operation 1329 'bitconcatenate' 'lhs_515' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln1393_218 = sext i15 %lhs_515"   --->   Operation 1330 'sext' 'sext_ln1393_218' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln1393_60 = zext i13 %r_V_634"   --->   Operation 1331 'zext' 'zext_ln1393_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1332 [1/1] (1.94ns)   --->   "%ret_V_275 = add i16 %sext_ln1393_218, i16 %zext_ln1393_60"   --->   Operation 1332 'add' 'ret_V_275' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln864_279 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_275, i32 6, i32 15"   --->   Operation 1333 'partselect' 'trunc_ln864_279' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_634, i32 5"   --->   Operation 1334 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 5.88>
ST_21 : Operation 1335 [1/1] (0.96ns)   --->   "%h1_activ_V_8 = select i1 %icmp_ln1695_8, i9 %add_ln85_8, i9 0" [Forward_propagation.cpp:107]   --->   Operation 1335 'select' 'h1_activ_V_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i9 %h1_activ_V"   --->   Operation 1336 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1337 [2/3] (1.05ns) (grouped into DSP with root node ret_V_100)   --->   "%r_V_501 = mul i15 %zext_ln1319_3, i15 32746"   --->   Operation 1337 'mul' 'r_V_501' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1338 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_2, i2 0"   --->   Operation 1338 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln1319_12 = zext i9 %h1_activ_V_3"   --->   Operation 1339 'zext' 'zext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln1319_15 = zext i9 %h1_activ_V_3"   --->   Operation 1340 'zext' 'zext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1341 [1/1] (0.00ns)   --->   "%shl_ln1319_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_3, i2 0"   --->   Operation 1341 'bitconcatenate' 'shl_ln1319_26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln1319_17 = zext i11 %shl_ln1319_26"   --->   Operation 1342 'zext' 'zext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln1319_37 = zext i9 %h1_activ_V_7"   --->   Operation 1343 'zext' 'zext_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln1319_42 = zext i9 %h1_activ_V_8"   --->   Operation 1344 'zext' 'zext_ln1319_42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln1319_49 = zext i9 %h1_activ_V_10"   --->   Operation 1345 'zext' 'zext_ln1319_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln1319_55 = zext i9 %h1_activ_V_11"   --->   Operation 1346 'zext' 'zext_ln1319_55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1347 [2/3] (1.05ns) (grouped into DSP with root node ret_V_113)   --->   "%r_V_511 = mul i16 %zext_ln1319_6, i16 65495"   --->   Operation 1347 'mul' 'r_V_511' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln1393_4 = zext i13 %r_V_7"   --->   Operation 1348 'zext' 'zext_ln1393_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln423_126 = zext i1 %tmp_116"   --->   Operation 1349 'zext' 'zext_ln423_126' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1350 [1/1] (0.00ns)   --->   "%lhs_233 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_232, i6 0"   --->   Operation 1350 'bitconcatenate' 'lhs_233' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln1393_9 = zext i14 %r_V_519"   --->   Operation 1351 'zext' 'zext_ln1393_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1352 [1/1] (2.07ns)   --->   "%ret_V_126 = add i16 %lhs_233, i16 %zext_ln1393_9"   --->   Operation 1352 'add' 'ret_V_126' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1353 [1/1] (0.00ns)   --->   "%trunc_ln864_127 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_126, i32 6, i32 15"   --->   Operation 1353 'partselect' 'trunc_ln864_127' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln423_138 = zext i1 %tmp_128"   --->   Operation 1354 'zext' 'zext_ln423_138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1355 [1/1] (1.73ns)   --->   "%lhs_234 = add i10 %zext_ln423_138, i10 %trunc_ln864_127"   --->   Operation 1355 'add' 'lhs_234' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1356 [1/1] (1.63ns)   --->   "%sub_ln1319_38 = sub i12 0, i12 %zext_ln1319_17"   --->   Operation 1356 'sub' 'sub_ln1319_38' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln1319_74 = sext i12 %sub_ln1319_38"   --->   Operation 1357 'sext' 'sext_ln1319_74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1358 [1/1] (1.54ns)   --->   "%r_V_109 = sub i13 %sext_ln1319_74, i13 %zext_ln1319_15"   --->   Operation 1358 'sub' 'r_V_109' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1359 [1/1] (0.00ns)   --->   "%lhs_235 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_234, i6 0"   --->   Operation 1359 'bitconcatenate' 'lhs_235' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln1393_95 = sext i13 %r_V_109"   --->   Operation 1360 'sext' 'sext_ln1393_95' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1361 [1/1] (2.07ns)   --->   "%ret_V_127 = add i16 %lhs_235, i16 %sext_ln1393_95"   --->   Operation 1361 'add' 'ret_V_127' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln864_128 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_127, i32 6, i32 15"   --->   Operation 1362 'partselect' 'trunc_ln864_128' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_109, i32 5"   --->   Operation 1363 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1364 [2/3] (1.05ns) (grouped into DSP with root node ret_V_136)   --->   "%r_V_527 = mul i14 %zext_ln1319_2, i14 23"   --->   Operation 1364 'mul' 'r_V_527' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1365 [3/3] (1.05ns) (grouped into DSP with root node ret_V_137)   --->   "%r_V_528 = mul i16 %zext_ln1319_6, i16 65494"   --->   Operation 1365 'mul' 'r_V_528' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_8, i32 2"   --->   Operation 1366 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln423_161 = zext i1 %tmp_149"   --->   Operation 1367 'zext' 'zext_ln423_161' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1368 [1/1] (1.82ns)   --->   "%lhs_274 = add i9 %zext_ln423_161, i9 %trunc_ln864_149"   --->   Operation 1368 'add' 'lhs_274' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln1319_93 = zext i11 %tmp_17"   --->   Operation 1369 'zext' 'zext_ln1319_93' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln1319_94 = zext i11 %tmp_17"   --->   Operation 1370 'zext' 'zext_ln1319_94' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1371 [1/1] (1.67ns)   --->   "%r_V_538 = add i14 %zext_ln1316_1, i14 %zext_ln1319_94"   --->   Operation 1371 'add' 'r_V_538' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1372 [1/1] (0.00ns)   --->   "%lhs_275 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_274, i6 0"   --->   Operation 1372 'bitconcatenate' 'lhs_275' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln1393_15 = zext i14 %r_V_538"   --->   Operation 1373 'zext' 'zext_ln1393_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1374 [1/1] (1.94ns)   --->   "%ret_V_149 = add i15 %lhs_275, i15 %zext_ln1393_15"   --->   Operation 1374 'add' 'ret_V_149' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln864_150 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_149, i32 6, i32 14"   --->   Operation 1375 'partselect' 'trunc_ln864_150' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_538, i32 5"   --->   Operation 1376 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln423_162 = zext i1 %tmp_150"   --->   Operation 1377 'zext' 'zext_ln423_162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1378 [1/1] (1.82ns)   --->   "%lhs_276 = add i9 %zext_ln423_162, i9 %trunc_ln864_150"   --->   Operation 1378 'add' 'lhs_276' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1379 [1/1] (0.00ns)   --->   "%lhs_297 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_296, i6 0"   --->   Operation 1379 'bitconcatenate' 'lhs_297' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln1393_112 = sext i15 %r_V_547"   --->   Operation 1380 'sext' 'sext_ln1393_112' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1381 [1/1] (2.07ns)   --->   "%ret_V_160 = add i16 %lhs_297, i16 %sext_ln1393_112"   --->   Operation 1381 'add' 'ret_V_160' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1382 [1/1] (0.00ns)   --->   "%trunc_ln864_162 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_160, i32 6, i32 15"   --->   Operation 1382 'partselect' 'trunc_ln864_162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln423_175 = zext i1 %tmp_162"   --->   Operation 1383 'zext' 'zext_ln423_175' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1384 [1/1] (1.73ns)   --->   "%lhs_298 = add i10 %zext_ln423_175, i10 %trunc_ln864_162"   --->   Operation 1384 'add' 'lhs_298' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1385 [1/1] (0.00ns)   --->   "%lhs_299 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_298, i6 0"   --->   Operation 1385 'bitconcatenate' 'lhs_299' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln1393_113 = sext i15 %r_V_548"   --->   Operation 1386 'sext' 'sext_ln1393_113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1387 [1/1] (2.07ns)   --->   "%ret_V_161 = add i16 %lhs_299, i16 %sext_ln1393_113"   --->   Operation 1387 'add' 'ret_V_161' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln864_163 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_161, i32 6, i32 15"   --->   Operation 1388 'partselect' 'trunc_ln864_163' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1389 [1/1] (0.00ns)   --->   "%lhs_319 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_318, i6 0"   --->   Operation 1389 'bitconcatenate' 'lhs_319' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1390 [1/1] (2.07ns)   --->   "%ret_V_171 = add i16 %lhs_319, i16 %zext_ln1393_4"   --->   Operation 1390 'add' 'ret_V_171' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln864_174 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_171, i32 6, i32 15"   --->   Operation 1391 'partselect' 'trunc_ln864_174' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1392 [1/1] (1.73ns)   --->   "%lhs_320 = add i10 %zext_ln423_126, i10 %trunc_ln864_174"   --->   Operation 1392 'add' 'lhs_320' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1393 [1/1] (0.00ns)   --->   "%lhs_321 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_320, i6 0"   --->   Operation 1393 'bitconcatenate' 'lhs_321' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln1393_120 = sext i15 %r_V_554"   --->   Operation 1394 'sext' 'sext_ln1393_120' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1395 [1/1] (2.07ns)   --->   "%ret_V_172 = add i16 %lhs_321, i16 %sext_ln1393_120"   --->   Operation 1395 'add' 'ret_V_172' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln864_175 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_172, i32 6, i32 15"   --->   Operation 1396 'partselect' 'trunc_ln864_175' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1397 [1/1] (4.35ns)   --->   "%r_V_561 = mul i15 %zext_ln1319_49, i15 32746"   --->   Operation 1397 'mul' 'r_V_561' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_561, i32 5"   --->   Operation 1398 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1399 [3/3] (1.05ns) (grouped into DSP with root node ret_V_181)   --->   "%r_V_562 = mul i16 %zext_ln1319_6, i16 65497"   --->   Operation 1399 'mul' 'r_V_562' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1400 [3/3] (1.05ns) (grouped into DSP with root node ret_V_194)   --->   "%mul_ln1393_3 = mul i16 %zext_ln1319_12, i16 65434"   --->   Operation 1400 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1401 [3/3] (1.05ns) (grouped into DSP with root node ret_V_203)   --->   "%mul_ln1316 = mul i13 %zext_ln1319, i13 8181"   --->   Operation 1401 'mul' 'mul_ln1316' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1402 [1/1] (4.35ns)   --->   "%r_V_582 = mul i15 %zext_ln1319_42, i15 32739"   --->   Operation 1402 'mul' 'r_V_582' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_582, i32 5"   --->   Operation 1403 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1404 [1/1] (4.35ns)   --->   "%r_V_585 = mul i14 %zext_ln1319_55, i14 16373"   --->   Operation 1404 'mul' 'r_V_585' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_585, i32 5"   --->   Operation 1405 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1406 [3/3] (1.05ns) (grouped into DSP with root node ret_V_215)   --->   "%r_V_586 = mul i15 %zext_ln1319_3, i15 32747"   --->   Operation 1406 'mul' 'r_V_586' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 1407 [1/1] (4.35ns)   --->   "%r_V_592 = mul i15 %zext_ln1319_42, i15 32745"   --->   Operation 1407 'mul' 'r_V_592' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_592, i32 5"   --->   Operation 1408 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1409 [1/1] (4.35ns)   --->   "%r_V_599 = mul i13 %zext_ln1319_26, i13 11"   --->   Operation 1409 'mul' 'r_V_599' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_599, i32 5"   --->   Operation 1410 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_8, i32 4"   --->   Operation 1411 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1412 [1/1] (4.35ns)   --->   "%r_V_611 = mul i15 %zext_ln1319_37, i15 44"   --->   Operation 1412 'mul' 'r_V_611' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_611, i32 5"   --->   Operation 1413 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1414 [1/1] (0.00ns)   --->   "%lhs_473 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_472, i6 0"   --->   Operation 1414 'bitconcatenate' 'lhs_473' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln1393_137 = sext i14 %r_V_616"   --->   Operation 1415 'sext' 'sext_ln1393_137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1416 [1/1] (2.07ns)   --->   "%ret_V_253 = add i16 %lhs_473, i16 %sext_ln1393_137"   --->   Operation 1416 'add' 'ret_V_253' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln864_256 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_253, i32 6, i32 15"   --->   Operation 1417 'partselect' 'trunc_ln864_256' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln423_267 = zext i1 %tmp_247"   --->   Operation 1418 'zext' 'zext_ln423_267' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1419 [1/1] (1.73ns)   --->   "%lhs_474 = add i10 %zext_ln423_267, i10 %trunc_ln864_256"   --->   Operation 1419 'add' 'lhs_474' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1420 [1/1] (0.00ns)   --->   "%lhs_475 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_474, i6 0"   --->   Operation 1420 'bitconcatenate' 'lhs_475' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1421 [1/1] (2.07ns)   --->   "%ret_V_254 = add i16 %lhs_475, i16 %sext_ln1393_95"   --->   Operation 1421 'add' 'ret_V_254' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln864_257 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_254, i32 6, i32 15"   --->   Operation 1422 'partselect' 'trunc_ln864_257' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln423_276 = zext i1 %tmp_255"   --->   Operation 1423 'zext' 'zext_ln423_276' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1424 [1/1] (1.73ns)   --->   "%lhs_494 = add i10 %zext_ln423_276, i10 %trunc_ln864_267"   --->   Operation 1424 'add' 'lhs_494' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1425 [1/1] (0.00ns)   --->   "%shl_ln1319_68 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_2, i5 0"   --->   Operation 1425 'bitconcatenate' 'shl_ln1319_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln1319_129 = zext i14 %shl_ln1319_68"   --->   Operation 1426 'zext' 'zext_ln1319_129' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1427 [1/1] (1.81ns)   --->   "%r_V_624 = sub i15 %zext_ln1319_129, i15 %zext_ln1319_93"   --->   Operation 1427 'sub' 'r_V_624' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1428 [1/1] (0.00ns)   --->   "%lhs_495 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_494, i6 0"   --->   Operation 1428 'bitconcatenate' 'lhs_495' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln859_15 = sext i15 %r_V_624"   --->   Operation 1429 'sext' 'sext_ln859_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1430 [1/1] (2.07ns)   --->   "%ret_V_265 = add i16 %lhs_495, i16 %sext_ln859_15"   --->   Operation 1430 'add' 'ret_V_265' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln864_268 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_265, i32 6, i32 15"   --->   Operation 1431 'partselect' 'trunc_ln864_268' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_624, i32 5"   --->   Operation 1432 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln423_277 = zext i1 %tmp_256"   --->   Operation 1433 'zext' 'zext_ln423_277' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1434 [1/1] (1.73ns)   --->   "%lhs_496 = add i10 %zext_ln423_277, i10 %trunc_ln864_268"   --->   Operation 1434 'add' 'lhs_496' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1435 [1/1] (4.35ns)   --->   "%r_V_625 = mul i15 %zext_ln1319_13, i15 32745"   --->   Operation 1435 'mul' 'r_V_625' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1436 [1/1] (0.00ns)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_625, i32 5"   --->   Operation 1436 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1437 [1/1] (4.35ns)   --->   "%r_V_628 = mul i15 %zext_ln1319_30, i15 32742"   --->   Operation 1437 'mul' 'r_V_628' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_628, i32 5"   --->   Operation 1438 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h1_activ_V_8, i32 3"   --->   Operation 1439 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1440 [1/1] (0.00ns)   --->   "%zext_ln423_289 = zext i1 %tmp_267"   --->   Operation 1440 'zext' 'zext_ln423_289' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1441 [1/1] (1.73ns)   --->   "%lhs_516 = add i10 %zext_ln423_289, i10 %trunc_ln864_279"   --->   Operation 1441 'add' 'lhs_516' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1442 [1/1] (0.00ns)   --->   "%lhs_517 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_516, i6 0"   --->   Operation 1442 'bitconcatenate' 'lhs_517' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln1393_61 = zext i13 %r_V_635"   --->   Operation 1443 'zext' 'zext_ln1393_61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1444 [1/1] (2.07ns)   --->   "%ret_V_276 = add i16 %lhs_517, i16 %zext_ln1393_61"   --->   Operation 1444 'add' 'ret_V_276' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1445 [1/1] (0.00ns)   --->   "%trunc_ln864_280 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_276, i32 6, i32 15"   --->   Operation 1445 'partselect' 'trunc_ln864_280' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln423_290 = zext i1 %tmp_268"   --->   Operation 1446 'zext' 'zext_ln423_290' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1447 [1/1] (1.73ns)   --->   "%lhs_518 = add i10 %zext_ln423_290, i10 %trunc_ln864_280"   --->   Operation 1447 'add' 'lhs_518' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.88>
ST_22 : Operation 1448 [1/3] (0.00ns) (grouped into DSP with root node ret_V_100)   --->   "%r_V_501 = mul i15 %zext_ln1319_3, i15 32746"   --->   Operation 1448 'mul' 'r_V_501' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1449 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_100 = add i15 %r_V_501, i15 32192"   --->   Operation 1449 'add' 'ret_V_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln869_7 = sext i8 %trunc_ln864_114"   --->   Operation 1450 'sext' 'sext_ln869_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln423_124 = zext i1 %tmp_114"   --->   Operation 1451 'zext' 'zext_ln423_124' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1452 [1/1] (1.91ns)   --->   "%lhs_208 = add i9 %zext_ln423_124, i9 %sext_ln869_7"   --->   Operation 1452 'add' 'lhs_208' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1453 [1/3] (0.00ns) (grouped into DSP with root node ret_V_113)   --->   "%r_V_511 = mul i16 %zext_ln1319_6, i16 65495"   --->   Operation 1453 'mul' 'r_V_511' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1454 [1/1] (0.00ns)   --->   "%lhs_209 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_208, i6 0"   --->   Operation 1454 'bitconcatenate' 'lhs_209' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln1393_212 = sext i15 %lhs_209"   --->   Operation 1455 'sext' 'sext_ln1393_212' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1456 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_113 = add i16 %sext_ln1393_212, i16 %r_V_511"   --->   Operation 1456 'add' 'ret_V_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1457 [1/1] (0.00ns)   --->   "%shl_ln1319_36 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_3, i3 0"   --->   Operation 1457 'bitconcatenate' 'shl_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln1319_65 = zext i12 %shl_ln1319_36"   --->   Operation 1458 'zext' 'zext_ln1319_65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1459 [1/1] (0.00ns)   --->   "%shl_ln1319_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_4, i3 0"   --->   Operation 1459 'bitconcatenate' 'shl_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1460 [1/1] (0.00ns)   --->   "%zext_ln1319_68 = zext i12 %shl_ln1319_38"   --->   Operation 1460 'zext' 'zext_ln1319_68' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln1319_69 = zext i12 %shl_ln1319_38"   --->   Operation 1461 'zext' 'zext_ln1319_69' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln1319_75 = zext i9 %h1_activ_V_12"   --->   Operation 1462 'zext' 'zext_ln1319_75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln423_139 = zext i1 %tmp_129"   --->   Operation 1463 'zext' 'zext_ln423_139' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1464 [1/1] (1.73ns)   --->   "%lhs_236 = add i10 %zext_ln423_139, i10 %trunc_ln864_128"   --->   Operation 1464 'add' 'lhs_236' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1465 [1/1] (0.00ns)   --->   "%lhs_237 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_236, i6 0"   --->   Operation 1465 'bitconcatenate' 'lhs_237' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln1393_96 = sext i14 %r_V_520"   --->   Operation 1466 'sext' 'sext_ln1393_96' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1467 [1/1] (2.07ns)   --->   "%ret_V_128 = add i16 %lhs_237, i16 %sext_ln1393_96"   --->   Operation 1467 'add' 'ret_V_128' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1468 [1/1] (0.00ns)   --->   "%trunc_ln864_129 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_128, i32 6, i32 15"   --->   Operation 1468 'partselect' 'trunc_ln864_129' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1469 [1/1] (0.00ns)   --->   "%zext_ln423_140 = zext i1 %tmp_130"   --->   Operation 1469 'zext' 'zext_ln423_140' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1470 [1/1] (1.73ns)   --->   "%lhs_238 = add i10 %zext_ln423_140, i10 %trunc_ln864_129"   --->   Operation 1470 'add' 'lhs_238' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1471 [1/3] (0.00ns) (grouped into DSP with root node ret_V_136)   --->   "%r_V_527 = mul i14 %zext_ln1319_2, i14 23"   --->   Operation 1471 'mul' 'r_V_527' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1472 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_136 = add i14 %r_V_527, i14 1344"   --->   Operation 1472 'add' 'ret_V_136' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1473 [2/3] (1.05ns) (grouped into DSP with root node ret_V_137)   --->   "%r_V_528 = mul i16 %zext_ln1319_6, i16 65494"   --->   Operation 1473 'mul' 'r_V_528' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1474 [1/1] (0.00ns)   --->   "%lhs_277 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_276, i6 0"   --->   Operation 1474 'bitconcatenate' 'lhs_277' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln1393_16 = zext i15 %lhs_277"   --->   Operation 1475 'zext' 'zext_ln1393_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1476 [1/1] (0.00ns)   --->   "%zext_ln1393_17 = zext i14 %r_V_539"   --->   Operation 1476 'zext' 'zext_ln1393_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1477 [1/1] (1.94ns)   --->   "%ret_V_150 = add i16 %zext_ln1393_16, i16 %zext_ln1393_17"   --->   Operation 1477 'add' 'ret_V_150' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1478 [1/1] (0.00ns)   --->   "%trunc_ln864_151 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_150, i32 6, i32 15"   --->   Operation 1478 'partselect' 'trunc_ln864_151' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln423_163 = zext i1 %tmp_151"   --->   Operation 1479 'zext' 'zext_ln423_163' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1480 [1/1] (1.73ns)   --->   "%lhs_278 = add i10 %zext_ln423_163, i10 %trunc_ln864_151"   --->   Operation 1480 'add' 'lhs_278' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1481 [1/1] (0.00ns)   --->   "%zext_ln423_176 = zext i1 %tmp_163"   --->   Operation 1481 'zext' 'zext_ln423_176' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1482 [1/1] (1.73ns)   --->   "%lhs_300 = add i10 %zext_ln423_176, i10 %trunc_ln864_163"   --->   Operation 1482 'add' 'lhs_300' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1483 [1/1] (1.54ns)   --->   "%r_V_549 = sub i13 %zext_ln1319_69, i13 %zext_ln1319_19"   --->   Operation 1483 'sub' 'r_V_549' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1484 [1/1] (0.00ns)   --->   "%lhs_301 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_300, i6 0"   --->   Operation 1484 'bitconcatenate' 'lhs_301' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln859_6 = sext i13 %r_V_549"   --->   Operation 1485 'sext' 'sext_ln859_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1486 [1/1] (2.07ns)   --->   "%ret_V_162 = add i16 %lhs_301, i16 %sext_ln859_6"   --->   Operation 1486 'add' 'ret_V_162' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1487 [1/1] (0.00ns)   --->   "%trunc_ln864_164 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_162, i32 6, i32 15"   --->   Operation 1487 'partselect' 'trunc_ln864_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_549, i32 5"   --->   Operation 1488 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln423_177 = zext i1 %tmp_164"   --->   Operation 1489 'zext' 'zext_ln423_177' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1490 [1/1] (1.73ns)   --->   "%lhs_302 = add i10 %zext_ln423_177, i10 %trunc_ln864_164"   --->   Operation 1490 'add' 'lhs_302' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln423_187 = zext i1 %tmp_173"   --->   Operation 1491 'zext' 'zext_ln423_187' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1492 [1/1] (1.73ns)   --->   "%lhs_322 = add i10 %zext_ln423_187, i10 %trunc_ln864_175"   --->   Operation 1492 'add' 'lhs_322' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1493 [1/1] (0.00ns)   --->   "%lhs_323 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_322, i6 0"   --->   Operation 1493 'bitconcatenate' 'lhs_323' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln1393_21 = zext i13 %r_V_555"   --->   Operation 1494 'zext' 'zext_ln1393_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1495 [1/1] (2.07ns)   --->   "%ret_V_173 = add i16 %lhs_323, i16 %zext_ln1393_21"   --->   Operation 1495 'add' 'ret_V_173' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln864_176 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_173, i32 6, i32 15"   --->   Operation 1496 'partselect' 'trunc_ln864_176' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln423_188 = zext i1 %tmp_174"   --->   Operation 1497 'zext' 'zext_ln423_188' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1498 [1/1] (1.73ns)   --->   "%lhs_324 = add i10 %zext_ln423_188, i10 %trunc_ln864_176"   --->   Operation 1498 'add' 'lhs_324' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1499 [2/3] (1.05ns) (grouped into DSP with root node ret_V_181)   --->   "%r_V_562 = mul i16 %zext_ln1319_6, i16 65497"   --->   Operation 1499 'mul' 'r_V_562' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1500 [2/3] (1.05ns) (grouped into DSP with root node ret_V_194)   --->   "%mul_ln1393_3 = mul i16 %zext_ln1319_12, i16 65434"   --->   Operation 1500 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1501 [2/3] (1.05ns) (grouped into DSP with root node ret_V_203)   --->   "%mul_ln1316 = mul i13 %zext_ln1319, i13 8181"   --->   Operation 1501 'mul' 'mul_ln1316' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1502 [2/3] (1.05ns) (grouped into DSP with root node ret_V_215)   --->   "%r_V_586 = mul i15 %zext_ln1319_3, i15 32747"   --->   Operation 1502 'mul' 'r_V_586' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1503 [3/3] (1.05ns) (grouped into DSP with root node ret_V_227)   --->   "%r_V_594 = mul i15 %zext_ln1319_3, i15 32749"   --->   Operation 1503 'mul' 'r_V_594' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1504 [1/1] (0.00ns)   --->   "%shl_ln1319_64 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_4, i1 0"   --->   Operation 1504 'bitconcatenate' 'shl_ln1319_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln1319_124 = zext i10 %shl_ln1319_64"   --->   Operation 1505 'zext' 'zext_ln1319_124' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1506 [1/1] (4.35ns)   --->   "%r_V_603 = mul i13 %zext_ln1319_75, i13 13"   --->   Operation 1506 'mul' 'r_V_603' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_603, i32 5"   --->   Operation 1507 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1508 [3/3] (1.05ns) (grouped into DSP with root node ret_V_239)   --->   "%r_V_606 = mul i15 %zext_ln1319_3, i15 32741"   --->   Operation 1508 'mul' 'r_V_606' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 1509 [1/1] (1.73ns)   --->   "%lhs_476 = add i10 %zext_ln423_139, i10 %trunc_ln864_257"   --->   Operation 1509 'add' 'lhs_476' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1510 [1/1] (0.00ns)   --->   "%shl_ln1319_66 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_4, i4 0"   --->   Operation 1510 'bitconcatenate' 'shl_ln1319_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln1319_127 = zext i13 %shl_ln1319_66"   --->   Operation 1511 'zext' 'zext_ln1319_127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1512 [1/1] (1.67ns)   --->   "%r_V_617 = sub i14 0, i14 %zext_ln1319_127"   --->   Operation 1512 'sub' 'r_V_617' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1513 [1/1] (0.00ns)   --->   "%lhs_477 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_476, i6 0"   --->   Operation 1513 'bitconcatenate' 'lhs_477' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln1393_138 = sext i14 %r_V_617"   --->   Operation 1514 'sext' 'sext_ln1393_138' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1515 [1/1] (2.07ns)   --->   "%ret_V_255 = add i16 %lhs_477, i16 %sext_ln1393_138"   --->   Operation 1515 'add' 'ret_V_255' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln864_258 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_255, i32 6, i32 15"   --->   Operation 1516 'partselect' 'trunc_ln864_258' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_617, i32 5"   --->   Operation 1517 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln423_268 = zext i1 %tmp_248"   --->   Operation 1518 'zext' 'zext_ln423_268' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1519 [1/1] (1.73ns)   --->   "%lhs_478 = add i10 %zext_ln423_268, i10 %trunc_ln864_258"   --->   Operation 1519 'add' 'lhs_478' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1520 [1/1] (0.00ns)   --->   "%lhs_497 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_496, i6 0"   --->   Operation 1520 'bitconcatenate' 'lhs_497' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln1393_144 = sext i15 %r_V_625"   --->   Operation 1521 'sext' 'sext_ln1393_144' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1522 [1/1] (2.07ns)   --->   "%ret_V_266 = add i16 %lhs_497, i16 %sext_ln1393_144"   --->   Operation 1522 'add' 'ret_V_266' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1523 [1/1] (0.00ns)   --->   "%trunc_ln864_269 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_266, i32 6, i32 15"   --->   Operation 1523 'partselect' 'trunc_ln864_269' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln423_278 = zext i1 %tmp_257"   --->   Operation 1524 'zext' 'zext_ln423_278' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1525 [1/1] (1.73ns)   --->   "%lhs_498 = add i10 %zext_ln423_278, i10 %trunc_ln864_269"   --->   Operation 1525 'add' 'lhs_498' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1526 [1/1] (1.67ns)   --->   "%r_V_626 = sub i14 %zext_ln1319_127, i14 %zext_ln1319_124"   --->   Operation 1526 'sub' 'r_V_626' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1527 [1/1] (0.00ns)   --->   "%lhs_499 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_498, i6 0"   --->   Operation 1527 'bitconcatenate' 'lhs_499' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln859_16 = sext i14 %r_V_626"   --->   Operation 1528 'sext' 'sext_ln859_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1529 [1/1] (2.07ns)   --->   "%ret_V_267 = add i16 %lhs_499, i16 %sext_ln859_16"   --->   Operation 1529 'add' 'ret_V_267' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln864_270 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_267, i32 6, i32 15"   --->   Operation 1530 'partselect' 'trunc_ln864_270' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_626, i32 5"   --->   Operation 1531 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1532 [1/1] (1.54ns)   --->   "%r_V_636 = sub i13 %zext_ln1319_65, i13 %zext_ln1319_15"   --->   Operation 1532 'sub' 'r_V_636' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1533 [1/1] (0.00ns)   --->   "%lhs_519 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_518, i6 0"   --->   Operation 1533 'bitconcatenate' 'lhs_519' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln859_19 = sext i13 %r_V_636"   --->   Operation 1534 'sext' 'sext_ln859_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1535 [1/1] (2.07ns)   --->   "%ret_V_277 = add i16 %lhs_519, i16 %sext_ln859_19"   --->   Operation 1535 'add' 'ret_V_277' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln864_281 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_277, i32 6, i32 15"   --->   Operation 1536 'partselect' 'trunc_ln864_281' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_636, i32 5"   --->   Operation 1537 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln423_291 = zext i1 %tmp_269"   --->   Operation 1538 'zext' 'zext_ln423_291' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1539 [1/1] (1.73ns)   --->   "%lhs_520 = add i10 %zext_ln423_291, i10 %trunc_ln864_281"   --->   Operation 1539 'add' 'lhs_520' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1540 [1/1] (0.00ns)   --->   "%shl_ln1319_69 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %h1_activ_V_4, i6 0"   --->   Operation 1540 'bitconcatenate' 'shl_ln1319_69' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln1319_130 = zext i15 %shl_ln1319_69"   --->   Operation 1541 'zext' 'zext_ln1319_130' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1542 [1/1] (1.94ns)   --->   "%r_V_637 = sub i16 %zext_ln1319_130, i16 %zext_ln1319_68"   --->   Operation 1542 'sub' 'r_V_637' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_637, i32 5"   --->   Operation 1543 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1544 [1/1] (4.35ns)   --->   "%r_V_640 = mul i15 %zext_ln1319_37, i15 38"   --->   Operation 1544 'mul' 'r_V_640' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_640, i32 5"   --->   Operation 1545 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.11>
ST_23 : Operation 1546 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_100 = add i15 %r_V_501, i15 32192"   --->   Operation 1546 'add' 'ret_V_100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln864_102 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_100, i32 6, i32 14"   --->   Operation 1547 'partselect' 'trunc_ln864_102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln864_2 = sext i9 %trunc_ln864_102"   --->   Operation 1548 'sext' 'sext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %ret_V_100, i32 5"   --->   Operation 1549 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln423_111 = zext i1 %tmp_102"   --->   Operation 1550 'zext' 'zext_ln423_111' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1551 [1/1] (1.82ns)   --->   "%lhs_186 = add i10 %zext_ln423_111, i10 %sext_ln864_2"   --->   Operation 1551 'add' 'lhs_186' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1552 [1/1] (0.00ns)   --->   "%lhs_187 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_186, i6 0"   --->   Operation 1552 'bitconcatenate' 'lhs_187' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln1393 = zext i10 %r_V_502"   --->   Operation 1553 'zext' 'zext_ln1393' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1554 [1/1] (2.07ns)   --->   "%ret_V_101 = add i16 %lhs_187, i16 %zext_ln1393"   --->   Operation 1554 'add' 'ret_V_101' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln864_103 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_101, i32 6, i32 15"   --->   Operation 1555 'partselect' 'trunc_ln864_103' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_5, i3 0"   --->   Operation 1556 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln1319_32 = zext i9 %h1_activ_V_6"   --->   Operation 1557 'zext' 'zext_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1558 [1/1] (0.00ns)   --->   "%zext_ln1319_53 = zext i9 %h1_activ_V_11"   --->   Operation 1558 'zext' 'zext_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1559 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_113 = add i16 %sext_ln1393_212, i16 %r_V_511"   --->   Operation 1559 'add' 'ret_V_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln864_115 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_113, i32 6, i32 15"   --->   Operation 1560 'partselect' 'trunc_ln864_115' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_113, i32 5"   --->   Operation 1561 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln423_125 = zext i1 %tmp_115"   --->   Operation 1562 'zext' 'zext_ln423_125' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1563 [1/1] (1.73ns)   --->   "%lhs_210 = add i10 %zext_ln423_125, i10 %trunc_ln864_115"   --->   Operation 1563 'add' 'lhs_210' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1564 [1/1] (0.00ns)   --->   "%lhs_211 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_210, i6 0"   --->   Operation 1564 'bitconcatenate' 'lhs_211' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1565 [1/1] (2.07ns)   --->   "%ret_V_114 = add i16 %lhs_211, i16 %zext_ln1393_4"   --->   Operation 1565 'add' 'ret_V_114' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln864_116 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_114, i32 6, i32 15"   --->   Operation 1566 'partselect' 'trunc_ln864_116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1567 [1/1] (0.00ns)   --->   "%shl_ln1319_37 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_4, i5 0"   --->   Operation 1567 'bitconcatenate' 'shl_ln1319_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln1319_67 = zext i14 %shl_ln1319_37"   --->   Operation 1568 'zext' 'zext_ln1319_67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1569 [1/1] (0.00ns)   --->   "%shl_ln1319_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_6, i2 0"   --->   Operation 1569 'bitconcatenate' 'shl_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1570 [1/1] (0.00ns)   --->   "%zext_ln1319_72 = zext i11 %shl_ln1319_40"   --->   Operation 1570 'zext' 'zext_ln1319_72' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1571 [1/1] (0.00ns)   --->   "%lhs_239 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_238, i6 0"   --->   Operation 1571 'bitconcatenate' 'lhs_239' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1393_97 = sext i15 %r_V_521"   --->   Operation 1572 'sext' 'sext_ln1393_97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1573 [1/1] (2.07ns)   --->   "%ret_V_129 = add i16 %lhs_239, i16 %sext_ln1393_97"   --->   Operation 1573 'add' 'ret_V_129' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1574 [1/1] (0.00ns)   --->   "%trunc_ln864_130 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_129, i32 6, i32 15"   --->   Operation 1574 'partselect' 'trunc_ln864_130' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln423_141 = zext i1 %tmp_131"   --->   Operation 1575 'zext' 'zext_ln423_141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1576 [1/1] (1.73ns)   --->   "%lhs_240 = add i10 %zext_ln423_141, i10 %trunc_ln864_130"   --->   Operation 1576 'add' 'lhs_240' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1577 [1/1] (0.00ns)   --->   "%lhs_241 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_240, i6 0"   --->   Operation 1577 'bitconcatenate' 'lhs_241' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1393_98 = sext i15 %r_V_522"   --->   Operation 1578 'sext' 'sext_ln1393_98' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1579 [1/1] (2.07ns)   --->   "%ret_V_130 = add i16 %lhs_241, i16 %sext_ln1393_98"   --->   Operation 1579 'add' 'ret_V_130' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln864_131 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_130, i32 6, i32 15"   --->   Operation 1580 'partselect' 'trunc_ln864_131' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1581 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_136 = add i14 %r_V_527, i14 1344"   --->   Operation 1581 'add' 'ret_V_136' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln864_137 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_136, i32 6, i32 13"   --->   Operation 1582 'partselect' 'trunc_ln864_137' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %ret_V_136, i32 5"   --->   Operation 1583 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln423_149 = zext i1 %tmp_138"   --->   Operation 1584 'zext' 'zext_ln423_149' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1585 [1/1] (1.91ns)   --->   "%lhs_252 = add i8 %zext_ln423_149, i8 %trunc_ln864_137"   --->   Operation 1585 'add' 'lhs_252' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1586 [1/3] (0.00ns) (grouped into DSP with root node ret_V_137)   --->   "%r_V_528 = mul i16 %zext_ln1319_6, i16 65494"   --->   Operation 1586 'mul' 'r_V_528' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1587 [1/1] (0.00ns)   --->   "%lhs_253 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lhs_252, i6 0"   --->   Operation 1587 'bitconcatenate' 'lhs_253' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln1393_10 = zext i14 %lhs_253"   --->   Operation 1588 'zext' 'zext_ln1393_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1589 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_137 = add i16 %zext_ln1393_10, i16 %r_V_528"   --->   Operation 1589 'add' 'ret_V_137' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1590 [1/1] (1.81ns)   --->   "%r_V_540 = sub i15 %zext_ln1319_67, i15 %zext_ln1319_20"   --->   Operation 1590 'sub' 'r_V_540' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1591 [1/1] (0.00ns)   --->   "%lhs_279 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_278, i6 0"   --->   Operation 1591 'bitconcatenate' 'lhs_279' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln859_5 = sext i15 %r_V_540"   --->   Operation 1592 'sext' 'sext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1593 [1/1] (2.07ns)   --->   "%ret_V_151 = add i16 %lhs_279, i16 %sext_ln859_5"   --->   Operation 1593 'add' 'ret_V_151' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln864_152 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_151, i32 6, i32 15"   --->   Operation 1594 'partselect' 'trunc_ln864_152' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_540, i32 5"   --->   Operation 1595 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln423_164 = zext i1 %tmp_152"   --->   Operation 1596 'zext' 'zext_ln423_164' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1597 [1/1] (1.73ns)   --->   "%lhs_280 = add i10 %zext_ln423_164, i10 %trunc_ln864_152"   --->   Operation 1597 'add' 'lhs_280' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1598 [1/1] (0.00ns)   --->   "%lhs_325 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_324, i6 0"   --->   Operation 1598 'bitconcatenate' 'lhs_325' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln1393_121 = sext i15 %r_V_556"   --->   Operation 1599 'sext' 'sext_ln1393_121' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1600 [1/1] (2.07ns)   --->   "%ret_V_174 = add i16 %lhs_325, i16 %sext_ln1393_121"   --->   Operation 1600 'add' 'ret_V_174' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln864_177 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_174, i32 6, i32 15"   --->   Operation 1601 'partselect' 'trunc_ln864_177' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln423_189 = zext i1 %tmp_175"   --->   Operation 1602 'zext' 'zext_ln423_189' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1603 [1/1] (1.73ns)   --->   "%lhs_326 = add i10 %zext_ln423_189, i10 %trunc_ln864_177"   --->   Operation 1603 'add' 'lhs_326' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1604 [1/1] (1.63ns)   --->   "%r_V_557 = sub i12 %zext_ln1319_72, i12 %zext_ln1319_32"   --->   Operation 1604 'sub' 'r_V_557' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1605 [1/1] (0.00ns)   --->   "%lhs_327 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_326, i6 0"   --->   Operation 1605 'bitconcatenate' 'lhs_327' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln859_8 = sext i12 %r_V_557"   --->   Operation 1606 'sext' 'sext_ln859_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1607 [1/1] (2.07ns)   --->   "%ret_V_175 = add i16 %lhs_327, i16 %sext_ln859_8"   --->   Operation 1607 'add' 'ret_V_175' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1608 [1/1] (0.00ns)   --->   "%trunc_ln864_178 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_175, i32 6, i32 15"   --->   Operation 1608 'partselect' 'trunc_ln864_178' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_557, i32 5"   --->   Operation 1609 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1610 [1/3] (0.00ns) (grouped into DSP with root node ret_V_181)   --->   "%r_V_562 = mul i16 %zext_ln1319_6, i16 65497"   --->   Operation 1610 'mul' 'r_V_562' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1611 [1/1] (0.00ns)   --->   "%lhs_339 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_338, i6 0"   --->   Operation 1611 'bitconcatenate' 'lhs_339' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln1393_23 = zext i15 %lhs_339"   --->   Operation 1612 'zext' 'zext_ln1393_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1613 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_181 = add i16 %zext_ln1393_23, i16 %r_V_562"   --->   Operation 1613 'add' 'ret_V_181' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1614 [1/1] (0.00ns)   --->   "%zext_ln1393_24 = zext i14 %r_V_161"   --->   Operation 1614 'zext' 'zext_ln1393_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln423_199 = zext i1 %tmp_183"   --->   Operation 1615 'zext' 'zext_ln423_199' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1616 [1/1] (0.00ns)   --->   "%shl_ln1319_58 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_5, i5 0"   --->   Operation 1616 'bitconcatenate' 'shl_ln1319_58' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln1319_112 = zext i14 %shl_ln1319_58"   --->   Operation 1617 'zext' 'zext_ln1319_112' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1618 [1/1] (0.00ns)   --->   "%lhs_363 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_362, i6 0"   --->   Operation 1618 'bitconcatenate' 'lhs_363' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1619 [1/1] (2.07ns)   --->   "%ret_V_193 = add i16 %lhs_363, i16 %zext_ln1393_24"   --->   Operation 1619 'add' 'ret_V_193' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1620 [1/1] (0.00ns)   --->   "%trunc_ln864_197 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_193, i32 6, i32 15"   --->   Operation 1620 'partselect' 'trunc_ln864_197' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1621 [1/1] (1.73ns)   --->   "%lhs_364 = add i10 %zext_ln423_199, i10 %trunc_ln864_197"   --->   Operation 1621 'add' 'lhs_364' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1622 [1/3] (0.00ns) (grouped into DSP with root node ret_V_194)   --->   "%mul_ln1393_3 = mul i16 %zext_ln1319_12, i16 65434"   --->   Operation 1622 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1623 [1/1] (0.00ns)   --->   "%lhs_365 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_364, i6 0"   --->   Operation 1623 'bitconcatenate' 'lhs_365' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1624 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_194 = add i16 %lhs_365, i16 %mul_ln1393_3"   --->   Operation 1624 'add' 'ret_V_194' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1625 [1/3] (0.00ns) (grouped into DSP with root node ret_V_203)   --->   "%mul_ln1316 = mul i13 %zext_ln1319, i13 8181"   --->   Operation 1625 'mul' 'mul_ln1316' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1626 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_203 = add i13 %mul_ln1316, i13 2112"   --->   Operation 1626 'add' 'ret_V_203' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1627 [1/3] (0.00ns) (grouped into DSP with root node ret_V_215)   --->   "%r_V_586 = mul i15 %zext_ln1319_3, i15 32747"   --->   Operation 1627 'mul' 'r_V_586' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1628 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_215 = add i15 %r_V_586, i15 2048"   --->   Operation 1628 'add' 'ret_V_215' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln1319_123 = zext i12 %tmp_18"   --->   Operation 1629 'zext' 'zext_ln1319_123' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1630 [1/1] (4.35ns)   --->   "%r_V_593 = mul i13 %zext_ln1319_53, i13 13"   --->   Operation 1630 'mul' 'r_V_593' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_593, i32 5"   --->   Operation 1631 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1632 [2/3] (1.05ns) (grouped into DSP with root node ret_V_227)   --->   "%r_V_594 = mul i15 %zext_ln1319_3, i15 32749"   --->   Operation 1632 'mul' 'r_V_594' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1633 [2/3] (1.05ns) (grouped into DSP with root node ret_V_239)   --->   "%r_V_606 = mul i15 %zext_ln1319_3, i15 32741"   --->   Operation 1633 'mul' 'r_V_606' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 1634 [1/1] (0.00ns)   --->   "%lhs_479 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_478, i6 0"   --->   Operation 1634 'bitconcatenate' 'lhs_479' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln1393_139 = sext i15 %r_V_618"   --->   Operation 1635 'sext' 'sext_ln1393_139' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1636 [1/1] (2.07ns)   --->   "%ret_V_256 = add i16 %lhs_479, i16 %sext_ln1393_139"   --->   Operation 1636 'add' 'ret_V_256' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln864_259 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_256, i32 6, i32 15"   --->   Operation 1637 'partselect' 'trunc_ln864_259' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1638 [1/1] (0.00ns)   --->   "%zext_ln423_269 = zext i1 %tmp_249"   --->   Operation 1638 'zext' 'zext_ln423_269' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1639 [1/1] (1.73ns)   --->   "%lhs_480 = add i10 %zext_ln423_269, i10 %trunc_ln864_259"   --->   Operation 1639 'add' 'lhs_480' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1640 [1/1] (1.63ns)   --->   "%r_V_619 = sub i12 %zext_ln1319_32, i12 %zext_ln1319_72"   --->   Operation 1640 'sub' 'r_V_619' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1641 [1/1] (0.00ns)   --->   "%lhs_481 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_480, i6 0"   --->   Operation 1641 'bitconcatenate' 'lhs_481' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln1393_140 = sext i12 %r_V_619"   --->   Operation 1642 'sext' 'sext_ln1393_140' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1643 [1/1] (2.07ns)   --->   "%ret_V_257 = add i16 %lhs_481, i16 %sext_ln1393_140"   --->   Operation 1643 'add' 'ret_V_257' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1644 [1/1] (0.00ns)   --->   "%trunc_ln864_260 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_257, i32 6, i32 15"   --->   Operation 1644 'partselect' 'trunc_ln864_260' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_619, i32 5"   --->   Operation 1645 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln423_279 = zext i1 %tmp_258"   --->   Operation 1646 'zext' 'zext_ln423_279' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1647 [1/1] (1.73ns)   --->   "%lhs_500 = add i10 %zext_ln423_279, i10 %trunc_ln864_270"   --->   Operation 1647 'add' 'lhs_500' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1648 [1/1] (0.00ns)   --->   "%lhs_521 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_520, i6 0"   --->   Operation 1648 'bitconcatenate' 'lhs_521' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1649 [1/1] (2.07ns)   --->   "%ret_V_278 = add i16 %lhs_521, i16 %r_V_637"   --->   Operation 1649 'add' 'ret_V_278' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1650 [1/1] (0.00ns)   --->   "%trunc_ln864_282 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_278, i32 6, i32 15"   --->   Operation 1650 'partselect' 'trunc_ln864_282' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln423_292 = zext i1 %tmp_270"   --->   Operation 1651 'zext' 'zext_ln423_292' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1652 [1/1] (1.73ns)   --->   "%lhs_522 = add i10 %zext_ln423_292, i10 %trunc_ln864_282"   --->   Operation 1652 'add' 'lhs_522' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1653 [1/1] (1.81ns)   --->   "%r_V_638 = add i15 %zext_ln1319_112, i15 %zext_ln1319_123"   --->   Operation 1653 'add' 'r_V_638' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1654 [1/1] (0.00ns)   --->   "%lhs_523 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_522, i6 0"   --->   Operation 1654 'bitconcatenate' 'lhs_523' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln1393_62 = zext i15 %r_V_638"   --->   Operation 1655 'zext' 'zext_ln1393_62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1656 [1/1] (2.07ns)   --->   "%ret_V_279 = add i16 %lhs_523, i16 %zext_ln1393_62"   --->   Operation 1656 'add' 'ret_V_279' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1657 [1/1] (0.00ns)   --->   "%trunc_ln864_283 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_279, i32 6, i32 15"   --->   Operation 1657 'partselect' 'trunc_ln864_283' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_638, i32 5"   --->   Operation 1658 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.99>
ST_24 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln423_112 = zext i1 %tmp_103"   --->   Operation 1659 'zext' 'zext_ln423_112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1660 [1/1] (1.73ns)   --->   "%lhs_188 = add i10 %zext_ln423_112, i10 %trunc_ln864_103"   --->   Operation 1660 'add' 'lhs_188' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln1319_10 = zext i9 %h1_activ_V_2"   --->   Operation 1661 'zext' 'zext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln1319_11 = zext i11 %tmp_17"   --->   Operation 1662 'zext' 'zext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1663 [1/1] (1.63ns)   --->   "%r_V_503 = sub i12 %zext_ln1319_10, i12 %zext_ln1319_11"   --->   Operation 1663 'sub' 'r_V_503' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1664 [1/1] (0.00ns)   --->   "%lhs_189 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_188, i6 0"   --->   Operation 1664 'bitconcatenate' 'lhs_189' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln1393_87 = sext i12 %r_V_503"   --->   Operation 1665 'sext' 'sext_ln1393_87' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1666 [1/1] (2.07ns)   --->   "%ret_V_102 = add i16 %lhs_189, i16 %sext_ln1393_87"   --->   Operation 1666 'add' 'ret_V_102' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln864_104 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_102, i32 6, i32 15"   --->   Operation 1667 'partselect' 'trunc_ln864_104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_503, i32 5"   --->   Operation 1668 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln423_113 = zext i1 %tmp_104"   --->   Operation 1669 'zext' 'zext_ln423_113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1670 [1/1] (1.73ns)   --->   "%lhs_190 = add i10 %zext_ln423_113, i10 %trunc_ln864_104"   --->   Operation 1670 'add' 'lhs_190' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1671 [1/1] (0.00ns)   --->   "%shl_ln1319_25 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_3, i4 0"   --->   Operation 1671 'bitconcatenate' 'shl_ln1319_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln1319_16 = zext i13 %shl_ln1319_25"   --->   Operation 1672 'zext' 'zext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln1319_18 = zext i11 %shl_ln1319_26"   --->   Operation 1673 'zext' 'zext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1674 [1/1] (1.67ns)   --->   "%r_V_504 = sub i14 %zext_ln1319_18, i14 %zext_ln1319_16"   --->   Operation 1674 'sub' 'r_V_504' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_504, i32 5"   --->   Operation 1675 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1676 [1/1] (0.00ns)   --->   "%zext_ln1319_28 = zext i9 %h1_activ_V_6"   --->   Operation 1676 'zext' 'zext_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln1319_36 = zext i9 %h1_activ_V_7"   --->   Operation 1677 'zext' 'zext_ln1319_36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln1319_38 = zext i9 %h1_activ_V_7"   --->   Operation 1678 'zext' 'zext_ln1319_38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln1319_48 = zext i9 %h1_activ_V_10"   --->   Operation 1679 'zext' 'zext_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1680 [1/1] (1.73ns)   --->   "%lhs_212 = add i10 %zext_ln423_126, i10 %trunc_ln864_116"   --->   Operation 1680 'add' 'lhs_212' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1681 [1/1] (0.00ns)   --->   "%shl_ln1319_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_3, i5 0"   --->   Operation 1681 'bitconcatenate' 'shl_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln1319_64 = zext i14 %shl_ln1319_35"   --->   Operation 1682 'zext' 'zext_ln1319_64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln1319_66 = zext i12 %shl_ln1319_36"   --->   Operation 1683 'zext' 'zext_ln1319_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1684 [1/1] (1.81ns)   --->   "%r_V_512 = sub i15 %zext_ln1319_64, i15 %zext_ln1319_66"   --->   Operation 1684 'sub' 'r_V_512' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1685 [1/1] (0.00ns)   --->   "%lhs_213 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_212, i6 0"   --->   Operation 1685 'bitconcatenate' 'lhs_213' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i15 %r_V_512"   --->   Operation 1686 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1687 [1/1] (2.07ns)   --->   "%ret_V_115 = add i16 %lhs_213, i16 %sext_ln859_1"   --->   Operation 1687 'add' 'ret_V_115' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1688 [1/1] (0.00ns)   --->   "%trunc_ln864_117 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_115, i32 6, i32 15"   --->   Operation 1688 'partselect' 'trunc_ln864_117' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_512, i32 5"   --->   Operation 1689 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln423_127 = zext i1 %tmp_117"   --->   Operation 1690 'zext' 'zext_ln423_127' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1691 [1/1] (1.73ns)   --->   "%lhs_214 = add i10 %zext_ln423_127, i10 %trunc_ln864_117"   --->   Operation 1691 'add' 'lhs_214' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln1319_70 = zext i12 %shl_ln1319_38"   --->   Operation 1692 'zext' 'zext_ln1319_70' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1693 [1/1] (1.81ns)   --->   "%r_V_513 = add i15 %zext_ln1319_67, i15 %zext_ln1319_70"   --->   Operation 1693 'add' 'r_V_513' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1694 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_513, i32 5"   --->   Operation 1694 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln423_142 = zext i1 %tmp_132"   --->   Operation 1695 'zext' 'zext_ln423_142' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1696 [1/1] (1.73ns)   --->   "%lhs_242 = add i10 %zext_ln423_142, i10 %trunc_ln864_131"   --->   Operation 1696 'add' 'lhs_242' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1697 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_137 = add i16 %zext_ln1393_10, i16 %r_V_528"   --->   Operation 1697 'add' 'ret_V_137' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1698 [1/1] (0.00ns)   --->   "%trunc_ln864_138 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_137, i32 6, i32 15"   --->   Operation 1698 'partselect' 'trunc_ln864_138' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1699 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_137, i32 5"   --->   Operation 1699 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln423_150 = zext i1 %tmp_139"   --->   Operation 1700 'zext' 'zext_ln423_150' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1701 [1/1] (1.73ns)   --->   "%lhs_254 = add i10 %zext_ln423_150, i10 %trunc_ln864_138"   --->   Operation 1701 'add' 'lhs_254' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1702 [1/1] (0.00ns)   --->   "%lhs_255 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_254, i6 0"   --->   Operation 1702 'bitconcatenate' 'lhs_255' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln1393_11 = zext i15 %r_V_529"   --->   Operation 1703 'zext' 'zext_ln1393_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1704 [1/1] (2.07ns)   --->   "%ret_V_138 = add i16 %lhs_255, i16 %zext_ln1393_11"   --->   Operation 1704 'add' 'ret_V_138' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln864_139 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_138, i32 6, i32 15"   --->   Operation 1705 'partselect' 'trunc_ln864_139' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1706 [1/1] (0.00ns)   --->   "%shl_ln1319_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_5, i2 0"   --->   Operation 1706 'bitconcatenate' 'shl_ln1319_50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln1319_96 = zext i11 %shl_ln1319_50"   --->   Operation 1707 'zext' 'zext_ln1319_96' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln1319_97 = zext i11 %shl_ln1319_50"   --->   Operation 1708 'zext' 'zext_ln1319_97' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1709 [1/1] (1.63ns)   --->   "%sub_ln1319_53 = sub i12 0, i12 %zext_ln1319_97"   --->   Operation 1709 'sub' 'sub_ln1319_53' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln1319_78 = sext i12 %sub_ln1319_53"   --->   Operation 1710 'sext' 'sext_ln1319_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1711 [1/1] (1.54ns)   --->   "%r_V_541 = sub i13 %sext_ln1319_78, i13 %zext_ln1319_26"   --->   Operation 1711 'sub' 'r_V_541' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1712 [1/1] (0.00ns)   --->   "%lhs_281 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_280, i6 0"   --->   Operation 1712 'bitconcatenate' 'lhs_281' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln1393_107 = sext i13 %r_V_541"   --->   Operation 1713 'sext' 'sext_ln1393_107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1714 [1/1] (2.07ns)   --->   "%ret_V_152 = add i16 %lhs_281, i16 %sext_ln1393_107"   --->   Operation 1714 'add' 'ret_V_152' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln864_153 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_152, i32 6, i32 15"   --->   Operation 1715 'partselect' 'trunc_ln864_153' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1716 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_541, i32 5"   --->   Operation 1716 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln423_165 = zext i1 %tmp_153"   --->   Operation 1717 'zext' 'zext_ln423_165' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1718 [1/1] (1.73ns)   --->   "%lhs_282 = add i10 %zext_ln423_165, i10 %trunc_ln864_153"   --->   Operation 1718 'add' 'lhs_282' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1719 [1/1] (0.00ns)   --->   "%r_V_579 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_5, i4 0"   --->   Operation 1719 'bitconcatenate' 'r_V_579' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln1319_109 = zext i13 %r_V_579"   --->   Operation 1720 'zext' 'zext_ln1319_109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1721 [1/1] (1.67ns)   --->   "%r_V_550 = sub i14 %zext_ln1319_109, i14 %zext_ln1319_96"   --->   Operation 1721 'sub' 'r_V_550' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1722 [1/1] (0.00ns)   --->   "%lhs_303 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_302, i6 0"   --->   Operation 1722 'bitconcatenate' 'lhs_303' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln859_7 = sext i14 %r_V_550"   --->   Operation 1723 'sext' 'sext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1724 [1/1] (2.07ns)   --->   "%ret_V_163 = add i16 %lhs_303, i16 %sext_ln859_7"   --->   Operation 1724 'add' 'ret_V_163' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1725 [1/1] (0.00ns)   --->   "%trunc_ln864_165 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_163, i32 6, i32 15"   --->   Operation 1725 'partselect' 'trunc_ln864_165' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_550, i32 5"   --->   Operation 1726 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln423_178 = zext i1 %tmp_165"   --->   Operation 1727 'zext' 'zext_ln423_178' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1728 [1/1] (1.73ns)   --->   "%lhs_304 = add i10 %zext_ln423_178, i10 %trunc_ln864_165"   --->   Operation 1728 'add' 'lhs_304' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln423_190 = zext i1 %tmp_176"   --->   Operation 1729 'zext' 'zext_ln423_190' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1730 [1/1] (1.73ns)   --->   "%lhs_328 = add i10 %zext_ln423_190, i10 %trunc_ln864_178"   --->   Operation 1730 'add' 'lhs_328' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1731 [1/1] (0.00ns)   --->   "%lhs_329 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_328, i6 0"   --->   Operation 1731 'bitconcatenate' 'lhs_329' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1732 [1/1] (0.00ns)   --->   "%zext_ln1393_22 = zext i14 %r_V_558"   --->   Operation 1732 'zext' 'zext_ln1393_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1733 [1/1] (2.07ns)   --->   "%ret_V_176 = add i16 %lhs_329, i16 %zext_ln1393_22"   --->   Operation 1733 'add' 'ret_V_176' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln864_179 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_176, i32 6, i32 15"   --->   Operation 1734 'partselect' 'trunc_ln864_179' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln423_191 = zext i1 %tmp_177"   --->   Operation 1735 'zext' 'zext_ln423_191' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1736 [1/1] (1.73ns)   --->   "%lhs_330 = add i10 %zext_ln423_191, i10 %trunc_ln864_179"   --->   Operation 1736 'add' 'lhs_330' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1737 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_181 = add i16 %zext_ln1393_23, i16 %r_V_562"   --->   Operation 1737 'add' 'ret_V_181' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln864_185 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_181, i32 6, i32 15"   --->   Operation 1738 'partselect' 'trunc_ln864_185' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_181, i32 5"   --->   Operation 1739 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln423_198 = zext i1 %tmp_182"   --->   Operation 1740 'zext' 'zext_ln423_198' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1741 [1/1] (1.73ns)   --->   "%lhs_340 = add i10 %zext_ln423_198, i10 %trunc_ln864_185"   --->   Operation 1741 'add' 'lhs_340' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1742 [1/1] (0.00ns)   --->   "%lhs_341 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_340, i6 0"   --->   Operation 1742 'bitconcatenate' 'lhs_341' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1743 [1/1] (2.07ns)   --->   "%ret_V_182 = add i16 %lhs_341, i16 %zext_ln1393_24"   --->   Operation 1743 'add' 'ret_V_182' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1744 [1/1] (0.00ns)   --->   "%trunc_ln864_186 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_182, i32 6, i32 15"   --->   Operation 1744 'partselect' 'trunc_ln864_186' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1745 [1/1] (0.00ns)   --->   "%shl_ln1319_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_5, i1 0"   --->   Operation 1745 'bitconcatenate' 'shl_ln1319_59' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln1319_113 = zext i10 %shl_ln1319_59"   --->   Operation 1746 'zext' 'zext_ln1319_113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1747 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_194 = add i16 %lhs_365, i16 %mul_ln1393_3"   --->   Operation 1747 'add' 'ret_V_194' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1748 [1/1] (0.00ns)   --->   "%trunc_ln864_198 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_194, i32 6, i32 15"   --->   Operation 1748 'partselect' 'trunc_ln864_198' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_194, i32 5"   --->   Operation 1749 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln423_209 = zext i1 %tmp_194"   --->   Operation 1750 'zext' 'zext_ln423_209' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1751 [1/1] (1.73ns)   --->   "%lhs_366 = add i10 %zext_ln423_209, i10 %trunc_ln864_198"   --->   Operation 1751 'add' 'lhs_366' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1752 [1/1] (0.00ns)   --->   "%lhs_367 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_366, i6 0"   --->   Operation 1752 'bitconcatenate' 'lhs_367' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1753 [1/1] (0.00ns)   --->   "%zext_ln1393_28 = zext i15 %r_V_570"   --->   Operation 1753 'zext' 'zext_ln1393_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1754 [1/1] (2.07ns)   --->   "%ret_V_195 = add i16 %lhs_367, i16 %zext_ln1393_28"   --->   Operation 1754 'add' 'ret_V_195' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1755 [1/1] (0.00ns)   --->   "%trunc_ln864_199 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_195, i32 6, i32 15"   --->   Operation 1755 'partselect' 'trunc_ln864_199' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1756 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_203 = add i13 %mul_ln1316, i13 2112"   --->   Operation 1756 'add' 'ret_V_203' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln864_207 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %ret_V_203, i32 6, i32 12"   --->   Operation 1757 'partselect' 'trunc_ln864_207' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln869_9 = sext i7 %trunc_ln864_207"   --->   Operation 1758 'sext' 'sext_ln869_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %ret_V_203, i32 5"   --->   Operation 1759 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln423_217 = zext i1 %tmp_201"   --->   Operation 1760 'zext' 'zext_ln423_217' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1761 [1/1] (1.87ns)   --->   "%lhs_382 = add i8 %zext_ln423_217, i8 %sext_ln869_9"   --->   Operation 1761 'add' 'lhs_382' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1762 [1/1] (0.00ns)   --->   "%lhs_383 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lhs_382, i6 0"   --->   Operation 1762 'bitconcatenate' 'lhs_383' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln1393_217 = sext i14 %lhs_383"   --->   Operation 1763 'sext' 'sext_ln1393_217' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1764 [1/1] (1.81ns)   --->   "%ret_V_204 = add i15 %sext_ln1393_217, i15 %zext_ln1319_107"   --->   Operation 1764 'add' 'ret_V_204' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_204, i32 6, i32 14"   --->   Operation 1765 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1766 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_215 = add i15 %r_V_586, i15 2048"   --->   Operation 1766 'add' 'ret_V_215' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1767 [1/1] (0.00ns)   --->   "%trunc_ln864_218 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_215, i32 6, i32 14"   --->   Operation 1767 'partselect' 'trunc_ln864_218' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln864_7 = sext i9 %trunc_ln864_218"   --->   Operation 1768 'sext' 'sext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %ret_V_215, i32 5"   --->   Operation 1769 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln423_230 = zext i1 %tmp_214"   --->   Operation 1770 'zext' 'zext_ln423_230' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1771 [1/1] (1.82ns)   --->   "%lhs_404 = add i10 %zext_ln423_230, i10 %sext_ln864_7"   --->   Operation 1771 'add' 'lhs_404' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1772 [1/1] (0.00ns)   --->   "%lhs_405 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_404, i6 0"   --->   Operation 1772 'bitconcatenate' 'lhs_405' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln1393_131 = sext i15 %r_V_186"   --->   Operation 1773 'sext' 'sext_ln1393_131' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1774 [1/1] (2.07ns)   --->   "%ret_V_216 = add i16 %lhs_405, i16 %sext_ln1393_131"   --->   Operation 1774 'add' 'ret_V_216' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1775 [1/1] (0.00ns)   --->   "%trunc_ln864_219 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_216, i32 6, i32 15"   --->   Operation 1775 'partselect' 'trunc_ln864_219' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1776 [1/1] (0.00ns)   --->   "%shl_ln1319_63 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_3, i1 0"   --->   Operation 1776 'bitconcatenate' 'shl_ln1319_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln1319_122 = zext i10 %shl_ln1319_63"   --->   Operation 1777 'zext' 'zext_ln1319_122' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1778 [1/1] (1.81ns)   --->   "%r_V_587 = sub i15 %zext_ln1319_64, i15 %zext_ln1319_122"   --->   Operation 1778 'sub' 'r_V_587' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_587, i32 5"   --->   Operation 1779 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1780 [1/3] (0.00ns) (grouped into DSP with root node ret_V_227)   --->   "%r_V_594 = mul i15 %zext_ln1319_3, i15 32749"   --->   Operation 1780 'mul' 'r_V_594' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1781 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_227 = add i15 %r_V_594, i15 1088"   --->   Operation 1781 'add' 'ret_V_227' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1782 [1/3] (0.00ns) (grouped into DSP with root node ret_V_239)   --->   "%r_V_606 = mul i15 %zext_ln1319_3, i15 32741"   --->   Operation 1782 'mul' 'r_V_606' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1783 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_239 = add i15 %r_V_606, i15 1920"   --->   Operation 1783 'add' 'ret_V_239' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln423_270 = zext i1 %tmp_250"   --->   Operation 1784 'zext' 'zext_ln423_270' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1785 [1/1] (1.73ns)   --->   "%lhs_482 = add i10 %zext_ln423_270, i10 %trunc_ln864_260"   --->   Operation 1785 'add' 'lhs_482' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1786 [1/1] (1.82ns)   --->   "%r_V_620 = sub i10 0, i10 %zext_ln1319_38"   --->   Operation 1786 'sub' 'r_V_620' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1787 [1/1] (0.00ns)   --->   "%lhs_483 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_482, i6 0"   --->   Operation 1787 'bitconcatenate' 'lhs_483' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln1393_141 = sext i10 %r_V_620"   --->   Operation 1788 'sext' 'sext_ln1393_141' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1789 [1/1] (2.07ns)   --->   "%ret_V_258 = add i16 %lhs_483, i16 %sext_ln1393_141"   --->   Operation 1789 'add' 'ret_V_258' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln864_261 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_258, i32 6, i32 15"   --->   Operation 1790 'partselect' 'trunc_ln864_261' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %r_V_620, i32 5"   --->   Operation 1791 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln423_271 = zext i1 %tmp_251"   --->   Operation 1792 'zext' 'zext_ln423_271' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1793 [1/1] (1.73ns)   --->   "%lhs_484 = add i10 %zext_ln423_271, i10 %trunc_ln864_261"   --->   Operation 1793 'add' 'lhs_484' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1794 [3/3] (1.05ns) (grouped into DSP with root node ret_V_261)   --->   "%r_V_621 = mul i16 %zext_ln1319_48, i16 65487"   --->   Operation 1794 'mul' 'r_V_621' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1795 [1/1] (1.67ns)   --->   "%r_V_627 = sub i14 %zext_ln1319_109, i14 %zext_ln1319_113"   --->   Operation 1795 'sub' 'r_V_627' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1796 [1/1] (0.00ns)   --->   "%lhs_501 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_500, i6 0"   --->   Operation 1796 'bitconcatenate' 'lhs_501' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln859_17 = sext i14 %r_V_627"   --->   Operation 1797 'sext' 'sext_ln859_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1798 [1/1] (2.07ns)   --->   "%ret_V_268 = add i16 %lhs_501, i16 %sext_ln859_17"   --->   Operation 1798 'add' 'ret_V_268' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1799 [1/1] (0.00ns)   --->   "%trunc_ln864_271 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_268, i32 6, i32 15"   --->   Operation 1799 'partselect' 'trunc_ln864_271' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1800 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_627, i32 5"   --->   Operation 1800 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln423_280 = zext i1 %tmp_259"   --->   Operation 1801 'zext' 'zext_ln423_280' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1802 [1/1] (1.73ns)   --->   "%lhs_502 = add i10 %zext_ln423_280, i10 %trunc_ln864_271"   --->   Operation 1802 'add' 'lhs_502' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1803 [3/3] (1.05ns) (grouped into DSP with root node ret_V_270)   --->   "%r_V_629 = mul i16 %zext_ln1319_36, i16 65497"   --->   Operation 1803 'mul' 'r_V_629' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln423_293 = zext i1 %tmp_271"   --->   Operation 1804 'zext' 'zext_ln423_293' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1805 [1/1] (1.73ns)   --->   "%lhs_524 = add i10 %zext_ln423_293, i10 %trunc_ln864_283"   --->   Operation 1805 'add' 'lhs_524' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1806 [1/1] (0.00ns)   --->   "%shl_ln1319_70 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %h1_activ_V_6, i6 0"   --->   Operation 1806 'bitconcatenate' 'shl_ln1319_70' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln1319_131 = zext i15 %shl_ln1319_70"   --->   Operation 1807 'zext' 'zext_ln1319_131' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1808 [1/1] (1.94ns)   --->   "%r_V_639 = sub i16 %zext_ln1319_131, i16 %zext_ln1319_28"   --->   Operation 1808 'sub' 'r_V_639' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1809 [1/1] (0.00ns)   --->   "%lhs_525 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_524, i6 0"   --->   Operation 1809 'bitconcatenate' 'lhs_525' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1810 [1/1] (2.07ns)   --->   "%ret_V_280 = add i16 %lhs_525, i16 %r_V_639"   --->   Operation 1810 'add' 'ret_V_280' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln864_284 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_280, i32 6, i32 15"   --->   Operation 1811 'partselect' 'trunc_ln864_284' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_639, i32 5"   --->   Operation 1812 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln423_294 = zext i1 %tmp_272"   --->   Operation 1813 'zext' 'zext_ln423_294' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1814 [1/1] (1.73ns)   --->   "%lhs_526 = add i10 %zext_ln423_294, i10 %trunc_ln864_284"   --->   Operation 1814 'add' 'lhs_526' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 1815 [1/1] (0.00ns)   --->   "%lhs_191 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_190, i6 0"   --->   Operation 1815 'bitconcatenate' 'lhs_191' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln1393_88 = sext i14 %r_V_504"   --->   Operation 1816 'sext' 'sext_ln1393_88' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1817 [1/1] (2.07ns)   --->   "%ret_V_103 = add i16 %lhs_191, i16 %sext_ln1393_88"   --->   Operation 1817 'add' 'ret_V_103' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1818 [1/1] (0.00ns)   --->   "%trunc_ln864_105 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_103, i32 6, i32 15"   --->   Operation 1818 'partselect' 'trunc_ln864_105' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln423_114 = zext i1 %tmp_105"   --->   Operation 1819 'zext' 'zext_ln423_114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1820 [1/1] (1.73ns)   --->   "%lhs_192 = add i10 %zext_ln423_114, i10 %trunc_ln864_105"   --->   Operation 1820 'add' 'lhs_192' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln1319_22 = zext i9 %h1_activ_V_4"   --->   Operation 1821 'zext' 'zext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1822 [1/1] (0.00ns)   --->   "%shl_ln1319_27 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_4, i2 0"   --->   Operation 1822 'bitconcatenate' 'shl_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln1319_23 = zext i11 %shl_ln1319_27"   --->   Operation 1823 'zext' 'zext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1824 [1/1] (0.00ns)   --->   "%zext_ln1319_24 = zext i11 %shl_ln1319_27"   --->   Operation 1824 'zext' 'zext_ln1319_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1825 [1/1] (1.63ns)   --->   "%r_V_505 = add i12 %zext_ln1319_24, i12 %zext_ln1319_22"   --->   Operation 1825 'add' 'r_V_505' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1826 [1/1] (0.00ns)   --->   "%lhs_193 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_192, i6 0"   --->   Operation 1826 'bitconcatenate' 'lhs_193' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln1393_1 = zext i12 %r_V_505"   --->   Operation 1827 'zext' 'zext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1828 [1/1] (2.07ns)   --->   "%ret_V_104 = add i16 %lhs_193, i16 %zext_ln1393_1"   --->   Operation 1828 'add' 'ret_V_104' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1829 [1/1] (0.00ns)   --->   "%trunc_ln864_106 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_104, i32 6, i32 15"   --->   Operation 1829 'partselect' 'trunc_ln864_106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_505, i32 5"   --->   Operation 1830 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln1319_31 = zext i9 %h1_activ_V_6"   --->   Operation 1831 'zext' 'zext_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1832 [1/1] (0.00ns)   --->   "%shl_ln1319_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_6, i3 0"   --->   Operation 1832 'bitconcatenate' 'shl_ln1319_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln1319_33 = zext i12 %shl_ln1319_28"   --->   Operation 1833 'zext' 'zext_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln1319_44 = zext i9 %h1_activ_V_8"   --->   Operation 1834 'zext' 'zext_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1835 [1/1] (0.00ns)   --->   "%r_V_534 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_8, i3 0"   --->   Operation 1835 'bitconcatenate' 'r_V_534' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln1319_46 = zext i12 %r_V_534"   --->   Operation 1836 'zext' 'zext_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln1319_54 = zext i9 %h1_activ_V_11"   --->   Operation 1837 'zext' 'zext_ln1319_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1838 [1/1] (0.00ns)   --->   "%lhs_215 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_214, i6 0"   --->   Operation 1838 'bitconcatenate' 'lhs_215' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1839 [1/1] (0.00ns)   --->   "%zext_ln1393_5 = zext i15 %r_V_513"   --->   Operation 1839 'zext' 'zext_ln1393_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1840 [1/1] (2.07ns)   --->   "%ret_V_116 = add i16 %lhs_215, i16 %zext_ln1393_5"   --->   Operation 1840 'add' 'ret_V_116' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln864_118 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_116, i32 6, i32 15"   --->   Operation 1841 'partselect' 'trunc_ln864_118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln423_128 = zext i1 %tmp_118"   --->   Operation 1842 'zext' 'zext_ln423_128' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1843 [1/1] (1.73ns)   --->   "%lhs_216 = add i10 %zext_ln423_128, i10 %trunc_ln864_118"   --->   Operation 1843 'add' 'lhs_216' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1844 [1/1] (0.00ns)   --->   "%lhs_217 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_216, i6 0"   --->   Operation 1844 'bitconcatenate' 'lhs_217' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1845 [1/1] (0.00ns)   --->   "%zext_ln1393_6 = zext i13 %r_V_514"   --->   Operation 1845 'zext' 'zext_ln1393_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1846 [1/1] (2.07ns)   --->   "%ret_V_117 = add i16 %lhs_217, i16 %zext_ln1393_6"   --->   Operation 1846 'add' 'ret_V_117' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1847 [1/1] (0.00ns)   --->   "%trunc_ln864_119 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_117, i32 6, i32 15"   --->   Operation 1847 'partselect' 'trunc_ln864_119' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1848 [1/1] (0.00ns)   --->   "%shl_ln1319_39 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_6, i4 0"   --->   Operation 1848 'bitconcatenate' 'shl_ln1319_39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1849 [1/1] (0.00ns)   --->   "%zext_ln1319_71 = zext i13 %shl_ln1319_39"   --->   Operation 1849 'zext' 'zext_ln1319_71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1850 [1/1] (0.00ns)   --->   "%zext_ln1319_73 = zext i11 %shl_ln1319_40"   --->   Operation 1850 'zext' 'zext_ln1319_73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln1319_74 = zext i11 %shl_ln1319_40"   --->   Operation 1851 'zext' 'zext_ln1319_74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1852 [1/1] (1.67ns)   --->   "%r_V_515 = sub i14 %zext_ln1319_71, i14 %zext_ln1319_74"   --->   Operation 1852 'sub' 'r_V_515' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_515, i32 5"   --->   Operation 1853 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1854 [1/1] (0.00ns)   --->   "%shl_ln1319_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_8, i4 0"   --->   Operation 1854 'bitconcatenate' 'shl_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1855 [1/1] (0.00ns)   --->   "%zext_ln1319_81 = zext i13 %shl_ln1319_43"   --->   Operation 1855 'zext' 'zext_ln1319_81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1856 [1/1] (1.67ns)   --->   "%sub_ln1319_41 = sub i14 0, i14 %zext_ln1319_81"   --->   Operation 1856 'sub' 'sub_ln1319_41' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln1319_75 = sext i14 %sub_ln1319_41"   --->   Operation 1857 'sext' 'sext_ln1319_75' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1858 [1/1] (0.00ns)   --->   "%r_V_630 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_8, i2 0"   --->   Operation 1858 'bitconcatenate' 'r_V_630' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1859 [1/1] (0.00ns)   --->   "%zext_ln1319_83 = zext i11 %r_V_630"   --->   Operation 1859 'zext' 'zext_ln1319_83' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln423_151 = zext i1 %tmp_140"   --->   Operation 1860 'zext' 'zext_ln423_151' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1861 [1/1] (1.73ns)   --->   "%lhs_256 = add i10 %zext_ln423_151, i10 %trunc_ln864_139"   --->   Operation 1861 'add' 'lhs_256' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1862 [1/1] (1.54ns)   --->   "%r_V_530 = sub i13 0, i13 %zext_ln1319_65"   --->   Operation 1862 'sub' 'r_V_530' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1863 [1/1] (0.00ns)   --->   "%lhs_257 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_256, i6 0"   --->   Operation 1863 'bitconcatenate' 'lhs_257' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln1393_104 = sext i13 %r_V_530"   --->   Operation 1864 'sext' 'sext_ln1393_104' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1865 [1/1] (2.07ns)   --->   "%ret_V_139 = add i16 %lhs_257, i16 %sext_ln1393_104"   --->   Operation 1865 'add' 'ret_V_139' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1866 [1/1] (0.00ns)   --->   "%trunc_ln864_140 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_139, i32 6, i32 15"   --->   Operation 1866 'partselect' 'trunc_ln864_140' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1867 [1/1] (0.00ns)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_530, i32 5"   --->   Operation 1867 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1868 [1/1] (0.00ns)   --->   "%zext_ln423_152 = zext i1 %tmp_141"   --->   Operation 1868 'zext' 'zext_ln423_152' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1869 [1/1] (1.73ns)   --->   "%lhs_258 = add i10 %zext_ln423_152, i10 %trunc_ln864_140"   --->   Operation 1869 'add' 'lhs_258' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1870 [1/1] (1.81ns)   --->   "%r_V_531 = sub i15 %zext_ln1319_67, i15 %zext_ln1319_23"   --->   Operation 1870 'sub' 'r_V_531' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_531, i32 5"   --->   Operation 1871 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln1319_95 = zext i11 %shl_ln1319_50"   --->   Operation 1872 'zext' 'zext_ln1319_95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1873 [1/1] (1.54ns)   --->   "%r_V_542 = sub i13 %zext_ln1319_31, i13 %zext_ln1319_33"   --->   Operation 1873 'sub' 'r_V_542' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1874 [1/1] (0.00ns)   --->   "%lhs_283 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_282, i6 0"   --->   Operation 1874 'bitconcatenate' 'lhs_283' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln1393_108 = sext i13 %r_V_542"   --->   Operation 1875 'sext' 'sext_ln1393_108' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1876 [1/1] (2.07ns)   --->   "%ret_V_153 = add i16 %lhs_283, i16 %sext_ln1393_108"   --->   Operation 1876 'add' 'ret_V_153' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1877 [1/1] (0.00ns)   --->   "%trunc_ln864_154 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_153, i32 6, i32 15"   --->   Operation 1877 'partselect' 'trunc_ln864_154' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_542, i32 5"   --->   Operation 1878 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln423_166 = zext i1 %tmp_154"   --->   Operation 1879 'zext' 'zext_ln423_166' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1880 [1/1] (1.73ns)   --->   "%lhs_284 = add i10 %zext_ln423_166, i10 %trunc_ln864_154"   --->   Operation 1880 'add' 'lhs_284' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1881 [1/1] (0.00ns)   --->   "%shl_ln1319_53 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_12, i4 0"   --->   Operation 1881 'bitconcatenate' 'shl_ln1319_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln1319_101 = zext i13 %shl_ln1319_53"   --->   Operation 1882 'zext' 'zext_ln1319_101' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1883 [1/1] (0.00ns)   --->   "%shl_ln1319_54 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_12, i2 0"   --->   Operation 1883 'bitconcatenate' 'shl_ln1319_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln1319_103 = zext i11 %shl_ln1319_54"   --->   Operation 1884 'zext' 'zext_ln1319_103' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1885 [1/1] (1.67ns)   --->   "%r_V_135 = sub i14 %zext_ln1319_101, i14 %zext_ln1319_103"   --->   Operation 1885 'sub' 'r_V_135' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_135, i32 5"   --->   Operation 1886 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1887 [1/1] (1.67ns)   --->   "%sub_ln1319_63 = sub i14 0, i14 %zext_ln1319_71"   --->   Operation 1887 'sub' 'sub_ln1319_63' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln1319_80 = sext i14 %sub_ln1319_63"   --->   Operation 1888 'sext' 'sext_ln1319_80' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1889 [1/1] (1.81ns)   --->   "%r_V_551 = sub i15 %sext_ln1319_80, i15 %zext_ln1319_73"   --->   Operation 1889 'sub' 'r_V_551' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1890 [1/1] (0.00ns)   --->   "%lhs_305 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_304, i6 0"   --->   Operation 1890 'bitconcatenate' 'lhs_305' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1891 [1/1] (0.00ns)   --->   "%sext_ln1393_114 = sext i15 %r_V_551"   --->   Operation 1891 'sext' 'sext_ln1393_114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1892 [1/1] (2.07ns)   --->   "%ret_V_164 = add i16 %lhs_305, i16 %sext_ln1393_114"   --->   Operation 1892 'add' 'ret_V_164' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1893 [1/1] (0.00ns)   --->   "%trunc_ln864_166 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_164, i32 6, i32 15"   --->   Operation 1893 'partselect' 'trunc_ln864_166' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_551, i32 5"   --->   Operation 1894 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln423_179 = zext i1 %tmp_166"   --->   Operation 1895 'zext' 'zext_ln423_179' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1896 [1/1] (1.73ns)   --->   "%lhs_306 = add i10 %zext_ln423_179, i10 %trunc_ln864_166"   --->   Operation 1896 'add' 'lhs_306' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1897 [1/1] (1.67ns)   --->   "%r_V_145 = sub i14 %zext_ln1319_83, i14 %zext_ln1319_81"   --->   Operation 1897 'sub' 'r_V_145' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln1393_115 = sext i14 %r_V_145"   --->   Operation 1898 'sext' 'sext_ln1393_115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_145, i32 5"   --->   Operation 1899 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln423_180 = zext i1 %tmp_167"   --->   Operation 1900 'zext' 'zext_ln423_180' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1901 [1/1] (1.81ns)   --->   "%r_V_559 = sub i15 %sext_ln1319_75, i15 %zext_ln1319_42"   --->   Operation 1901 'sub' 'r_V_559' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1902 [1/1] (0.00ns)   --->   "%lhs_331 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_330, i6 0"   --->   Operation 1902 'bitconcatenate' 'lhs_331' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln1393_122 = sext i15 %r_V_559"   --->   Operation 1903 'sext' 'sext_ln1393_122' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1904 [1/1] (2.07ns)   --->   "%ret_V_177 = add i16 %lhs_331, i16 %sext_ln1393_122"   --->   Operation 1904 'add' 'ret_V_177' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1905 [1/1] (0.00ns)   --->   "%trunc_ln864_180 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_177, i32 6, i32 15"   --->   Operation 1905 'partselect' 'trunc_ln864_180' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_559, i32 5"   --->   Operation 1906 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln423_192 = zext i1 %tmp_178"   --->   Operation 1907 'zext' 'zext_ln423_192' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1908 [1/1] (1.73ns)   --->   "%lhs_332 = add i10 %zext_ln423_192, i10 %trunc_ln864_180"   --->   Operation 1908 'add' 'lhs_332' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1909 [1/1] (1.73ns)   --->   "%lhs_342 = add i10 %zext_ln423_199, i10 %trunc_ln864_186"   --->   Operation 1909 'add' 'lhs_342' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1910 [1/1] (0.00ns)   --->   "%lhs_343 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_342, i6 0"   --->   Operation 1910 'bitconcatenate' 'lhs_343' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln1393_126 = sext i15 %r_V_563"   --->   Operation 1911 'sext' 'sext_ln1393_126' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1912 [1/1] (2.07ns)   --->   "%ret_V_183 = add i16 %lhs_343, i16 %sext_ln1393_126"   --->   Operation 1912 'add' 'ret_V_183' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1913 [1/1] (0.00ns)   --->   "%trunc_ln864_187 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_183, i32 6, i32 15"   --->   Operation 1913 'partselect' 'trunc_ln864_187' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln423_200 = zext i1 %tmp_184"   --->   Operation 1914 'zext' 'zext_ln423_200' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1915 [1/1] (1.73ns)   --->   "%lhs_344 = add i10 %zext_ln423_200, i10 %trunc_ln864_187"   --->   Operation 1915 'add' 'lhs_344' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1916 [1/1] (0.00ns)   --->   "%zext_ln423_210 = zext i1 %tmp_195"   --->   Operation 1916 'zext' 'zext_ln423_210' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1917 [1/1] (1.73ns)   --->   "%lhs_368 = add i10 %zext_ln423_210, i10 %trunc_ln864_199"   --->   Operation 1917 'add' 'lhs_368' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1918 [1/1] (1.81ns)   --->   "%r_V_571 = add i15 %zext_ln1319_112, i15 %zext_ln1319_95"   --->   Operation 1918 'add' 'r_V_571' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1919 [1/1] (0.00ns)   --->   "%lhs_369 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_368, i6 0"   --->   Operation 1919 'bitconcatenate' 'lhs_369' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1920 [1/1] (0.00ns)   --->   "%zext_ln1393_29 = zext i15 %r_V_571"   --->   Operation 1920 'zext' 'zext_ln1393_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1921 [1/1] (2.07ns)   --->   "%ret_V_196 = add i16 %lhs_369, i16 %zext_ln1393_29"   --->   Operation 1921 'add' 'ret_V_196' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1922 [1/1] (0.00ns)   --->   "%trunc_ln864_200 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_196, i32 6, i32 15"   --->   Operation 1922 'partselect' 'trunc_ln864_200' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1923 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_571, i32 5"   --->   Operation 1923 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln423_211 = zext i1 %tmp_196"   --->   Operation 1924 'zext' 'zext_ln423_211' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1925 [1/1] (1.73ns)   --->   "%lhs_370 = add i10 %zext_ln423_211, i10 %trunc_ln864_200"   --->   Operation 1925 'add' 'lhs_370' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln864_6 = sext i9 %tmp_202"   --->   Operation 1926 'sext' 'sext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln423_218 = zext i1 %tmp_203"   --->   Operation 1927 'zext' 'zext_ln423_218' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1928 [1/1] (1.82ns)   --->   "%lhs_384 = add i10 %zext_ln423_218, i10 %sext_ln864_6"   --->   Operation 1928 'add' 'lhs_384' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1929 [1/1] (1.67ns)   --->   "%r_V_576 = add i14 %zext_ln1316_1, i14 %zext_ln1319_8"   --->   Operation 1929 'add' 'r_V_576' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1930 [1/1] (0.00ns)   --->   "%lhs_385 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_384, i6 0"   --->   Operation 1930 'bitconcatenate' 'lhs_385' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln1393_32 = zext i14 %r_V_576"   --->   Operation 1931 'zext' 'zext_ln1393_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1932 [1/1] (2.07ns)   --->   "%ret_V_205 = add i16 %lhs_385, i16 %zext_ln1393_32"   --->   Operation 1932 'add' 'ret_V_205' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1933 [1/1] (0.00ns)   --->   "%trunc_ln864_208 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_205, i32 6, i32 15"   --->   Operation 1933 'partselect' 'trunc_ln864_208' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_576, i32 5"   --->   Operation 1934 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln423_219 = zext i1 %tmp_204"   --->   Operation 1935 'zext' 'zext_ln423_219' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1936 [1/1] (1.73ns)   --->   "%lhs_386 = add i10 %zext_ln423_219, i10 %trunc_ln864_208"   --->   Operation 1936 'add' 'lhs_386' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln423_231 = zext i1 %tmp_215"   --->   Operation 1937 'zext' 'zext_ln423_231' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1938 [1/1] (1.73ns)   --->   "%lhs_406 = add i10 %zext_ln423_231, i10 %trunc_ln864_219"   --->   Operation 1938 'add' 'lhs_406' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1939 [1/1] (0.00ns)   --->   "%shl_ln1319_61 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_2, i3 0"   --->   Operation 1939 'bitconcatenate' 'shl_ln1319_61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln1319_120 = zext i12 %shl_ln1319_61"   --->   Operation 1940 'zext' 'zext_ln1319_120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1941 [1/1] (0.00ns)   --->   "%shl_ln1319_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_2, i1 0"   --->   Operation 1941 'bitconcatenate' 'shl_ln1319_62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1942 [1/1] (0.00ns)   --->   "%zext_ln1319_121 = zext i10 %shl_ln1319_62"   --->   Operation 1942 'zext' 'zext_ln1319_121' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1943 [1/1] (1.54ns)   --->   "%r_V_187 = sub i13 %zext_ln1319_121, i13 %zext_ln1319_120"   --->   Operation 1943 'sub' 'r_V_187' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1944 [1/1] (0.00ns)   --->   "%lhs_407 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_406, i6 0"   --->   Operation 1944 'bitconcatenate' 'lhs_407' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln1393_132 = sext i13 %r_V_187"   --->   Operation 1945 'sext' 'sext_ln1393_132' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1946 [1/1] (2.07ns)   --->   "%ret_V_217 = add i16 %lhs_407, i16 %sext_ln1393_132"   --->   Operation 1946 'add' 'ret_V_217' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1947 [1/1] (0.00ns)   --->   "%trunc_ln864_220 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_217, i32 6, i32 15"   --->   Operation 1947 'partselect' 'trunc_ln864_220' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1948 [1/1] (0.00ns)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_187, i32 5"   --->   Operation 1948 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln423_232 = zext i1 %tmp_216"   --->   Operation 1949 'zext' 'zext_ln423_232' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1950 [1/1] (1.73ns)   --->   "%lhs_408 = add i10 %zext_ln423_232, i10 %trunc_ln864_220"   --->   Operation 1950 'add' 'lhs_408' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1951 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_227 = add i15 %r_V_594, i15 1088"   --->   Operation 1951 'add' 'ret_V_227' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1952 [1/1] (0.00ns)   --->   "%trunc_ln864_230 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_227, i32 6, i32 14"   --->   Operation 1952 'partselect' 'trunc_ln864_230' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln864_8 = sext i9 %trunc_ln864_230"   --->   Operation 1953 'sext' 'sext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %ret_V_227, i32 5"   --->   Operation 1954 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1955 [1/1] (0.00ns)   --->   "%zext_ln423_241 = zext i1 %tmp_224"   --->   Operation 1955 'zext' 'zext_ln423_241' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1956 [1/1] (1.82ns)   --->   "%lhs_426 = add i10 %zext_ln423_241, i10 %sext_ln864_8"   --->   Operation 1956 'add' 'lhs_426' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1957 [1/1] (0.00ns)   --->   "%lhs_427 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_426, i6 0"   --->   Operation 1957 'bitconcatenate' 'lhs_427' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln1393_43 = zext i12 %r_V_595"   --->   Operation 1958 'zext' 'zext_ln1393_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1959 [1/1] (2.07ns)   --->   "%ret_V_228 = add i16 %lhs_427, i16 %zext_ln1393_43"   --->   Operation 1959 'add' 'ret_V_228' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln864_231 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_228, i32 6, i32 15"   --->   Operation 1960 'partselect' 'trunc_ln864_231' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1961 [1/1] (1.67ns)   --->   "%r_V_596 = sub i14 %zext_ln1319_8, i14 %zext_ln1316_1"   --->   Operation 1961 'sub' 'r_V_596' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1962 [1/1] (0.00ns)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_596, i32 5"   --->   Operation 1962 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1963 [3/3] (1.05ns) (grouped into DSP with root node ret_V_230)   --->   "%r_V_597 = mul i16 %zext_ln1319_12, i16 73"   --->   Operation 1963 'mul' 'r_V_597' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln1319_125 = zext i10 %shl_ln1319_64"   --->   Operation 1964 'zext' 'zext_ln1319_125' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1965 [1/1] (1.81ns)   --->   "%r_V_598 = add i15 %zext_ln1319_67, i15 %zext_ln1319_125"   --->   Operation 1965 'add' 'r_V_598' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_598, i32 5"   --->   Operation 1966 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1967 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_239 = add i15 %r_V_606, i15 1920"   --->   Operation 1967 'add' 'ret_V_239' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1968 [1/1] (0.00ns)   --->   "%trunc_ln864_242 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_239, i32 6, i32 14"   --->   Operation 1968 'partselect' 'trunc_ln864_242' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln864_9 = sext i9 %trunc_ln864_242"   --->   Operation 1969 'sext' 'sext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %ret_V_239, i32 5"   --->   Operation 1970 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln423_254 = zext i1 %tmp_235"   --->   Operation 1971 'zext' 'zext_ln423_254' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1972 [1/1] (1.82ns)   --->   "%lhs_448 = add i10 %zext_ln423_254, i10 %sext_ln864_9"   --->   Operation 1972 'add' 'lhs_448' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1973 [1/1] (0.00ns)   --->   "%lhs_449 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_448, i6 0"   --->   Operation 1973 'bitconcatenate' 'lhs_449' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1974 [1/1] (2.07ns)   --->   "%ret_V_240 = add i16 %lhs_449, i16 %sext_ln1393_131"   --->   Operation 1974 'add' 'ret_V_240' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1975 [1/1] (0.00ns)   --->   "%trunc_ln864_243 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_240, i32 6, i32 15"   --->   Operation 1975 'partselect' 'trunc_ln864_243' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1976 [1/1] (1.54ns)   --->   "%sub_ln1319_88 = sub i13 0, i13 %zext_ln1319_46"   --->   Operation 1976 'sub' 'sub_ln1319_88' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln1319_85 = sext i13 %sub_ln1319_88"   --->   Operation 1977 'sext' 'sext_ln1319_85' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1978 [1/1] (1.67ns)   --->   "%r_V_211 = sub i14 %sext_ln1319_85, i14 %zext_ln1319_44"   --->   Operation 1978 'sub' 'r_V_211' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln1393_135 = sext i14 %r_V_211"   --->   Operation 1979 'sext' 'sext_ln1393_135' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1980 [1/1] (0.00ns)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_211, i32 5"   --->   Operation 1980 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1981 [1/1] (0.00ns)   --->   "%lhs_485 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_484, i6 0"   --->   Operation 1981 'bitconcatenate' 'lhs_485' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1982 [1/1] (2.07ns)   --->   "%ret_V_259 = add i16 %lhs_485, i16 %sext_ln1393_115"   --->   Operation 1982 'add' 'ret_V_259' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1983 [1/1] (0.00ns)   --->   "%trunc_ln864_262 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_259, i32 6, i32 15"   --->   Operation 1983 'partselect' 'trunc_ln864_262' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1984 [1/1] (1.73ns)   --->   "%lhs_486 = add i10 %zext_ln423_180, i10 %trunc_ln864_262"   --->   Operation 1984 'add' 'lhs_486' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1985 [2/3] (1.05ns) (grouped into DSP with root node ret_V_261)   --->   "%r_V_621 = mul i16 %zext_ln1319_48, i16 65487"   --->   Operation 1985 'mul' 'r_V_621' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1986 [1/1] (0.00ns)   --->   "%lhs_503 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_502, i6 0"   --->   Operation 1986 'bitconcatenate' 'lhs_503' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln1393_145 = sext i15 %r_V_628"   --->   Operation 1987 'sext' 'sext_ln1393_145' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1988 [1/1] (2.07ns)   --->   "%ret_V_269 = add i16 %lhs_503, i16 %sext_ln1393_145"   --->   Operation 1988 'add' 'ret_V_269' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1989 [1/1] (0.00ns)   --->   "%trunc_ln864_272 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_269, i32 6, i32 15"   --->   Operation 1989 'partselect' 'trunc_ln864_272' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln423_281 = zext i1 %tmp_260"   --->   Operation 1990 'zext' 'zext_ln423_281' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1991 [1/1] (1.73ns)   --->   "%lhs_504 = add i10 %zext_ln423_281, i10 %trunc_ln864_272"   --->   Operation 1991 'add' 'lhs_504' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1992 [2/3] (1.05ns) (grouped into DSP with root node ret_V_270)   --->   "%r_V_629 = mul i16 %zext_ln1319_36, i16 65497"   --->   Operation 1992 'mul' 'r_V_629' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1993 [1/1] (0.00ns)   --->   "%lhs_527 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_526, i6 0"   --->   Operation 1993 'bitconcatenate' 'lhs_527' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1994 [1/1] (0.00ns)   --->   "%zext_ln1393_63 = zext i15 %r_V_640"   --->   Operation 1994 'zext' 'zext_ln1393_63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1995 [1/1] (2.07ns)   --->   "%ret_V_281 = add i16 %lhs_527, i16 %zext_ln1393_63"   --->   Operation 1995 'add' 'ret_V_281' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1996 [1/1] (0.00ns)   --->   "%trunc_ln864_285 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_281, i32 6, i32 15"   --->   Operation 1996 'partselect' 'trunc_ln864_285' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln423_295 = zext i1 %tmp_273"   --->   Operation 1997 'zext' 'zext_ln423_295' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1998 [1/1] (1.73ns)   --->   "%lhs_528 = add i10 %zext_ln423_295, i10 %trunc_ln864_285"   --->   Operation 1998 'add' 'lhs_528' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1999 [1/1] (0.00ns)   --->   "%lhs_529 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_528, i6 0"   --->   Operation 1999 'bitconcatenate' 'lhs_529' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2000 [1/1] (2.07ns)   --->   "%ret_V_282 = add i16 %lhs_529, i16 %sext_ln1393_135"   --->   Operation 2000 'add' 'ret_V_282' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2001 [1/1] (0.00ns)   --->   "%trunc_ln864_286 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_282, i32 6, i32 15"   --->   Operation 2001 'partselect' 'trunc_ln864_286' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 2002 [3/3] (1.05ns) (grouped into DSP with root node ret_V_285)   --->   "%r_V_641 = mul i16 %zext_ln1319_54, i16 65501"   --->   Operation 2002 'mul' 'r_V_641' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln423_115 = zext i1 %tmp_106"   --->   Operation 2003 'zext' 'zext_ln423_115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2004 [1/1] (1.73ns)   --->   "%lhs_194 = add i10 %zext_ln423_115, i10 %trunc_ln864_106"   --->   Operation 2004 'add' 'lhs_194' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2005 [1/1] (0.00ns)   --->   "%zext_ln1319_27 = zext i12 %tmp_18"   --->   Operation 2005 'zext' 'zext_ln1319_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2006 [1/1] (1.54ns)   --->   "%r_V_91 = sub i13 %zext_ln1319_26, i13 %zext_ln1319_27"   --->   Operation 2006 'sub' 'r_V_91' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2007 [1/1] (0.00ns)   --->   "%lhs_195 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_194, i6 0"   --->   Operation 2007 'bitconcatenate' 'lhs_195' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln1393_89 = sext i13 %r_V_91"   --->   Operation 2008 'sext' 'sext_ln1393_89' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2009 [1/1] (2.07ns)   --->   "%ret_V_105 = add i16 %lhs_195, i16 %sext_ln1393_89"   --->   Operation 2009 'add' 'ret_V_105' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2010 [1/1] (0.00ns)   --->   "%trunc_ln864_107 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_105, i32 6, i32 15"   --->   Operation 2010 'partselect' 'trunc_ln864_107' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_91, i32 5"   --->   Operation 2011 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln423_116 = zext i1 %tmp_107"   --->   Operation 2012 'zext' 'zext_ln423_116' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2013 [1/1] (1.73ns)   --->   "%lhs_196 = add i10 %zext_ln423_116, i10 %trunc_ln864_107"   --->   Operation 2013 'add' 'lhs_196' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2014 [1/1] (0.00ns)   --->   "%shl_ln1319_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_6, i1 0"   --->   Operation 2014 'bitconcatenate' 'shl_ln1319_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2015 [1/1] (0.00ns)   --->   "%zext_ln1319_34 = zext i10 %shl_ln1319_29"   --->   Operation 2015 'zext' 'zext_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln1319_35 = zext i10 %shl_ln1319_29"   --->   Operation 2016 'zext' 'zext_ln1319_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2017 [1/1] (1.54ns)   --->   "%r_V_506 = sub i13 %zext_ln1319_33, i13 %zext_ln1319_35"   --->   Operation 2017 'sub' 'r_V_506' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_506, i32 5"   --->   Operation 2018 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2019 [1/1] (0.00ns)   --->   "%shl_ln1319_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_7, i4 0"   --->   Operation 2019 'bitconcatenate' 'shl_ln1319_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln1319_40 = zext i13 %shl_ln1319_30"   --->   Operation 2020 'zext' 'zext_ln1319_40' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2021 [1/1] (0.00ns)   --->   "%r_V_581 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_7, i2 0"   --->   Operation 2021 'bitconcatenate' 'r_V_581' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln1319_41 = zext i11 %r_V_581"   --->   Operation 2022 'zext' 'zext_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln423_129 = zext i1 %tmp_119"   --->   Operation 2023 'zext' 'zext_ln423_129' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2024 [1/1] (1.73ns)   --->   "%lhs_218 = add i10 %zext_ln423_129, i10 %trunc_ln864_119"   --->   Operation 2024 'add' 'lhs_218' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2025 [1/1] (0.00ns)   --->   "%lhs_219 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_218, i6 0"   --->   Operation 2025 'bitconcatenate' 'lhs_219' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i14 %r_V_515"   --->   Operation 2026 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2027 [1/1] (2.07ns)   --->   "%ret_V_118 = add i16 %lhs_219, i16 %sext_ln859_2"   --->   Operation 2027 'add' 'ret_V_118' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2028 [1/1] (0.00ns)   --->   "%trunc_ln864_120 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_118, i32 6, i32 15"   --->   Operation 2028 'partselect' 'trunc_ln864_120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln423_130 = zext i1 %tmp_120"   --->   Operation 2029 'zext' 'zext_ln423_130' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2030 [1/1] (1.73ns)   --->   "%lhs_220 = add i10 %zext_ln423_130, i10 %trunc_ln864_120"   --->   Operation 2030 'add' 'lhs_220' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2031 [1/1] (1.67ns)   --->   "%r_V_113 = sub i14 %zext_ln1319_40, i14 %zext_ln1319_41"   --->   Operation 2031 'sub' 'r_V_113' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2032 [1/1] (0.00ns)   --->   "%lhs_243 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_242, i6 0"   --->   Operation 2032 'bitconcatenate' 'lhs_243' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln1393_99 = sext i14 %r_V_113"   --->   Operation 2033 'sext' 'sext_ln1393_99' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2034 [1/1] (2.07ns)   --->   "%ret_V_131 = add i16 %lhs_243, i16 %sext_ln1393_99"   --->   Operation 2034 'add' 'ret_V_131' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln864_132 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_131, i32 6, i32 15"   --->   Operation 2035 'partselect' 'trunc_ln864_132' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2036 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_113, i32 5"   --->   Operation 2036 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln423_143 = zext i1 %tmp_133"   --->   Operation 2037 'zext' 'zext_ln423_143' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2038 [1/1] (1.73ns)   --->   "%lhs_244 = add i10 %zext_ln423_143, i10 %trunc_ln864_132"   --->   Operation 2038 'add' 'lhs_244' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2039 [1/1] (0.00ns)   --->   "%zext_ln1319_84 = zext i11 %r_V_630"   --->   Operation 2039 'zext' 'zext_ln1319_84' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2040 [1/1] (1.81ns)   --->   "%r_V_523 = sub i15 %sext_ln1319_75, i15 %zext_ln1319_84"   --->   Operation 2040 'sub' 'r_V_523' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_523, i32 5"   --->   Operation 2041 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2042 [1/1] (0.00ns)   --->   "%shl_ln1319_45 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_12, i1 0"   --->   Operation 2042 'bitconcatenate' 'shl_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln1319_86 = zext i10 %shl_ln1319_45"   --->   Operation 2043 'zext' 'zext_ln1319_86' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln1319_87 = zext i10 %shl_ln1319_45"   --->   Operation 2044 'zext' 'zext_ln1319_87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2045 [1/1] (0.00ns)   --->   "%shl_ln1319_46 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_10, i2 0"   --->   Operation 2045 'bitconcatenate' 'shl_ln1319_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2046 [1/1] (0.00ns)   --->   "%zext_ln1319_88 = zext i11 %shl_ln1319_46"   --->   Operation 2046 'zext' 'zext_ln1319_88' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2047 [1/1] (0.00ns)   --->   "%lhs_259 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_258, i6 0"   --->   Operation 2047 'bitconcatenate' 'lhs_259' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln859_3 = sext i15 %r_V_531"   --->   Operation 2048 'sext' 'sext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2049 [1/1] (2.07ns)   --->   "%ret_V_140 = add i16 %lhs_259, i16 %sext_ln859_3"   --->   Operation 2049 'add' 'ret_V_140' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2050 [1/1] (0.00ns)   --->   "%trunc_ln864_141 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_140, i32 6, i32 15"   --->   Operation 2050 'partselect' 'trunc_ln864_141' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln423_153 = zext i1 %tmp_142"   --->   Operation 2051 'zext' 'zext_ln423_153' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2052 [1/1] (1.73ns)   --->   "%lhs_260 = add i10 %zext_ln423_153, i10 %trunc_ln864_141"   --->   Operation 2052 'add' 'lhs_260' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2053 [1/1] (0.00ns)   --->   "%lhs_261 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_260, i6 0"   --->   Operation 2053 'bitconcatenate' 'lhs_261' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2054 [1/1] (2.07ns)   --->   "%ret_V_141 = add i16 %lhs_261, i16 %sext_ln1393_89"   --->   Operation 2054 'add' 'ret_V_141' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2055 [1/1] (0.00ns)   --->   "%trunc_ln864_142 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_141, i32 6, i32 15"   --->   Operation 2055 'partselect' 'trunc_ln864_142' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2056 [1/1] (0.00ns)   --->   "%shl_ln1319_47 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_6, i5 0"   --->   Operation 2056 'bitconcatenate' 'shl_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln1319_89 = zext i14 %shl_ln1319_47"   --->   Operation 2057 'zext' 'zext_ln1319_89' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2058 [1/1] (1.81ns)   --->   "%r_V_532 = sub i15 %zext_ln1319_89, i15 %zext_ln1319_73"   --->   Operation 2058 'sub' 'r_V_532' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_532, i32 5"   --->   Operation 2059 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2060 [1/1] (0.00ns)   --->   "%shl_ln1319_48 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_7, i3 0"   --->   Operation 2060 'bitconcatenate' 'shl_ln1319_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2061 [1/1] (0.00ns)   --->   "%zext_ln1319_90 = zext i12 %shl_ln1319_48"   --->   Operation 2061 'zext' 'zext_ln1319_90' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2062 [1/1] (0.00ns)   --->   "%shl_ln1319_49 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_12, i3 0"   --->   Operation 2062 'bitconcatenate' 'shl_ln1319_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln1319_92 = zext i12 %shl_ln1319_49"   --->   Operation 2063 'zext' 'zext_ln1319_92' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2064 [1/1] (1.54ns)   --->   "%r_V_535 = add i13 %zext_ln1319_92, i13 %zext_ln1319_86"   --->   Operation 2064 'add' 'r_V_535' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_535, i32 5"   --->   Operation 2065 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2066 [1/1] (0.00ns)   --->   "%shl_ln1319_51 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_7, i5 0"   --->   Operation 2066 'bitconcatenate' 'shl_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln1319_98 = zext i14 %shl_ln1319_51"   --->   Operation 2067 'zext' 'zext_ln1319_98' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2068 [1/1] (0.00ns)   --->   "%shl_ln1319_52 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_7, i1 0"   --->   Operation 2068 'bitconcatenate' 'shl_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln1319_99 = zext i10 %shl_ln1319_52"   --->   Operation 2069 'zext' 'zext_ln1319_99' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2070 [1/1] (1.81ns)   --->   "%r_V_543 = sub i15 %zext_ln1319_99, i15 %zext_ln1319_98"   --->   Operation 2070 'sub' 'r_V_543' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2071 [1/1] (0.00ns)   --->   "%lhs_285 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_284, i6 0"   --->   Operation 2071 'bitconcatenate' 'lhs_285' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln1393_109 = sext i15 %r_V_543"   --->   Operation 2072 'sext' 'sext_ln1393_109' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2073 [1/1] (2.07ns)   --->   "%ret_V_154 = add i16 %lhs_285, i16 %sext_ln1393_109"   --->   Operation 2073 'add' 'ret_V_154' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2074 [1/1] (0.00ns)   --->   "%trunc_ln864_155 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_154, i32 6, i32 15"   --->   Operation 2074 'partselect' 'trunc_ln864_155' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2075 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_543, i32 5"   --->   Operation 2075 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln423_167 = zext i1 %tmp_155"   --->   Operation 2076 'zext' 'zext_ln423_167' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2077 [1/1] (1.73ns)   --->   "%lhs_286 = add i10 %zext_ln423_167, i10 %trunc_ln864_155"   --->   Operation 2077 'add' 'lhs_286' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln1393_110 = sext i14 %r_V_135"   --->   Operation 2078 'sext' 'sext_ln1393_110' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln423_169 = zext i1 %tmp_157"   --->   Operation 2079 'zext' 'zext_ln423_169' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2080 [1/1] (0.00ns)   --->   "%lhs_307 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_306, i6 0"   --->   Operation 2080 'bitconcatenate' 'lhs_307' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2081 [1/1] (2.07ns)   --->   "%ret_V_165 = add i16 %lhs_307, i16 %sext_ln1393_99"   --->   Operation 2081 'add' 'ret_V_165' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2082 [1/1] (0.00ns)   --->   "%trunc_ln864_167 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_165, i32 6, i32 15"   --->   Operation 2082 'partselect' 'trunc_ln864_167' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2083 [1/1] (1.73ns)   --->   "%lhs_308 = add i10 %zext_ln423_143, i10 %trunc_ln864_167"   --->   Operation 2083 'add' 'lhs_308' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2084 [1/1] (1.54ns)   --->   "%r_V_146 = sub i13 %zext_ln1319_86, i13 %zext_ln1319_92"   --->   Operation 2084 'sub' 'r_V_146' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln1393_116 = sext i13 %r_V_146"   --->   Operation 2085 'sext' 'sext_ln1393_116' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2086 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_146, i32 5"   --->   Operation 2086 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2087 [1/1] (0.00ns)   --->   "%zext_ln423_181 = zext i1 %tmp_168"   --->   Operation 2087 'zext' 'zext_ln423_181' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2088 [1/1] (1.67ns)   --->   "%sub_ln1319_73 = sub i14 0, i14 %zext_ln1319_101"   --->   Operation 2088 'sub' 'sub_ln1319_73' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln1319_82 = sext i14 %sub_ln1319_73"   --->   Operation 2089 'sext' 'sext_ln1319_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2090 [1/1] (1.81ns)   --->   "%r_V_560 = sub i15 %sext_ln1319_82, i15 %zext_ln1319_87"   --->   Operation 2090 'sub' 'r_V_560' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2091 [1/1] (0.00ns)   --->   "%lhs_333 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_332, i6 0"   --->   Operation 2091 'bitconcatenate' 'lhs_333' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln1393_123 = sext i15 %r_V_560"   --->   Operation 2092 'sext' 'sext_ln1393_123' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2093 [1/1] (2.07ns)   --->   "%ret_V_178 = add i16 %lhs_333, i16 %sext_ln1393_123"   --->   Operation 2093 'add' 'ret_V_178' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2094 [1/1] (0.00ns)   --->   "%trunc_ln864_181 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_178, i32 6, i32 15"   --->   Operation 2094 'partselect' 'trunc_ln864_181' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2095 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_560, i32 5"   --->   Operation 2095 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2096 [1/1] (0.00ns)   --->   "%zext_ln423_193 = zext i1 %tmp_179"   --->   Operation 2096 'zext' 'zext_ln423_193' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2097 [1/1] (1.73ns)   --->   "%lhs_334 = add i10 %zext_ln423_193, i10 %trunc_ln864_181"   --->   Operation 2097 'add' 'lhs_334' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2098 [1/1] (0.00ns)   --->   "%lhs_345 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_344, i6 0"   --->   Operation 2098 'bitconcatenate' 'lhs_345' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln1393_127 = sext i15 %r_V_564"   --->   Operation 2099 'sext' 'sext_ln1393_127' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2100 [1/1] (2.07ns)   --->   "%ret_V_184 = add i16 %lhs_345, i16 %sext_ln1393_127"   --->   Operation 2100 'add' 'ret_V_184' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2101 [1/1] (0.00ns)   --->   "%trunc_ln864_188 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_184, i32 6, i32 15"   --->   Operation 2101 'partselect' 'trunc_ln864_188' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln423_201 = zext i1 %tmp_185"   --->   Operation 2102 'zext' 'zext_ln423_201' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2103 [1/1] (1.73ns)   --->   "%lhs_346 = add i10 %zext_ln423_201, i10 %trunc_ln864_188"   --->   Operation 2103 'add' 'lhs_346' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2104 [1/1] (1.81ns)   --->   "%sub_ln1319_76 = sub i15 0, i15 %zext_ln1319_112"   --->   Operation 2104 'sub' 'sub_ln1319_76' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln1319_83 = sext i15 %sub_ln1319_76"   --->   Operation 2105 'sext' 'sext_ln1319_83' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln1319_114 = zext i10 %shl_ln1319_59"   --->   Operation 2106 'zext' 'zext_ln1319_114' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln1319_115 = zext i10 %shl_ln1319_59"   --->   Operation 2107 'zext' 'zext_ln1319_115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2108 [1/1] (1.94ns)   --->   "%r_V_565 = sub i16 %sext_ln1319_83, i16 %zext_ln1319_115"   --->   Operation 2108 'sub' 'r_V_565' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2109 [1/1] (0.00ns)   --->   "%lhs_347 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_346, i6 0"   --->   Operation 2109 'bitconcatenate' 'lhs_347' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2110 [1/1] (2.07ns)   --->   "%ret_V_185 = add i16 %lhs_347, i16 %r_V_565"   --->   Operation 2110 'add' 'ret_V_185' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2111 [1/1] (0.00ns)   --->   "%trunc_ln864_189 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_185, i32 6, i32 15"   --->   Operation 2111 'partselect' 'trunc_ln864_189' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2112 [1/1] (0.00ns)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_565, i32 5"   --->   Operation 2112 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln1393_25 = zext i15 %r_V_165"   --->   Operation 2113 'zext' 'zext_ln1393_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln423_203 = zext i1 %tmp_187"   --->   Operation 2114 'zext' 'zext_ln423_203' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2115 [1/1] (0.00ns)   --->   "%lhs_371 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_370, i6 0"   --->   Operation 2115 'bitconcatenate' 'lhs_371' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2116 [1/1] (2.07ns)   --->   "%ret_V_197 = add i16 %lhs_371, i16 %zext_ln1393_25"   --->   Operation 2116 'add' 'ret_V_197' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2117 [1/1] (0.00ns)   --->   "%trunc_ln864_201 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_197, i32 6, i32 15"   --->   Operation 2117 'partselect' 'trunc_ln864_201' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2118 [1/1] (1.73ns)   --->   "%lhs_372 = add i10 %zext_ln423_203, i10 %trunc_ln864_201"   --->   Operation 2118 'add' 'lhs_372' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2119 [1/1] (1.81ns)   --->   "%r_V_572 = sub i15 %zext_ln1319_90, i15 %zext_ln1319_98"   --->   Operation 2119 'sub' 'r_V_572' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2120 [1/1] (0.00ns)   --->   "%lhs_373 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_372, i6 0"   --->   Operation 2120 'bitconcatenate' 'lhs_373' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln1393_128 = sext i15 %r_V_572"   --->   Operation 2121 'sext' 'sext_ln1393_128' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2122 [1/1] (2.07ns)   --->   "%ret_V_198 = add i16 %lhs_373, i16 %sext_ln1393_128"   --->   Operation 2122 'add' 'ret_V_198' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2123 [1/1] (0.00ns)   --->   "%trunc_ln864_202 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_198, i32 6, i32 15"   --->   Operation 2123 'partselect' 'trunc_ln864_202' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2124 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_572, i32 5"   --->   Operation 2124 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2125 [1/1] (1.54ns)   --->   "%r_V_573 = add i13 %zext_ln1319_92, i13 %zext_ln1319_75"   --->   Operation 2125 'add' 'r_V_573' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_573, i32 5"   --->   Operation 2126 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2127 [1/1] (0.00ns)   --->   "%r_V_604 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_10, i5 0"   --->   Operation 2127 'bitconcatenate' 'r_V_604' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln1319_117 = zext i14 %r_V_604"   --->   Operation 2128 'zext' 'zext_ln1319_117' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2129 [1/1] (1.81ns)   --->   "%r_V_174 = add i15 %zext_ln1319_117, i15 %zext_ln1319_88"   --->   Operation 2129 'add' 'r_V_174' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2130 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_174, i32 5"   --->   Operation 2130 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2131 [1/1] (0.00ns)   --->   "%lhs_387 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_386, i6 0"   --->   Operation 2131 'bitconcatenate' 'lhs_387' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln1393_33 = zext i15 %r_V_577"   --->   Operation 2132 'zext' 'zext_ln1393_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2133 [1/1] (2.07ns)   --->   "%ret_V_206 = add i16 %lhs_387, i16 %zext_ln1393_33"   --->   Operation 2133 'add' 'ret_V_206' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2134 [1/1] (0.00ns)   --->   "%trunc_ln864_209 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_206, i32 6, i32 15"   --->   Operation 2134 'partselect' 'trunc_ln864_209' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln423_220 = zext i1 %tmp_205"   --->   Operation 2135 'zext' 'zext_ln423_220' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2136 [1/1] (1.73ns)   --->   "%lhs_388 = add i10 %zext_ln423_220, i10 %trunc_ln864_209"   --->   Operation 2136 'add' 'lhs_388' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2137 [1/1] (0.00ns)   --->   "%lhs_389 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_388, i6 0"   --->   Operation 2137 'bitconcatenate' 'lhs_389' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln1393_34 = zext i14 %r_V_578"   --->   Operation 2138 'zext' 'zext_ln1393_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2139 [1/1] (2.07ns)   --->   "%ret_V_207 = add i16 %lhs_389, i16 %zext_ln1393_34"   --->   Operation 2139 'add' 'ret_V_207' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln864_210 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_207, i32 6, i32 15"   --->   Operation 2140 'partselect' 'trunc_ln864_210' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2141 [1/1] (1.81ns)   --->   "%r_V_580 = sub i15 %zext_ln1319_89, i15 %zext_ln1319_34"   --->   Operation 2141 'sub' 'r_V_580' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2142 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_580, i32 5"   --->   Operation 2142 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2143 [1/1] (0.00ns)   --->   "%lhs_409 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_408, i6 0"   --->   Operation 2143 'bitconcatenate' 'lhs_409' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln859_13 = sext i15 %r_V_587"   --->   Operation 2144 'sext' 'sext_ln859_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2145 [1/1] (2.07ns)   --->   "%ret_V_218 = add i16 %lhs_409, i16 %sext_ln859_13"   --->   Operation 2145 'add' 'ret_V_218' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2146 [1/1] (0.00ns)   --->   "%trunc_ln864_221 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_218, i32 6, i32 15"   --->   Operation 2146 'partselect' 'trunc_ln864_221' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln423_233 = zext i1 %tmp_217"   --->   Operation 2147 'zext' 'zext_ln423_233' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2148 [1/1] (1.73ns)   --->   "%lhs_410 = add i10 %zext_ln423_233, i10 %trunc_ln864_221"   --->   Operation 2148 'add' 'lhs_410' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2149 [1/1] (0.00ns)   --->   "%lhs_411 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_410, i6 0"   --->   Operation 2149 'bitconcatenate' 'lhs_411' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln1393_38 = zext i14 %r_V_588"   --->   Operation 2150 'zext' 'zext_ln1393_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2151 [1/1] (2.07ns)   --->   "%ret_V_219 = add i16 %lhs_411, i16 %zext_ln1393_38"   --->   Operation 2151 'add' 'ret_V_219' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2152 [1/1] (0.00ns)   --->   "%trunc_ln864_222 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_219, i32 6, i32 15"   --->   Operation 2152 'partselect' 'trunc_ln864_222' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2153 [1/1] (1.54ns)   --->   "%r_V_589 = add i13 %zext_ln1319_27, i13 %zext_ln1319_114"   --->   Operation 2153 'add' 'r_V_589' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2154 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_589, i32 5"   --->   Operation 2154 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln423_242 = zext i1 %tmp_225"   --->   Operation 2155 'zext' 'zext_ln423_242' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2156 [1/1] (1.73ns)   --->   "%lhs_428 = add i10 %zext_ln423_242, i10 %trunc_ln864_231"   --->   Operation 2156 'add' 'lhs_428' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2157 [1/1] (0.00ns)   --->   "%lhs_429 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_428, i6 0"   --->   Operation 2157 'bitconcatenate' 'lhs_429' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln1393_134 = sext i14 %r_V_596"   --->   Operation 2158 'sext' 'sext_ln1393_134' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2159 [1/1] (2.07ns)   --->   "%ret_V_229 = add i16 %lhs_429, i16 %sext_ln1393_134"   --->   Operation 2159 'add' 'ret_V_229' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2160 [1/1] (0.00ns)   --->   "%trunc_ln864_232 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_229, i32 6, i32 15"   --->   Operation 2160 'partselect' 'trunc_ln864_232' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2161 [1/1] (0.00ns)   --->   "%zext_ln423_243 = zext i1 %tmp_226"   --->   Operation 2161 'zext' 'zext_ln423_243' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2162 [1/1] (1.73ns)   --->   "%lhs_430 = add i10 %zext_ln423_243, i10 %trunc_ln864_232"   --->   Operation 2162 'add' 'lhs_430' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2163 [2/3] (1.05ns) (grouped into DSP with root node ret_V_230)   --->   "%r_V_597 = mul i16 %zext_ln1319_12, i16 73"   --->   Operation 2163 'mul' 'r_V_597' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2164 [1/1] (1.73ns)   --->   "%lhs_450 = add i10 %zext_ln423_231, i10 %trunc_ln864_243"   --->   Operation 2164 'add' 'lhs_450' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2165 [1/1] (0.00ns)   --->   "%lhs_451 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_450, i6 0"   --->   Operation 2165 'bitconcatenate' 'lhs_451' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2166 [1/1] (2.07ns)   --->   "%ret_V_241 = add i16 %lhs_451, i16 %sext_ln1393_132"   --->   Operation 2166 'add' 'ret_V_241' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2167 [1/1] (0.00ns)   --->   "%trunc_ln864_244 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_241, i32 6, i32 15"   --->   Operation 2167 'partselect' 'trunc_ln864_244' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2168 [1/1] (1.73ns)   --->   "%lhs_452 = add i10 %zext_ln423_232, i10 %trunc_ln864_244"   --->   Operation 2168 'add' 'lhs_452' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2169 [1/1] (1.54ns)   --->   "%r_V_609 = add i13 %zext_ln1319_27, i13 %zext_ln1319_26"   --->   Operation 2169 'add' 'r_V_609' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2170 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_609, i32 5"   --->   Operation 2170 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln423_260 = zext i1 %tmp_241"   --->   Operation 2171 'zext' 'zext_ln423_260' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2172 [1/1] (0.00ns)   --->   "%lhs_487 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_486, i6 0"   --->   Operation 2172 'bitconcatenate' 'lhs_487' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2173 [1/1] (2.07ns)   --->   "%ret_V_260 = add i16 %lhs_487, i16 %sext_ln1393_110"   --->   Operation 2173 'add' 'ret_V_260' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2174 [1/1] (0.00ns)   --->   "%trunc_ln864_263 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_260, i32 6, i32 15"   --->   Operation 2174 'partselect' 'trunc_ln864_263' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2175 [1/1] (1.73ns)   --->   "%lhs_488 = add i10 %zext_ln423_169, i10 %trunc_ln864_263"   --->   Operation 2175 'add' 'lhs_488' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2176 [1/3] (0.00ns) (grouped into DSP with root node ret_V_261)   --->   "%r_V_621 = mul i16 %zext_ln1319_48, i16 65487"   --->   Operation 2176 'mul' 'r_V_621' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2177 [1/1] (0.00ns)   --->   "%lhs_489 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_488, i6 0"   --->   Operation 2177 'bitconcatenate' 'lhs_489' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2178 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_261 = add i16 %lhs_489, i16 %r_V_621"   --->   Operation 2178 'add' 'ret_V_261' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2179 [1/3] (0.00ns) (grouped into DSP with root node ret_V_270)   --->   "%r_V_629 = mul i16 %zext_ln1319_36, i16 65497"   --->   Operation 2179 'mul' 'r_V_629' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2180 [1/1] (0.00ns)   --->   "%lhs_505 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_504, i6 0"   --->   Operation 2180 'bitconcatenate' 'lhs_505' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2181 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_270 = add i16 %lhs_505, i16 %r_V_629"   --->   Operation 2181 'add' 'ret_V_270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2182 [1/1] (1.73ns)   --->   "%lhs_530 = add i10 %zext_ln423_260, i10 %trunc_ln864_286"   --->   Operation 2182 'add' 'lhs_530' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2183 [1/1] (0.00ns)   --->   "%lhs_531 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_530, i6 0"   --->   Operation 2183 'bitconcatenate' 'lhs_531' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2184 [1/1] (2.07ns)   --->   "%ret_V_283 = add i16 %lhs_531, i16 %sext_ln1393_116"   --->   Operation 2184 'add' 'ret_V_283' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln864_287 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_283, i32 6, i32 15"   --->   Operation 2185 'partselect' 'trunc_ln864_287' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2186 [1/1] (1.73ns)   --->   "%lhs_532 = add i10 %zext_ln423_181, i10 %trunc_ln864_287"   --->   Operation 2186 'add' 'lhs_532' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2187 [2/3] (1.05ns) (grouped into DSP with root node ret_V_285)   --->   "%r_V_641 = mul i16 %zext_ln1319_54, i16 65501"   --->   Operation 2187 'mul' 'r_V_641' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 5.90>
ST_27 : Operation 2188 [1/1] (0.00ns)   --->   "%lhs_197 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_196, i6 0"   --->   Operation 2188 'bitconcatenate' 'lhs_197' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i13 %r_V_506"   --->   Operation 2189 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2190 [1/1] (2.07ns)   --->   "%ret_V_106 = add i16 %lhs_197, i16 %sext_ln859"   --->   Operation 2190 'add' 'ret_V_106' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2191 [1/1] (0.00ns)   --->   "%trunc_ln864_108 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_106, i32 6, i32 15"   --->   Operation 2191 'partselect' 'trunc_ln864_108' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2192 [1/1] (0.00ns)   --->   "%zext_ln423_117 = zext i1 %tmp_108"   --->   Operation 2192 'zext' 'zext_ln423_117' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2193 [1/1] (1.73ns)   --->   "%lhs_198 = add i10 %zext_ln423_117, i10 %trunc_ln864_108"   --->   Operation 2193 'add' 'lhs_198' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2194 [1/1] (1.67ns)   --->   "%r_V_507 = sub i14 %zext_ln1319_41, i14 %zext_ln1319_40"   --->   Operation 2194 'sub' 'r_V_507' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2195 [1/1] (0.00ns)   --->   "%lhs_199 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_198, i6 0"   --->   Operation 2195 'bitconcatenate' 'lhs_199' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln1393_90 = sext i14 %r_V_507"   --->   Operation 2196 'sext' 'sext_ln1393_90' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2197 [1/1] (2.07ns)   --->   "%ret_V_107 = add i16 %lhs_199, i16 %sext_ln1393_90"   --->   Operation 2197 'add' 'ret_V_107' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2198 [1/1] (0.00ns)   --->   "%trunc_ln864_109 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_107, i32 6, i32 15"   --->   Operation 2198 'partselect' 'trunc_ln864_109' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_507, i32 5"   --->   Operation 2199 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln1319_43 = zext i9 %h1_activ_V_8"   --->   Operation 2200 'zext' 'zext_ln1319_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2201 [1/1] (0.00ns)   --->   "%shl_ln1319_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_8, i5 0"   --->   Operation 2201 'bitconcatenate' 'shl_ln1319_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln1319_45 = zext i14 %shl_ln1319_31"   --->   Operation 2202 'zext' 'zext_ln1319_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln1319_47 = zext i12 %r_V_534"   --->   Operation 2203 'zext' 'zext_ln1319_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2204 [1/1] (1.81ns)   --->   "%r_V_94 = sub i15 %zext_ln1319_47, i15 %zext_ln1319_45"   --->   Operation 2204 'sub' 'r_V_94' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_94, i32 5"   --->   Operation 2205 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2206 [1/1] (1.67ns)   --->   "%r_V_516 = sub i14 0, i14 %zext_ln1319_40"   --->   Operation 2206 'sub' 'r_V_516' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2207 [1/1] (0.00ns)   --->   "%lhs_221 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_220, i6 0"   --->   Operation 2207 'bitconcatenate' 'lhs_221' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln1393_93 = sext i14 %r_V_516"   --->   Operation 2208 'sext' 'sext_ln1393_93' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2209 [1/1] (2.07ns)   --->   "%ret_V_119 = add i16 %lhs_221, i16 %sext_ln1393_93"   --->   Operation 2209 'add' 'ret_V_119' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2210 [1/1] (0.00ns)   --->   "%trunc_ln864_121 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_119, i32 6, i32 15"   --->   Operation 2210 'partselect' 'trunc_ln864_121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_516, i32 5"   --->   Operation 2211 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln423_131 = zext i1 %tmp_121"   --->   Operation 2212 'zext' 'zext_ln423_131' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2213 [1/1] (1.73ns)   --->   "%lhs_222 = add i10 %zext_ln423_131, i10 %trunc_ln864_121"   --->   Operation 2213 'add' 'lhs_222' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2214 [1/1] (0.00ns)   --->   "%zext_ln1319_82 = zext i11 %r_V_630"   --->   Operation 2214 'zext' 'zext_ln1319_82' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2215 [1/1] (0.00ns)   --->   "%lhs_245 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_244, i6 0"   --->   Operation 2215 'bitconcatenate' 'lhs_245' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln1393_100 = sext i15 %r_V_523"   --->   Operation 2216 'sext' 'sext_ln1393_100' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2217 [1/1] (2.07ns)   --->   "%ret_V_132 = add i16 %lhs_245, i16 %sext_ln1393_100"   --->   Operation 2217 'add' 'ret_V_132' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2218 [1/1] (0.00ns)   --->   "%trunc_ln864_133 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_132, i32 6, i32 15"   --->   Operation 2218 'partselect' 'trunc_ln864_133' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln423_144 = zext i1 %tmp_134"   --->   Operation 2219 'zext' 'zext_ln423_144' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2220 [1/1] (1.73ns)   --->   "%lhs_246 = add i10 %zext_ln423_144, i10 %trunc_ln864_133"   --->   Operation 2220 'add' 'lhs_246' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2221 [1/1] (0.00ns)   --->   "%shl_ln1319_44 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_12, i5 0"   --->   Operation 2221 'bitconcatenate' 'shl_ln1319_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln1319_85 = zext i14 %shl_ln1319_44"   --->   Operation 2222 'zext' 'zext_ln1319_85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2223 [1/1] (1.81ns)   --->   "%r_V_524 = sub i15 %zext_ln1319_87, i15 %zext_ln1319_85"   --->   Operation 2223 'sub' 'r_V_524' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2224 [1/1] (0.00ns)   --->   "%lhs_247 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_246, i6 0"   --->   Operation 2224 'bitconcatenate' 'lhs_247' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln1393_101 = sext i15 %r_V_524"   --->   Operation 2225 'sext' 'sext_ln1393_101' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2226 [1/1] (2.07ns)   --->   "%ret_V_133 = add i16 %lhs_247, i16 %sext_ln1393_101"   --->   Operation 2226 'add' 'ret_V_133' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2227 [1/1] (0.00ns)   --->   "%trunc_ln864_134 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_133, i32 6, i32 15"   --->   Operation 2227 'partselect' 'trunc_ln864_134' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_524, i32 5"   --->   Operation 2228 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2229 [1/1] (1.73ns)   --->   "%lhs_262 = add i10 %zext_ln423_116, i10 %trunc_ln864_142"   --->   Operation 2229 'add' 'lhs_262' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2230 [1/1] (0.00ns)   --->   "%lhs_263 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_262, i6 0"   --->   Operation 2230 'bitconcatenate' 'lhs_263' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln859_4 = sext i15 %r_V_532"   --->   Operation 2231 'sext' 'sext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2232 [1/1] (2.07ns)   --->   "%ret_V_142 = add i16 %lhs_263, i16 %sext_ln859_4"   --->   Operation 2232 'add' 'ret_V_142' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2233 [1/1] (0.00ns)   --->   "%trunc_ln864_143 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_142, i32 6, i32 15"   --->   Operation 2233 'partselect' 'trunc_ln864_143' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln423_154 = zext i1 %tmp_143"   --->   Operation 2234 'zext' 'zext_ln423_154' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2235 [1/1] (1.73ns)   --->   "%lhs_264 = add i10 %zext_ln423_154, i10 %trunc_ln864_143"   --->   Operation 2235 'add' 'lhs_264' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2236 [1/1] (0.00ns)   --->   "%zext_ln1319_91 = zext i12 %shl_ln1319_48"   --->   Operation 2236 'zext' 'zext_ln1319_91' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2237 [1/1] (1.54ns)   --->   "%r_V_533 = sub i13 0, i13 %zext_ln1319_91"   --->   Operation 2237 'sub' 'r_V_533' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_533, i32 5"   --->   Operation 2238 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2239 [1/1] (0.00ns)   --->   "%r_V_602 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_8, i1 0"   --->   Operation 2239 'bitconcatenate' 'r_V_602' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln1319_100 = zext i10 %r_V_602"   --->   Operation 2240 'zext' 'zext_ln1319_100' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2241 [1/1] (1.81ns)   --->   "%r_V_544 = add i15 %zext_ln1319_45, i15 %zext_ln1319_100"   --->   Operation 2241 'add' 'r_V_544' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2242 [1/1] (0.00ns)   --->   "%lhs_287 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_286, i6 0"   --->   Operation 2242 'bitconcatenate' 'lhs_287' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln1393_18 = zext i15 %r_V_544"   --->   Operation 2243 'zext' 'zext_ln1393_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2244 [1/1] (2.07ns)   --->   "%ret_V_155 = add i16 %lhs_287, i16 %zext_ln1393_18"   --->   Operation 2244 'add' 'ret_V_155' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2245 [1/1] (0.00ns)   --->   "%trunc_ln864_156 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_155, i32 6, i32 15"   --->   Operation 2245 'partselect' 'trunc_ln864_156' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2246 [1/1] (0.00ns)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_544, i32 5"   --->   Operation 2246 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln423_168 = zext i1 %tmp_156"   --->   Operation 2247 'zext' 'zext_ln423_168' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2248 [1/1] (1.73ns)   --->   "%lhs_288 = add i10 %zext_ln423_168, i10 %trunc_ln864_156"   --->   Operation 2248 'add' 'lhs_288' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2249 [1/1] (0.00ns)   --->   "%lhs_309 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_308, i6 0"   --->   Operation 2249 'bitconcatenate' 'lhs_309' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2250 [1/1] (2.07ns)   --->   "%ret_V_166 = add i16 %lhs_309, i16 %sext_ln1393_115"   --->   Operation 2250 'add' 'ret_V_166' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln864_168 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_166, i32 6, i32 15"   --->   Operation 2251 'partselect' 'trunc_ln864_168' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2252 [1/1] (1.73ns)   --->   "%lhs_310 = add i10 %zext_ln423_180, i10 %trunc_ln864_168"   --->   Operation 2252 'add' 'lhs_310' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2253 [1/1] (0.00ns)   --->   "%lhs_311 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_310, i6 0"   --->   Operation 2253 'bitconcatenate' 'lhs_311' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2254 [1/1] (2.07ns)   --->   "%ret_V_167 = add i16 %lhs_311, i16 %sext_ln1393_116"   --->   Operation 2254 'add' 'ret_V_167' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2255 [1/1] (0.00ns)   --->   "%trunc_ln864_169 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_167, i32 6, i32 15"   --->   Operation 2255 'partselect' 'trunc_ln864_169' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2256 [1/1] (0.00ns)   --->   "%lhs_335 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_334, i6 0"   --->   Operation 2256 'bitconcatenate' 'lhs_335' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln1393_124 = sext i15 %r_V_561"   --->   Operation 2257 'sext' 'sext_ln1393_124' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2258 [1/1] (2.07ns)   --->   "%ret_V_179 = add i16 %lhs_335, i16 %sext_ln1393_124"   --->   Operation 2258 'add' 'ret_V_179' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2259 [1/1] (0.00ns)   --->   "%trunc_ln864_182 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_179, i32 6, i32 15"   --->   Operation 2259 'partselect' 'trunc_ln864_182' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln423_194 = zext i1 %tmp_180"   --->   Operation 2260 'zext' 'zext_ln423_194' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2261 [1/1] (1.73ns)   --->   "%lhs_336 = add i10 %zext_ln423_194, i10 %trunc_ln864_182"   --->   Operation 2261 'add' 'lhs_336' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2262 [1/1] (0.00ns)   --->   "%zext_ln423_202 = zext i1 %tmp_186"   --->   Operation 2262 'zext' 'zext_ln423_202' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2263 [1/1] (1.73ns)   --->   "%lhs_348 = add i10 %zext_ln423_202, i10 %trunc_ln864_189"   --->   Operation 2263 'add' 'lhs_348' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2264 [1/1] (0.00ns)   --->   "%lhs_349 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_348, i6 0"   --->   Operation 2264 'bitconcatenate' 'lhs_349' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2265 [1/1] (2.07ns)   --->   "%ret_V_186 = add i16 %lhs_349, i16 %zext_ln1393_25"   --->   Operation 2265 'add' 'ret_V_186' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2266 [1/1] (0.00ns)   --->   "%trunc_ln864_190 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_186, i32 6, i32 15"   --->   Operation 2266 'partselect' 'trunc_ln864_190' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2267 [1/1] (1.73ns)   --->   "%lhs_350 = add i10 %zext_ln423_203, i10 %trunc_ln864_190"   --->   Operation 2267 'add' 'lhs_350' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2268 [1/1] (1.81ns)   --->   "%r_V_566 = sub i15 %zext_ln1319_98, i15 %zext_ln1319_37"   --->   Operation 2268 'sub' 'r_V_566' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_566, i32 5"   --->   Operation 2269 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2270 [1/1] (1.63ns)   --->   "%r_V_567 = add i12 %zext_ln1319_82, i12 %zext_ln1319_43"   --->   Operation 2270 'add' 'r_V_567' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_567, i32 5"   --->   Operation 2271 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln423_212 = zext i1 %tmp_197"   --->   Operation 2272 'zext' 'zext_ln423_212' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2273 [1/1] (1.73ns)   --->   "%lhs_374 = add i10 %zext_ln423_212, i10 %trunc_ln864_202"   --->   Operation 2273 'add' 'lhs_374' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2274 [1/1] (0.00ns)   --->   "%lhs_375 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_374, i6 0"   --->   Operation 2274 'bitconcatenate' 'lhs_375' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2275 [1/1] (2.07ns)   --->   "%ret_V_199 = add i16 %lhs_375, i16 %sext_ln1393_115"   --->   Operation 2275 'add' 'ret_V_199' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2276 [1/1] (0.00ns)   --->   "%trunc_ln864_203 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_199, i32 6, i32 15"   --->   Operation 2276 'partselect' 'trunc_ln864_203' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2277 [1/1] (1.73ns)   --->   "%lhs_376 = add i10 %zext_ln423_180, i10 %trunc_ln864_203"   --->   Operation 2277 'add' 'lhs_376' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln1393_31 = zext i15 %r_V_174"   --->   Operation 2278 'zext' 'zext_ln1393_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln423_214 = zext i1 %tmp_199"   --->   Operation 2279 'zext' 'zext_ln423_214' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2280 [3/3] (1.05ns) (grouped into DSP with root node ret_V_202)   --->   "%r_V_574 = mul i16 %zext_ln1319_54, i16 65489"   --->   Operation 2280 'mul' 'r_V_574' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2281 [1/1] (0.00ns)   --->   "%zext_ln423_221 = zext i1 %tmp_206"   --->   Operation 2281 'zext' 'zext_ln423_221' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2282 [1/1] (1.73ns)   --->   "%lhs_390 = add i10 %zext_ln423_221, i10 %trunc_ln864_210"   --->   Operation 2282 'add' 'lhs_390' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2283 [1/1] (0.00ns)   --->   "%lhs_391 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_390, i6 0"   --->   Operation 2283 'bitconcatenate' 'lhs_391' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2284 [1/1] (0.00ns)   --->   "%zext_ln1393_35 = zext i13 %r_V_579"   --->   Operation 2284 'zext' 'zext_ln1393_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2285 [1/1] (2.07ns)   --->   "%ret_V_208 = add i16 %lhs_391, i16 %zext_ln1393_35"   --->   Operation 2285 'add' 'ret_V_208' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2286 [1/1] (0.00ns)   --->   "%trunc_ln864_211 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_208, i32 6, i32 15"   --->   Operation 2286 'partselect' 'trunc_ln864_211' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln423_222 = zext i1 %tmp_207"   --->   Operation 2287 'zext' 'zext_ln423_222' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2288 [1/1] (1.73ns)   --->   "%lhs_392 = add i10 %zext_ln423_222, i10 %trunc_ln864_211"   --->   Operation 2288 'add' 'lhs_392' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2289 [1/1] (0.00ns)   --->   "%zext_ln423_234 = zext i1 %tmp_218"   --->   Operation 2289 'zext' 'zext_ln423_234' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2290 [1/1] (1.73ns)   --->   "%lhs_412 = add i10 %zext_ln423_234, i10 %trunc_ln864_222"   --->   Operation 2290 'add' 'lhs_412' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2291 [1/1] (0.00ns)   --->   "%lhs_413 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_412, i6 0"   --->   Operation 2291 'bitconcatenate' 'lhs_413' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2292 [1/1] (0.00ns)   --->   "%zext_ln1393_39 = zext i13 %r_V_589"   --->   Operation 2292 'zext' 'zext_ln1393_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2293 [1/1] (2.07ns)   --->   "%ret_V_220 = add i16 %lhs_413, i16 %zext_ln1393_39"   --->   Operation 2293 'add' 'ret_V_220' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2294 [1/1] (0.00ns)   --->   "%trunc_ln864_223 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_220, i32 6, i32 15"   --->   Operation 2294 'partselect' 'trunc_ln864_223' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln423_235 = zext i1 %tmp_219"   --->   Operation 2295 'zext' 'zext_ln423_235' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2296 [1/1] (1.73ns)   --->   "%lhs_414 = add i10 %zext_ln423_235, i10 %trunc_ln864_223"   --->   Operation 2296 'add' 'lhs_414' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2297 [1/1] (1.67ns)   --->   "%r_V_591 = add i14 %zext_ln1319_40, i14 %zext_ln1319_41"   --->   Operation 2297 'add' 'r_V_591' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2298 [1/1] (0.00ns)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_591, i32 5"   --->   Operation 2298 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2299 [1/3] (0.00ns) (grouped into DSP with root node ret_V_230)   --->   "%r_V_597 = mul i16 %zext_ln1319_12, i16 73"   --->   Operation 2299 'mul' 'r_V_597' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2300 [1/1] (0.00ns)   --->   "%lhs_431 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_430, i6 0"   --->   Operation 2300 'bitconcatenate' 'lhs_431' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2301 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_230 = add i16 %lhs_431, i16 %r_V_597"   --->   Operation 2301 'add' 'ret_V_230' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2302 [1/1] (1.81ns)   --->   "%r_V_601 = add i15 %zext_ln1319_98, i15 %zext_ln1319_37"   --->   Operation 2302 'add' 'r_V_601' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2303 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_601, i32 5"   --->   Operation 2303 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2304 [1/1] (0.00ns)   --->   "%lhs_453 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_452, i6 0"   --->   Operation 2304 'bitconcatenate' 'lhs_453' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln1393_51 = zext i15 %r_V_607"   --->   Operation 2305 'zext' 'zext_ln1393_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2306 [1/1] (2.07ns)   --->   "%ret_V_242 = add i16 %lhs_453, i16 %zext_ln1393_51"   --->   Operation 2306 'add' 'ret_V_242' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2307 [1/1] (0.00ns)   --->   "%trunc_ln864_245 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_242, i32 6, i32 15"   --->   Operation 2307 'partselect' 'trunc_ln864_245' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln423_255 = zext i1 %tmp_236"   --->   Operation 2308 'zext' 'zext_ln423_255' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2309 [1/1] (1.73ns)   --->   "%lhs_454 = add i10 %zext_ln423_255, i10 %trunc_ln864_245"   --->   Operation 2309 'add' 'lhs_454' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2310 [1/1] (0.00ns)   --->   "%lhs_455 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_454, i6 0"   --->   Operation 2310 'bitconcatenate' 'lhs_455' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2311 [1/1] (0.00ns)   --->   "%zext_ln1393_52 = zext i15 %r_V_608"   --->   Operation 2311 'zext' 'zext_ln1393_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2312 [1/1] (2.07ns)   --->   "%ret_V_243 = add i16 %lhs_455, i16 %zext_ln1393_52"   --->   Operation 2312 'add' 'ret_V_243' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2313 [1/1] (0.00ns)   --->   "%trunc_ln864_246 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_243, i32 6, i32 15"   --->   Operation 2313 'partselect' 'trunc_ln864_246' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2314 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_261 = add i16 %lhs_489, i16 %r_V_621"   --->   Operation 2314 'add' 'ret_V_261' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2315 [1/1] (0.00ns)   --->   "%trunc_ln864_264 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_261, i32 6, i32 15"   --->   Operation 2315 'partselect' 'trunc_ln864_264' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2316 [1/1] (0.00ns)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_261, i32 5"   --->   Operation 2316 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln423_272 = zext i1 %tmp_252"   --->   Operation 2317 'zext' 'zext_ln423_272' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2318 [1/1] (1.73ns)   --->   "%lhs_490 = add i10 %zext_ln423_272, i10 %trunc_ln864_264"   --->   Operation 2318 'add' 'lhs_490' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2319 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_270 = add i16 %lhs_505, i16 %r_V_629"   --->   Operation 2319 'add' 'ret_V_270' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2320 [1/1] (0.00ns)   --->   "%trunc_ln864_273 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_270, i32 6, i32 15"   --->   Operation 2320 'partselect' 'trunc_ln864_273' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_270, i32 5"   --->   Operation 2321 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln423_282 = zext i1 %tmp_261"   --->   Operation 2322 'zext' 'zext_ln423_282' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2323 [1/1] (1.73ns)   --->   "%lhs_506 = add i10 %zext_ln423_282, i10 %trunc_ln864_273"   --->   Operation 2323 'add' 'lhs_506' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2324 [1/1] (0.00ns)   --->   "%lhs_507 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_506, i6 0"   --->   Operation 2324 'bitconcatenate' 'lhs_507' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2325 [1/1] (0.00ns)   --->   "%zext_ln1393_59 = zext i11 %r_V_630"   --->   Operation 2325 'zext' 'zext_ln1393_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2326 [1/1] (2.07ns)   --->   "%ret_V_271 = add i16 %lhs_507, i16 %zext_ln1393_59"   --->   Operation 2326 'add' 'ret_V_271' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2327 [1/1] (0.00ns)   --->   "%trunc_ln864_274 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_271, i32 6, i32 15"   --->   Operation 2327 'partselect' 'trunc_ln864_274' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2328 [1/1] (0.00ns)   --->   "%lhs_533 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_532, i6 0"   --->   Operation 2328 'bitconcatenate' 'lhs_533' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2329 [1/1] (2.07ns)   --->   "%ret_V_284 = add i16 %lhs_533, i16 %zext_ln1393_31"   --->   Operation 2329 'add' 'ret_V_284' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2330 [1/1] (0.00ns)   --->   "%trunc_ln864_288 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_284, i32 6, i32 15"   --->   Operation 2330 'partselect' 'trunc_ln864_288' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2331 [1/1] (1.73ns)   --->   "%lhs_534 = add i10 %zext_ln423_214, i10 %trunc_ln864_288"   --->   Operation 2331 'add' 'lhs_534' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2332 [1/3] (0.00ns) (grouped into DSP with root node ret_V_285)   --->   "%r_V_641 = mul i16 %zext_ln1319_54, i16 65501"   --->   Operation 2332 'mul' 'r_V_641' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 2333 [1/1] (0.00ns)   --->   "%lhs_535 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_534, i6 0"   --->   Operation 2333 'bitconcatenate' 'lhs_535' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 2334 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_285 = add i16 %lhs_535, i16 %r_V_641"   --->   Operation 2334 'add' 'ret_V_285' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln423_118 = zext i1 %tmp_109"   --->   Operation 2335 'zext' 'zext_ln423_118' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2336 [1/1] (1.73ns)   --->   "%lhs_200 = add i10 %zext_ln423_118, i10 %trunc_ln864_109"   --->   Operation 2336 'add' 'lhs_200' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2337 [1/1] (0.00ns)   --->   "%lhs_201 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_200, i6 0"   --->   Operation 2337 'bitconcatenate' 'lhs_201' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln1393_91 = sext i15 %r_V_94"   --->   Operation 2338 'sext' 'sext_ln1393_91' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2339 [1/1] (2.07ns)   --->   "%ret_V_108 = add i16 %lhs_201, i16 %sext_ln1393_91"   --->   Operation 2339 'add' 'ret_V_108' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2340 [1/1] (0.00ns)   --->   "%trunc_ln864_110 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_108, i32 6, i32 15"   --->   Operation 2340 'partselect' 'trunc_ln864_110' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln423_119 = zext i1 %tmp_110"   --->   Operation 2341 'zext' 'zext_ln423_119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2342 [1/1] (1.73ns)   --->   "%lhs_202 = add i10 %zext_ln423_119, i10 %trunc_ln864_110"   --->   Operation 2342 'add' 'lhs_202' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2343 [1/1] (0.00ns)   --->   "%shl_ln1319_32 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_10, i4 0"   --->   Operation 2343 'bitconcatenate' 'shl_ln1319_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln1319_52 = zext i13 %shl_ln1319_32"   --->   Operation 2344 'zext' 'zext_ln1319_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2345 [1/1] (0.00ns)   --->   "%lhs_223 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_222, i6 0"   --->   Operation 2345 'bitconcatenate' 'lhs_223' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2346 [1/1] (2.07ns)   --->   "%ret_V_120 = add i16 %lhs_223, i16 %sext_ln1393_91"   --->   Operation 2346 'add' 'ret_V_120' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2347 [1/1] (0.00ns)   --->   "%trunc_ln864_122 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_120, i32 6, i32 15"   --->   Operation 2347 'partselect' 'trunc_ln864_122' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2348 [1/1] (1.73ns)   --->   "%lhs_224 = add i10 %zext_ln423_119, i10 %trunc_ln864_122"   --->   Operation 2348 'add' 'lhs_224' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2349 [1/1] (0.00ns)   --->   "%lhs_225 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_224, i6 0"   --->   Operation 2349 'bitconcatenate' 'lhs_225' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2350 [1/1] (0.00ns)   --->   "%zext_ln1393_7 = zext i15 %r_V_104"   --->   Operation 2350 'zext' 'zext_ln1393_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2351 [1/1] (2.07ns)   --->   "%ret_V_121 = add i16 %lhs_225, i16 %zext_ln1393_7"   --->   Operation 2351 'add' 'ret_V_121' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2352 [1/1] (0.00ns)   --->   "%trunc_ln864_123 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_121, i32 6, i32 15"   --->   Operation 2352 'partselect' 'trunc_ln864_123' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln423_145 = zext i1 %tmp_135"   --->   Operation 2353 'zext' 'zext_ln423_145' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2354 [1/1] (1.73ns)   --->   "%lhs_248 = add i10 %zext_ln423_145, i10 %trunc_ln864_134"   --->   Operation 2354 'add' 'lhs_248' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2355 [1/1] (1.67ns)   --->   "%sub_ln1319_44 = sub i14 0, i14 %zext_ln1319_52"   --->   Operation 2355 'sub' 'sub_ln1319_44' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln1319_76 = sext i14 %sub_ln1319_44"   --->   Operation 2356 'sext' 'sext_ln1319_76' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2357 [1/1] (1.81ns)   --->   "%r_V_525 = sub i15 %sext_ln1319_76, i15 %zext_ln1319_88"   --->   Operation 2357 'sub' 'r_V_525' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2358 [1/1] (0.00ns)   --->   "%lhs_249 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_248, i6 0"   --->   Operation 2358 'bitconcatenate' 'lhs_249' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln1393_102 = sext i15 %r_V_525"   --->   Operation 2359 'sext' 'sext_ln1393_102' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2360 [1/1] (2.07ns)   --->   "%ret_V_134 = add i16 %lhs_249, i16 %sext_ln1393_102"   --->   Operation 2360 'add' 'ret_V_134' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2361 [1/1] (0.00ns)   --->   "%trunc_ln864_135 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_134, i32 6, i32 15"   --->   Operation 2361 'partselect' 'trunc_ln864_135' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2362 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_525, i32 5"   --->   Operation 2362 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln423_146 = zext i1 %tmp_136"   --->   Operation 2363 'zext' 'zext_ln423_146' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2364 [1/1] (1.73ns)   --->   "%lhs_250 = add i10 %zext_ln423_146, i10 %trunc_ln864_135"   --->   Operation 2364 'add' 'lhs_250' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2365 [1/1] (0.00ns)   --->   "%lhs_265 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_264, i6 0"   --->   Operation 2365 'bitconcatenate' 'lhs_265' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln1393_105 = sext i13 %r_V_533"   --->   Operation 2366 'sext' 'sext_ln1393_105' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2367 [1/1] (2.07ns)   --->   "%ret_V_143 = add i16 %lhs_265, i16 %sext_ln1393_105"   --->   Operation 2367 'add' 'ret_V_143' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2368 [1/1] (0.00ns)   --->   "%trunc_ln864_144 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_143, i32 6, i32 15"   --->   Operation 2368 'partselect' 'trunc_ln864_144' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln423_155 = zext i1 %tmp_144"   --->   Operation 2369 'zext' 'zext_ln423_155' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2370 [1/1] (1.73ns)   --->   "%lhs_266 = add i10 %zext_ln423_155, i10 %trunc_ln864_144"   --->   Operation 2370 'add' 'lhs_266' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2371 [1/1] (0.00ns)   --->   "%lhs_267 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_266, i6 0"   --->   Operation 2371 'bitconcatenate' 'lhs_267' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2372 [1/1] (0.00ns)   --->   "%zext_ln1393_12 = zext i12 %r_V_534"   --->   Operation 2372 'zext' 'zext_ln1393_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2373 [1/1] (2.07ns)   --->   "%ret_V_144 = add i16 %lhs_267, i16 %zext_ln1393_12"   --->   Operation 2373 'add' 'ret_V_144' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2374 [1/1] (0.00ns)   --->   "%trunc_ln864_145 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_144, i32 6, i32 15"   --->   Operation 2374 'partselect' 'trunc_ln864_145' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln1319_102 = zext i11 %shl_ln1319_54"   --->   Operation 2375 'zext' 'zext_ln1319_102' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2376 [1/1] (0.00ns)   --->   "%lhs_289 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_288, i6 0"   --->   Operation 2376 'bitconcatenate' 'lhs_289' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2377 [1/1] (2.07ns)   --->   "%ret_V_156 = add i16 %lhs_289, i16 %sext_ln1393_110"   --->   Operation 2377 'add' 'ret_V_156' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2378 [1/1] (0.00ns)   --->   "%trunc_ln864_157 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_156, i32 6, i32 15"   --->   Operation 2378 'partselect' 'trunc_ln864_157' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2379 [1/1] (1.73ns)   --->   "%lhs_290 = add i10 %zext_ln423_169, i10 %trunc_ln864_157"   --->   Operation 2379 'add' 'lhs_290' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2380 [1/1] (0.00ns)   --->   "%lhs_291 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_290, i6 0"   --->   Operation 2380 'bitconcatenate' 'lhs_291' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2381 [1/1] (0.00ns)   --->   "%zext_ln1393_19 = zext i14 %r_V_545"   --->   Operation 2381 'zext' 'zext_ln1393_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2382 [1/1] (2.07ns)   --->   "%ret_V_157 = add i16 %lhs_291, i16 %zext_ln1393_19"   --->   Operation 2382 'add' 'ret_V_157' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2383 [1/1] (0.00ns)   --->   "%trunc_ln864_158 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_157, i32 6, i32 15"   --->   Operation 2383 'partselect' 'trunc_ln864_158' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2384 [1/1] (1.73ns)   --->   "%lhs_312 = add i10 %zext_ln423_181, i10 %trunc_ln864_169"   --->   Operation 2384 'add' 'lhs_312' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2385 [1/1] (0.00ns)   --->   "%lhs_351 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_350, i6 0"   --->   Operation 2385 'bitconcatenate' 'lhs_351' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln859_9 = sext i15 %r_V_566"   --->   Operation 2386 'sext' 'sext_ln859_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2387 [1/1] (2.07ns)   --->   "%ret_V_187 = add i16 %lhs_351, i16 %sext_ln859_9"   --->   Operation 2387 'add' 'ret_V_187' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2388 [1/1] (0.00ns)   --->   "%trunc_ln864_191 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_187, i32 6, i32 15"   --->   Operation 2388 'partselect' 'trunc_ln864_191' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln423_204 = zext i1 %tmp_188"   --->   Operation 2389 'zext' 'zext_ln423_204' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2390 [1/1] (1.73ns)   --->   "%lhs_352 = add i10 %zext_ln423_204, i10 %trunc_ln864_191"   --->   Operation 2390 'add' 'lhs_352' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2391 [1/1] (0.00ns)   --->   "%lhs_353 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_352, i6 0"   --->   Operation 2391 'bitconcatenate' 'lhs_353' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln1393_26 = zext i12 %r_V_567"   --->   Operation 2392 'zext' 'zext_ln1393_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2393 [1/1] (2.07ns)   --->   "%ret_V_188 = add i16 %lhs_353, i16 %zext_ln1393_26"   --->   Operation 2393 'add' 'ret_V_188' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2394 [1/1] (0.00ns)   --->   "%trunc_ln864_192 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_188, i32 6, i32 15"   --->   Operation 2394 'partselect' 'trunc_ln864_192' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2395 [1/1] (0.00ns)   --->   "%lhs_377 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_376, i6 0"   --->   Operation 2395 'bitconcatenate' 'lhs_377' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln1393_30 = zext i13 %r_V_573"   --->   Operation 2396 'zext' 'zext_ln1393_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2397 [1/1] (2.07ns)   --->   "%ret_V_200 = add i16 %lhs_377, i16 %zext_ln1393_30"   --->   Operation 2397 'add' 'ret_V_200' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2398 [1/1] (0.00ns)   --->   "%trunc_ln864_204 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_200, i32 6, i32 15"   --->   Operation 2398 'partselect' 'trunc_ln864_204' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2399 [1/1] (0.00ns)   --->   "%zext_ln423_213 = zext i1 %tmp_198"   --->   Operation 2399 'zext' 'zext_ln423_213' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2400 [1/1] (1.73ns)   --->   "%lhs_378 = add i10 %zext_ln423_213, i10 %trunc_ln864_204"   --->   Operation 2400 'add' 'lhs_378' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2401 [1/1] (0.00ns)   --->   "%lhs_379 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_378, i6 0"   --->   Operation 2401 'bitconcatenate' 'lhs_379' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2402 [1/1] (2.07ns)   --->   "%ret_V_201 = add i16 %lhs_379, i16 %zext_ln1393_31"   --->   Operation 2402 'add' 'ret_V_201' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln864_205 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_201, i32 6, i32 15"   --->   Operation 2403 'partselect' 'trunc_ln864_205' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2404 [2/3] (1.05ns) (grouped into DSP with root node ret_V_202)   --->   "%r_V_574 = mul i16 %zext_ln1319_54, i16 65489"   --->   Operation 2404 'mul' 'r_V_574' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2405 [1/1] (0.00ns)   --->   "%lhs_393 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_392, i6 0"   --->   Operation 2405 'bitconcatenate' 'lhs_393' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln859_11 = sext i15 %r_V_580"   --->   Operation 2406 'sext' 'sext_ln859_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2407 [1/1] (2.07ns)   --->   "%ret_V_209 = add i16 %lhs_393, i16 %sext_ln859_11"   --->   Operation 2407 'add' 'ret_V_209' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln864_212 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_209, i32 6, i32 15"   --->   Operation 2408 'partselect' 'trunc_ln864_212' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln423_223 = zext i1 %tmp_208"   --->   Operation 2409 'zext' 'zext_ln423_223' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2410 [1/1] (1.73ns)   --->   "%lhs_394 = add i10 %zext_ln423_223, i10 %trunc_ln864_212"   --->   Operation 2410 'add' 'lhs_394' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2411 [1/1] (0.00ns)   --->   "%lhs_395 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_394, i6 0"   --->   Operation 2411 'bitconcatenate' 'lhs_395' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln1393_36 = zext i11 %r_V_581"   --->   Operation 2412 'zext' 'zext_ln1393_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2413 [1/1] (2.07ns)   --->   "%ret_V_210 = add i16 %lhs_395, i16 %zext_ln1393_36"   --->   Operation 2413 'add' 'ret_V_210' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2414 [1/1] (0.00ns)   --->   "%trunc_ln864_213 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_210, i32 6, i32 15"   --->   Operation 2414 'partselect' 'trunc_ln864_213' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2415 [1/1] (0.00ns)   --->   "%lhs_415 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_414, i6 0"   --->   Operation 2415 'bitconcatenate' 'lhs_415' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln1393_40 = zext i14 %r_V_590"   --->   Operation 2416 'zext' 'zext_ln1393_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2417 [1/1] (2.07ns)   --->   "%ret_V_221 = add i16 %lhs_415, i16 %zext_ln1393_40"   --->   Operation 2417 'add' 'ret_V_221' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2418 [1/1] (0.00ns)   --->   "%trunc_ln864_224 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_221, i32 6, i32 15"   --->   Operation 2418 'partselect' 'trunc_ln864_224' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln423_236 = zext i1 %tmp_220"   --->   Operation 2419 'zext' 'zext_ln423_236' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2420 [1/1] (1.73ns)   --->   "%lhs_416 = add i10 %zext_ln423_236, i10 %trunc_ln864_224"   --->   Operation 2420 'add' 'lhs_416' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2421 [1/1] (0.00ns)   --->   "%lhs_417 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_416, i6 0"   --->   Operation 2421 'bitconcatenate' 'lhs_417' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2422 [1/1] (0.00ns)   --->   "%zext_ln1393_41 = zext i14 %r_V_591"   --->   Operation 2422 'zext' 'zext_ln1393_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2423 [1/1] (2.07ns)   --->   "%ret_V_222 = add i16 %lhs_417, i16 %zext_ln1393_41"   --->   Operation 2423 'add' 'ret_V_222' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2424 [1/1] (0.00ns)   --->   "%trunc_ln864_225 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_222, i32 6, i32 15"   --->   Operation 2424 'partselect' 'trunc_ln864_225' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2425 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_230 = add i16 %lhs_431, i16 %r_V_597"   --->   Operation 2425 'add' 'ret_V_230' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2426 [1/1] (0.00ns)   --->   "%trunc_ln864_233 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_230, i32 6, i32 15"   --->   Operation 2426 'partselect' 'trunc_ln864_233' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2427 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_230, i32 5"   --->   Operation 2427 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2428 [1/1] (0.00ns)   --->   "%zext_ln423_244 = zext i1 %tmp_227"   --->   Operation 2428 'zext' 'zext_ln423_244' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2429 [1/1] (1.73ns)   --->   "%lhs_432 = add i10 %zext_ln423_244, i10 %trunc_ln864_233"   --->   Operation 2429 'add' 'lhs_432' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2430 [1/1] (0.00ns)   --->   "%lhs_433 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_432, i6 0"   --->   Operation 2430 'bitconcatenate' 'lhs_433' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2431 [1/1] (0.00ns)   --->   "%zext_ln1393_44 = zext i15 %r_V_598"   --->   Operation 2431 'zext' 'zext_ln1393_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2432 [1/1] (2.07ns)   --->   "%ret_V_231 = add i16 %lhs_433, i16 %zext_ln1393_44"   --->   Operation 2432 'add' 'ret_V_231' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2433 [1/1] (0.00ns)   --->   "%trunc_ln864_234 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_231, i32 6, i32 15"   --->   Operation 2433 'partselect' 'trunc_ln864_234' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2434 [1/1] (0.00ns)   --->   "%zext_ln423_256 = zext i1 %tmp_237"   --->   Operation 2434 'zext' 'zext_ln423_256' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2435 [1/1] (1.73ns)   --->   "%lhs_456 = add i10 %zext_ln423_256, i10 %trunc_ln864_246"   --->   Operation 2435 'add' 'lhs_456' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2436 [1/1] (0.00ns)   --->   "%lhs_457 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_456, i6 0"   --->   Operation 2436 'bitconcatenate' 'lhs_457' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln1393_53 = zext i13 %r_V_609"   --->   Operation 2437 'zext' 'zext_ln1393_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2438 [1/1] (2.07ns)   --->   "%ret_V_244 = add i16 %lhs_457, i16 %zext_ln1393_53"   --->   Operation 2438 'add' 'ret_V_244' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2439 [1/1] (0.00ns)   --->   "%trunc_ln864_247 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_244, i32 6, i32 15"   --->   Operation 2439 'partselect' 'trunc_ln864_247' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln423_257 = zext i1 %tmp_238"   --->   Operation 2440 'zext' 'zext_ln423_257' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2441 [1/1] (1.73ns)   --->   "%lhs_458 = add i10 %zext_ln423_257, i10 %trunc_ln864_247"   --->   Operation 2441 'add' 'lhs_458' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln423_283 = zext i1 %tmp_262"   --->   Operation 2442 'zext' 'zext_ln423_283' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2443 [1/1] (1.73ns)   --->   "%lhs_508 = add i10 %zext_ln423_283, i10 %trunc_ln864_274"   --->   Operation 2443 'add' 'lhs_508' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2444 [1/1] (1.63ns)   --->   "%r_V_631 = sub i12 0, i12 %zext_ln1319_102"   --->   Operation 2444 'sub' 'r_V_631' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2445 [1/1] (0.00ns)   --->   "%lhs_509 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_508, i6 0"   --->   Operation 2445 'bitconcatenate' 'lhs_509' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln1393_146 = sext i12 %r_V_631"   --->   Operation 2446 'sext' 'sext_ln1393_146' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2447 [1/1] (2.07ns)   --->   "%ret_V_272 = add i16 %lhs_509, i16 %sext_ln1393_146"   --->   Operation 2447 'add' 'ret_V_272' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2448 [1/1] (0.00ns)   --->   "%trunc_ln864_275 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_272, i32 6, i32 15"   --->   Operation 2448 'partselect' 'trunc_ln864_275' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2449 [1/1] (0.00ns)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_631, i32 5"   --->   Operation 2449 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln423_284 = zext i1 %tmp_263"   --->   Operation 2450 'zext' 'zext_ln423_284' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2451 [1/1] (1.73ns)   --->   "%lhs_510 = add i10 %zext_ln423_284, i10 %trunc_ln864_275"   --->   Operation 2451 'add' 'lhs_510' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2452 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_285 = add i16 %lhs_535, i16 %r_V_641"   --->   Operation 2452 'add' 'ret_V_285' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 2453 [1/1] (0.00ns)   --->   "%trunc_ln864_289 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_285, i32 6, i32 15"   --->   Operation 2453 'partselect' 'trunc_ln864_289' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_285, i32 5"   --->   Operation 2454 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2455 [1/1] (0.00ns)   --->   "%zext_ln423_296 = zext i1 %tmp_274"   --->   Operation 2455 'zext' 'zext_ln423_296' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln423_29 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_285, i32 6, i32 14"   --->   Operation 2456 'partselect' 'trunc_ln423_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln423_297 = zext i1 %tmp_274"   --->   Operation 2457 'zext' 'zext_ln423_297' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 2458 [1/1] (1.73ns)   --->   "%h2_V_15 = add i10 %zext_ln423_296, i10 %trunc_ln864_289"   --->   Operation 2458 'add' 'h2_V_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2459 [1/1] (1.82ns)   --->   "%add_ln86_15 = add i9 %zext_ln423_297, i9 %trunc_ln423_29" [Forward_propagation.cpp:86]   --->   Operation 2459 'add' 'add_ln86_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2460 [1/1] (1.77ns)   --->   "%icmp_ln1695_27 = icmp_sgt  i10 %h2_V_15, i10 0"   --->   Operation 2460 'icmp' 'icmp_ln1695_27' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2461 [1/1] (0.96ns)   --->   "%h2_activ_V_15 = select i1 %icmp_ln1695_27, i9 %add_ln86_15, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2461 'select' 'h2_activ_V_15' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.21>
ST_29 : Operation 2462 [1/1] (0.00ns)   --->   "%lhs_203 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_202, i6 0"   --->   Operation 2462 'bitconcatenate' 'lhs_203' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2463 [1/1] (0.00ns)   --->   "%zext_ln1393_2 = zext i9 %h1_activ_V_12"   --->   Operation 2463 'zext' 'zext_ln1393_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2464 [1/1] (2.07ns)   --->   "%ret_V_109 = add i16 %lhs_203, i16 %zext_ln1393_2"   --->   Operation 2464 'add' 'ret_V_109' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2465 [1/1] (0.00ns)   --->   "%trunc_ln864_111 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_109, i32 6, i32 15"   --->   Operation 2465 'partselect' 'trunc_ln864_111' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln423_120 = zext i1 %tmp_111"   --->   Operation 2466 'zext' 'zext_ln423_120' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2467 [1/1] (1.73ns)   --->   "%lhs_204 = add i10 %zext_ln423_120, i10 %trunc_ln864_111"   --->   Operation 2467 'add' 'lhs_204' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2468 [1/1] (0.00ns)   --->   "%zext_ln1319_51 = zext i9 %h1_activ_V_10"   --->   Operation 2468 'zext' 'zext_ln1319_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2469 [1/1] (1.67ns)   --->   "%r_V_508 = add i14 %zext_ln1319_52, i14 %zext_ln1319_50"   --->   Operation 2469 'add' 'r_V_508' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2470 [1/1] (0.00ns)   --->   "%lhs_205 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_204, i6 0"   --->   Operation 2470 'bitconcatenate' 'lhs_205' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2471 [1/1] (0.00ns)   --->   "%zext_ln1393_3 = zext i14 %r_V_508"   --->   Operation 2471 'zext' 'zext_ln1393_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2472 [1/1] (2.07ns)   --->   "%ret_V_110 = add i16 %lhs_205, i16 %zext_ln1393_3"   --->   Operation 2472 'add' 'ret_V_110' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2473 [1/1] (0.00ns)   --->   "%trunc_ln864_112 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_110, i32 6, i32 15"   --->   Operation 2473 'partselect' 'trunc_ln864_112' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2474 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_508, i32 5"   --->   Operation 2474 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln1319_57 = zext i9 %h1_activ_V_11"   --->   Operation 2475 'zext' 'zext_ln1319_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2476 [1/1] (0.00ns)   --->   "%shl_ln1319_33 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_11, i3 0"   --->   Operation 2476 'bitconcatenate' 'shl_ln1319_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln1319_58 = zext i12 %shl_ln1319_33"   --->   Operation 2477 'zext' 'zext_ln1319_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2478 [1/1] (0.00ns)   --->   "%shl_ln1319_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_11, i1 0"   --->   Operation 2478 'bitconcatenate' 'shl_ln1319_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2479 [1/1] (0.00ns)   --->   "%zext_ln1319_59 = zext i10 %shl_ln1319_34"   --->   Operation 2479 'zext' 'zext_ln1319_59' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2480 [1/1] (0.00ns)   --->   "%zext_ln1319_60 = zext i10 %shl_ln1319_34"   --->   Operation 2480 'zext' 'zext_ln1319_60' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2481 [1/1] (0.00ns)   --->   "%zext_ln1319_61 = zext i10 %shl_ln1319_34"   --->   Operation 2481 'zext' 'zext_ln1319_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln1319_62 = zext i10 %shl_ln1319_34"   --->   Operation 2482 'zext' 'zext_ln1319_62' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2483 [1/1] (1.54ns)   --->   "%r_V_509 = sub i13 %zext_ln1319_62, i13 %zext_ln1319_58"   --->   Operation 2483 'sub' 'r_V_509' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2484 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_509, i32 5"   --->   Operation 2484 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln423_132 = zext i1 %tmp_122"   --->   Operation 2485 'zext' 'zext_ln423_132' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2486 [1/1] (1.73ns)   --->   "%lhs_226 = add i10 %zext_ln423_132, i10 %trunc_ln864_123"   --->   Operation 2486 'add' 'lhs_226' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2487 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %h1_activ_V_10, i7 0"   --->   Operation 2487 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1393_5 = sub i16 %zext_ln1319_48, i16 %p_shl2"   --->   Operation 2488 'sub' 'sub_ln1393_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2489 [1/1] (0.00ns)   --->   "%lhs_227 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_226, i6 0"   --->   Operation 2489 'bitconcatenate' 'lhs_227' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2490 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%ret_V_122 = add i16 %lhs_227, i16 %sub_ln1393_5"   --->   Operation 2490 'add' 'ret_V_122' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2491 [1/1] (0.00ns)   --->   "%trunc_ln864_124 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_122, i32 6, i32 15"   --->   Operation 2491 'partselect' 'trunc_ln864_124' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2492 [1/1] (0.00ns)   --->   "%shl_ln1319_41 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h1_activ_V_11, i2 0"   --->   Operation 2492 'bitconcatenate' 'shl_ln1319_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln1319_77 = zext i11 %shl_ln1319_41"   --->   Operation 2493 'zext' 'zext_ln1319_77' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2494 [1/1] (0.00ns)   --->   "%zext_ln1319_78 = zext i11 %shl_ln1319_41"   --->   Operation 2494 'zext' 'zext_ln1319_78' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2495 [1/1] (1.63ns)   --->   "%r_V_517 = add i12 %zext_ln1319_78, i12 %zext_ln1319_57"   --->   Operation 2495 'add' 'r_V_517' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2496 [1/1] (0.00ns)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_517, i32 5"   --->   Operation 2496 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2497 [1/1] (1.54ns)   --->   "%sub_ln1319_46 = sub i13 0, i13 %zext_ln1319_58"   --->   Operation 2497 'sub' 'sub_ln1319_46' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln1319_77 = sext i13 %sub_ln1319_46"   --->   Operation 2498 'sext' 'sext_ln1319_77' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2499 [1/1] (1.67ns)   --->   "%r_V_526 = sub i14 %sext_ln1319_77, i14 %zext_ln1319_61"   --->   Operation 2499 'sub' 'r_V_526' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2500 [1/1] (0.00ns)   --->   "%lhs_251 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_250, i6 0"   --->   Operation 2500 'bitconcatenate' 'lhs_251' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2501 [1/1] (0.00ns)   --->   "%sext_ln1393_103 = sext i14 %r_V_526"   --->   Operation 2501 'sext' 'sext_ln1393_103' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2502 [1/1] (2.07ns)   --->   "%ret_V_135 = add i16 %lhs_251, i16 %sext_ln1393_103"   --->   Operation 2502 'add' 'ret_V_135' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2503 [1/1] (0.00ns)   --->   "%trunc_ln864_136 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_135, i32 6, i32 15"   --->   Operation 2503 'partselect' 'trunc_ln864_136' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2504 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_526, i32 5"   --->   Operation 2504 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln423_147 = zext i1 %tmp_137"   --->   Operation 2505 'zext' 'zext_ln423_147' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln423_14 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_135, i32 6, i32 14"   --->   Operation 2506 'partselect' 'trunc_ln423_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2507 [1/1] (0.00ns)   --->   "%zext_ln423_148 = zext i1 %tmp_137"   --->   Operation 2507 'zext' 'zext_ln423_148' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2508 [1/1] (1.73ns)   --->   "%h2_V_2 = add i10 %zext_ln423_147, i10 %trunc_ln864_136"   --->   Operation 2508 'add' 'h2_V_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2509 [1/1] (1.82ns)   --->   "%add_ln86_2 = add i9 %zext_ln423_148, i9 %trunc_ln423_14" [Forward_propagation.cpp:86]   --->   Operation 2509 'add' 'add_ln86_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln423_156 = zext i1 %tmp_145"   --->   Operation 2510 'zext' 'zext_ln423_156' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2511 [1/1] (1.73ns)   --->   "%lhs_268 = add i10 %zext_ln423_156, i10 %trunc_ln864_145"   --->   Operation 2511 'add' 'lhs_268' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2512 [1/1] (0.00ns)   --->   "%lhs_269 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_268, i6 0"   --->   Operation 2512 'bitconcatenate' 'lhs_269' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2513 [1/1] (0.00ns)   --->   "%zext_ln1393_13 = zext i13 %r_V_535"   --->   Operation 2513 'zext' 'zext_ln1393_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2514 [1/1] (2.07ns)   --->   "%ret_V_145 = add i16 %lhs_269, i16 %zext_ln1393_13"   --->   Operation 2514 'add' 'ret_V_145' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2515 [1/1] (0.00ns)   --->   "%trunc_ln864_146 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_145, i32 6, i32 15"   --->   Operation 2515 'partselect' 'trunc_ln864_146' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln423_157 = zext i1 %tmp_146"   --->   Operation 2516 'zext' 'zext_ln423_157' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2517 [1/1] (1.73ns)   --->   "%lhs_270 = add i10 %zext_ln423_157, i10 %trunc_ln864_146"   --->   Operation 2517 'add' 'lhs_270' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2518 [1/1] (0.00ns)   --->   "%zext_ln423_170 = zext i1 %tmp_158"   --->   Operation 2518 'zext' 'zext_ln423_170' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2519 [1/1] (1.73ns)   --->   "%lhs_292 = add i10 %zext_ln423_170, i10 %trunc_ln864_158"   --->   Operation 2519 'add' 'lhs_292' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2520 [1/1] (0.00ns)   --->   "%shl_ln1319_55 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h1_activ_V_11, i5 0"   --->   Operation 2520 'bitconcatenate' 'shl_ln1319_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2521 [1/1] (0.00ns)   --->   "%zext_ln1319_104 = zext i14 %shl_ln1319_55"   --->   Operation 2521 'zext' 'zext_ln1319_104' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2522 [1/1] (1.81ns)   --->   "%r_V_546 = add i15 %zext_ln1319_104, i15 %zext_ln1319_77"   --->   Operation 2522 'add' 'r_V_546' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2523 [1/1] (0.00ns)   --->   "%lhs_293 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_292, i6 0"   --->   Operation 2523 'bitconcatenate' 'lhs_293' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2524 [1/1] (0.00ns)   --->   "%zext_ln1393_20 = zext i15 %r_V_546"   --->   Operation 2524 'zext' 'zext_ln1393_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2525 [1/1] (2.07ns)   --->   "%ret_V_158 = add i16 %lhs_293, i16 %zext_ln1393_20"   --->   Operation 2525 'add' 'ret_V_158' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2526 [1/1] (0.00ns)   --->   "%trunc_ln864_159 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_158, i32 6, i32 15"   --->   Operation 2526 'partselect' 'trunc_ln864_159' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2527 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_546, i32 5"   --->   Operation 2527 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2528 [1/1] (0.00ns)   --->   "%zext_ln423_171 = zext i1 %tmp_159"   --->   Operation 2528 'zext' 'zext_ln423_171' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2529 [1/1] (0.00ns)   --->   "%trunc_ln423_16 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_158, i32 6, i32 14"   --->   Operation 2529 'partselect' 'trunc_ln423_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2530 [1/1] (0.00ns)   --->   "%zext_ln423_172 = zext i1 %tmp_159"   --->   Operation 2530 'zext' 'zext_ln423_172' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2531 [1/1] (1.73ns)   --->   "%h2_V_4 = add i10 %zext_ln423_171, i10 %trunc_ln864_159"   --->   Operation 2531 'add' 'h2_V_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2532 [1/1] (1.82ns)   --->   "%add_ln86_4 = add i9 %zext_ln423_172, i9 %trunc_ln423_16" [Forward_propagation.cpp:86]   --->   Operation 2532 'add' 'add_ln86_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2533 [1/1] (1.67ns)   --->   "%r_V_147 = sub i14 %zext_ln1319_50, i14 %zext_ln1319_52"   --->   Operation 2533 'sub' 'r_V_147' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2534 [1/1] (0.00ns)   --->   "%lhs_313 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_312, i6 0"   --->   Operation 2534 'bitconcatenate' 'lhs_313' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln1393_117 = sext i14 %r_V_147"   --->   Operation 2535 'sext' 'sext_ln1393_117' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2536 [1/1] (2.07ns)   --->   "%ret_V_168 = add i16 %lhs_313, i16 %sext_ln1393_117"   --->   Operation 2536 'add' 'ret_V_168' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2537 [1/1] (0.00ns)   --->   "%trunc_ln864_170 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_168, i32 6, i32 15"   --->   Operation 2537 'partselect' 'trunc_ln864_170' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2538 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_147, i32 5"   --->   Operation 2538 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2539 [1/1] (0.00ns)   --->   "%zext_ln423_182 = zext i1 %tmp_169"   --->   Operation 2539 'zext' 'zext_ln423_182' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2540 [1/1] (1.73ns)   --->   "%lhs_314 = add i10 %zext_ln423_182, i10 %trunc_ln864_170"   --->   Operation 2540 'add' 'lhs_314' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2541 [1/1] (1.67ns)   --->   "%r_V_552 = sub i14 %sext_ln1319_77, i14 %zext_ln1319_55"   --->   Operation 2541 'sub' 'r_V_552' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2542 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_552, i32 5"   --->   Operation 2542 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2543 [1/1] (1.73ns)   --->   "%r_V_159 = sub i11 0, i11 %zext_ln1319_60"   --->   Operation 2543 'sub' 'r_V_159' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V_159, i32 5"   --->   Operation 2544 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2545 [1/1] (0.00ns)   --->   "%zext_ln423_205 = zext i1 %tmp_189"   --->   Operation 2545 'zext' 'zext_ln423_205' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2546 [1/1] (1.73ns)   --->   "%lhs_354 = add i10 %zext_ln423_205, i10 %trunc_ln864_192"   --->   Operation 2546 'add' 'lhs_354' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2547 [1/1] (1.81ns)   --->   "%r_V_568 = add i15 %zext_ln1319_85, i15 %zext_ln1319_87"   --->   Operation 2547 'add' 'r_V_568' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2548 [1/1] (0.00ns)   --->   "%lhs_355 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_354, i6 0"   --->   Operation 2548 'bitconcatenate' 'lhs_355' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln1393_27 = zext i15 %r_V_568"   --->   Operation 2549 'zext' 'zext_ln1393_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2550 [1/1] (2.07ns)   --->   "%ret_V_189 = add i16 %lhs_355, i16 %zext_ln1393_27"   --->   Operation 2550 'add' 'ret_V_189' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2551 [1/1] (0.00ns)   --->   "%trunc_ln864_193 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_189, i32 6, i32 15"   --->   Operation 2551 'partselect' 'trunc_ln864_193' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_568, i32 5"   --->   Operation 2552 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2553 [1/1] (0.00ns)   --->   "%zext_ln423_206 = zext i1 %tmp_190"   --->   Operation 2553 'zext' 'zext_ln423_206' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2554 [1/1] (1.73ns)   --->   "%lhs_356 = add i10 %zext_ln423_206, i10 %trunc_ln864_193"   --->   Operation 2554 'add' 'lhs_356' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2555 [1/1] (0.00ns)   --->   "%r_V_613 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h1_activ_V_10, i1 0"   --->   Operation 2555 'bitconcatenate' 'r_V_613' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2556 [1/1] (0.00ns)   --->   "%zext_ln1319_116 = zext i10 %r_V_613"   --->   Operation 2556 'zext' 'zext_ln1319_116' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2557 [1/1] (1.67ns)   --->   "%r_V_569 = sub i14 %zext_ln1319_52, i14 %zext_ln1319_116"   --->   Operation 2557 'sub' 'r_V_569' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2558 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_569, i32 5"   --->   Operation 2558 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2559 [1/1] (1.73ns)   --->   "%lhs_380 = add i10 %zext_ln423_214, i10 %trunc_ln864_205"   --->   Operation 2559 'add' 'lhs_380' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2560 [1/3] (0.00ns) (grouped into DSP with root node ret_V_202)   --->   "%r_V_574 = mul i16 %zext_ln1319_54, i16 65489"   --->   Operation 2560 'mul' 'r_V_574' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2561 [1/1] (0.00ns)   --->   "%lhs_381 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_380, i6 0"   --->   Operation 2561 'bitconcatenate' 'lhs_381' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2562 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_202 = add i16 %lhs_381, i16 %r_V_574"   --->   Operation 2562 'add' 'ret_V_202' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 2563 [1/1] (0.00ns)   --->   "%zext_ln423_224 = zext i1 %tmp_209"   --->   Operation 2563 'zext' 'zext_ln423_224' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2564 [1/1] (1.73ns)   --->   "%lhs_396 = add i10 %zext_ln423_224, i10 %trunc_ln864_213"   --->   Operation 2564 'add' 'lhs_396' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2565 [1/1] (0.00ns)   --->   "%lhs_397 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_396, i6 0"   --->   Operation 2565 'bitconcatenate' 'lhs_397' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln1393_129 = sext i15 %r_V_582"   --->   Operation 2566 'sext' 'sext_ln1393_129' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2567 [1/1] (2.07ns)   --->   "%ret_V_211 = add i16 %lhs_397, i16 %sext_ln1393_129"   --->   Operation 2567 'add' 'ret_V_211' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2568 [1/1] (0.00ns)   --->   "%trunc_ln864_214 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_211, i32 6, i32 15"   --->   Operation 2568 'partselect' 'trunc_ln864_214' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2569 [1/1] (0.00ns)   --->   "%zext_ln423_225 = zext i1 %tmp_210"   --->   Operation 2569 'zext' 'zext_ln423_225' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2570 [1/1] (1.73ns)   --->   "%lhs_398 = add i10 %zext_ln423_225, i10 %trunc_ln864_214"   --->   Operation 2570 'add' 'lhs_398' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2571 [1/1] (1.81ns)   --->   "%r_V_583 = sub i15 %zext_ln1319_85, i15 %zext_ln1319_76"   --->   Operation 2571 'sub' 'r_V_583' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2572 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_583, i32 5"   --->   Operation 2572 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2573 [1/1] (0.00ns)   --->   "%shl_ln1319_60 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h1_activ_V_10, i3 0"   --->   Operation 2573 'bitconcatenate' 'shl_ln1319_60' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2574 [1/1] (0.00ns)   --->   "%zext_ln1319_118 = zext i12 %shl_ln1319_60"   --->   Operation 2574 'zext' 'zext_ln1319_118' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2575 [1/1] (0.00ns)   --->   "%zext_ln1319_119 = zext i12 %shl_ln1319_60"   --->   Operation 2575 'zext' 'zext_ln1319_119' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2576 [1/1] (1.54ns)   --->   "%r_V_584 = add i13 %zext_ln1319_119, i13 %zext_ln1319_51"   --->   Operation 2576 'add' 'r_V_584' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_584, i32 5"   --->   Operation 2577 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2578 [1/1] (0.00ns)   --->   "%zext_ln423_237 = zext i1 %tmp_221"   --->   Operation 2578 'zext' 'zext_ln423_237' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2579 [1/1] (1.73ns)   --->   "%lhs_418 = add i10 %zext_ln423_237, i10 %trunc_ln864_225"   --->   Operation 2579 'add' 'lhs_418' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2580 [1/1] (0.00ns)   --->   "%lhs_419 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_418, i6 0"   --->   Operation 2580 'bitconcatenate' 'lhs_419' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln1393_133 = sext i15 %r_V_592"   --->   Operation 2581 'sext' 'sext_ln1393_133' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2582 [1/1] (2.07ns)   --->   "%ret_V_223 = add i16 %lhs_419, i16 %sext_ln1393_133"   --->   Operation 2582 'add' 'ret_V_223' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln864_226 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_223, i32 6, i32 15"   --->   Operation 2583 'partselect' 'trunc_ln864_226' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2584 [1/1] (0.00ns)   --->   "%zext_ln423_238 = zext i1 %tmp_222"   --->   Operation 2584 'zext' 'zext_ln423_238' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2585 [1/1] (1.73ns)   --->   "%lhs_420 = add i10 %zext_ln423_238, i10 %trunc_ln864_226"   --->   Operation 2585 'add' 'lhs_420' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2586 [1/1] (0.00ns)   --->   "%zext_ln423_245 = zext i1 %tmp_228"   --->   Operation 2586 'zext' 'zext_ln423_245' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2587 [1/1] (1.73ns)   --->   "%lhs_434 = add i10 %zext_ln423_245, i10 %trunc_ln864_234"   --->   Operation 2587 'add' 'lhs_434' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2588 [1/1] (0.00ns)   --->   "%lhs_435 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_434, i6 0"   --->   Operation 2588 'bitconcatenate' 'lhs_435' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2589 [1/1] (0.00ns)   --->   "%zext_ln1393_45 = zext i13 %r_V_599"   --->   Operation 2589 'zext' 'zext_ln1393_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2590 [1/1] (2.07ns)   --->   "%ret_V_232 = add i16 %lhs_435, i16 %zext_ln1393_45"   --->   Operation 2590 'add' 'ret_V_232' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2591 [1/1] (0.00ns)   --->   "%trunc_ln864_235 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_232, i32 6, i32 15"   --->   Operation 2591 'partselect' 'trunc_ln864_235' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2592 [1/1] (0.00ns)   --->   "%zext_ln423_246 = zext i1 %tmp_229"   --->   Operation 2592 'zext' 'zext_ln423_246' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2593 [1/1] (1.73ns)   --->   "%lhs_436 = add i10 %zext_ln423_246, i10 %trunc_ln864_235"   --->   Operation 2593 'add' 'lhs_436' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2594 [1/1] (1.81ns)   --->   "%sub_ln1319_86 = sub i15 0, i15 %zext_ln1319_104"   --->   Operation 2594 'sub' 'sub_ln1319_86' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln1319_84 = sext i15 %sub_ln1319_86"   --->   Operation 2595 'sext' 'sext_ln1319_84' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2596 [1/1] (1.94ns)   --->   "%r_V_605 = sub i16 %sext_ln1319_84, i16 %zext_ln1319_59"   --->   Operation 2596 'sub' 'r_V_605' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2597 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_605, i32 5"   --->   Operation 2597 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2598 [1/1] (0.00ns)   --->   "%lhs_459 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_458, i6 0"   --->   Operation 2598 'bitconcatenate' 'lhs_459' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2599 [1/1] (0.00ns)   --->   "%zext_ln1393_54 = zext i15 %r_V_610"   --->   Operation 2599 'zext' 'zext_ln1393_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2600 [1/1] (2.07ns)   --->   "%ret_V_245 = add i16 %lhs_459, i16 %zext_ln1393_54"   --->   Operation 2600 'add' 'ret_V_245' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2601 [1/1] (0.00ns)   --->   "%trunc_ln864_248 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_245, i32 6, i32 15"   --->   Operation 2601 'partselect' 'trunc_ln864_248' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2602 [1/1] (0.00ns)   --->   "%zext_ln423_258 = zext i1 %tmp_239"   --->   Operation 2602 'zext' 'zext_ln423_258' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2603 [1/1] (1.73ns)   --->   "%lhs_460 = add i10 %zext_ln423_258, i10 %trunc_ln864_248"   --->   Operation 2603 'add' 'lhs_460' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2604 [1/1] (0.00ns)   --->   "%lhs_461 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_460, i6 0"   --->   Operation 2604 'bitconcatenate' 'lhs_461' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln1393_55 = zext i15 %r_V_611"   --->   Operation 2605 'zext' 'zext_ln1393_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2606 [1/1] (2.07ns)   --->   "%ret_V_246 = add i16 %lhs_461, i16 %zext_ln1393_55"   --->   Operation 2606 'add' 'ret_V_246' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2607 [1/1] (0.00ns)   --->   "%trunc_ln864_249 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_246, i32 6, i32 15"   --->   Operation 2607 'partselect' 'trunc_ln864_249' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2608 [1/1] (1.81ns)   --->   "%r_V_612 = sub i15 %zext_ln1319_85, i15 %zext_ln1319_87"   --->   Operation 2608 'sub' 'r_V_612' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2609 [1/1] (0.00ns)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_612, i32 5"   --->   Operation 2609 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2610 [1/1] (0.00ns)   --->   "%shl_ln1319_65 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h1_activ_V_11, i4 0"   --->   Operation 2610 'bitconcatenate' 'shl_ln1319_65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln1319_126 = zext i13 %shl_ln1319_65"   --->   Operation 2611 'zext' 'zext_ln1319_126' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2612 [1/1] (1.67ns)   --->   "%sub_ln1319_91 = sub i14 0, i14 %zext_ln1319_126"   --->   Operation 2612 'sub' 'sub_ln1319_91' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln1319_86 = sext i14 %sub_ln1319_91"   --->   Operation 2613 'sext' 'sext_ln1319_86' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2614 [1/1] (1.81ns)   --->   "%r_V_614 = sub i15 %sext_ln1319_86, i15 %zext_ln1319_77"   --->   Operation 2614 'sub' 'r_V_614' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2615 [1/1] (0.00ns)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_614, i32 5"   --->   Operation 2615 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2616 [1/1] (1.63ns)   --->   "%r_V_622 = sub i12 0, i12 %zext_ln1319_78"   --->   Operation 2616 'sub' 'r_V_622' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2617 [1/1] (0.00ns)   --->   "%lhs_491 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_490, i6 0"   --->   Operation 2617 'bitconcatenate' 'lhs_491' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln1393_142 = sext i12 %r_V_622"   --->   Operation 2618 'sext' 'sext_ln1393_142' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2619 [1/1] (2.07ns)   --->   "%ret_V_262 = add i16 %lhs_491, i16 %sext_ln1393_142"   --->   Operation 2619 'add' 'ret_V_262' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln864_265 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_262, i32 6, i32 15"   --->   Operation 2620 'partselect' 'trunc_ln864_265' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2621 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_622, i32 5"   --->   Operation 2621 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln423_273 = zext i1 %tmp_253"   --->   Operation 2622 'zext' 'zext_ln423_273' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2623 [1/1] (0.00ns)   --->   "%trunc_ln423_27 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_262, i32 6, i32 14"   --->   Operation 2623 'partselect' 'trunc_ln423_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln423_274 = zext i1 %tmp_253"   --->   Operation 2624 'zext' 'zext_ln423_274' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2625 [1/1] (1.73ns)   --->   "%h2_V_13 = add i10 %zext_ln423_273, i10 %trunc_ln864_265"   --->   Operation 2625 'add' 'h2_V_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2626 [1/1] (1.82ns)   --->   "%add_ln86_13 = add i9 %zext_ln423_274, i9 %trunc_ln423_27" [Forward_propagation.cpp:86]   --->   Operation 2626 'add' 'add_ln86_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2627 [1/1] (1.77ns)   --->   "%icmp_ln1695_25 = icmp_sgt  i10 %h2_V_13, i10 0"   --->   Operation 2627 'icmp' 'icmp_ln1695_25' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2628 [1/1] (1.81ns)   --->   "%r_V_632 = sub i15 %zext_ln1319_118, i15 %zext_ln1319_117"   --->   Operation 2628 'sub' 'r_V_632' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2629 [1/1] (0.00ns)   --->   "%lhs_511 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_510, i6 0"   --->   Operation 2629 'bitconcatenate' 'lhs_511' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln1393_147 = sext i15 %r_V_632"   --->   Operation 2630 'sext' 'sext_ln1393_147' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2631 [1/1] (2.07ns)   --->   "%ret_V_273 = add i16 %lhs_511, i16 %sext_ln1393_147"   --->   Operation 2631 'add' 'ret_V_273' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2632 [1/1] (0.00ns)   --->   "%trunc_ln864_276 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_273, i32 6, i32 15"   --->   Operation 2632 'partselect' 'trunc_ln864_276' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2633 [1/1] (0.00ns)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_632, i32 5"   --->   Operation 2633 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2634 [1/1] (0.00ns)   --->   "%zext_ln423_285 = zext i1 %tmp_264"   --->   Operation 2634 'zext' 'zext_ln423_285' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 2635 [1/1] (1.73ns)   --->   "%lhs_512 = add i10 %zext_ln423_285, i10 %trunc_ln864_276"   --->   Operation 2635 'add' 'lhs_512' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2636 [1/1] (1.54ns)   --->   "%r_V_633 = sub i13 %zext_ln1319_58, i13 %zext_ln1319_53"   --->   Operation 2636 'sub' 'r_V_633' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2637 [1/1] (0.00ns)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_633, i32 5"   --->   Operation 2637 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.08>
ST_30 : Operation 2638 [1/1] (0.00ns)   --->   "%zext_ln423_121 = zext i1 %tmp_112"   --->   Operation 2638 'zext' 'zext_ln423_121' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2639 [1/1] (1.73ns)   --->   "%lhs_206 = add i10 %zext_ln423_121, i10 %trunc_ln864_112"   --->   Operation 2639 'add' 'lhs_206' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2640 [1/1] (0.00ns)   --->   "%lhs_207 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_206, i6 0"   --->   Operation 2640 'bitconcatenate' 'lhs_207' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln1393_92 = sext i13 %r_V_509"   --->   Operation 2641 'sext' 'sext_ln1393_92' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2642 [1/1] (2.07ns)   --->   "%ret_V_111 = add i16 %lhs_207, i16 %sext_ln1393_92"   --->   Operation 2642 'add' 'ret_V_111' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2643 [1/1] (0.00ns)   --->   "%trunc_ln864_113 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_111, i32 6, i32 15"   --->   Operation 2643 'partselect' 'trunc_ln864_113' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln423_122 = zext i1 %tmp_113"   --->   Operation 2644 'zext' 'zext_ln423_122' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2645 [1/1] (0.00ns)   --->   "%trunc_ln423_12 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_111, i32 6, i32 14"   --->   Operation 2645 'partselect' 'trunc_ln423_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2646 [1/1] (0.00ns)   --->   "%zext_ln423_123 = zext i1 %tmp_113"   --->   Operation 2646 'zext' 'zext_ln423_123' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2647 [1/1] (1.73ns)   --->   "%h2_V = add i10 %zext_ln423_122, i10 %trunc_ln864_113"   --->   Operation 2647 'add' 'h2_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2648 [1/1] (1.82ns)   --->   "%add_ln86 = add i9 %zext_ln423_123, i9 %trunc_ln423_12" [Forward_propagation.cpp:86]   --->   Operation 2648 'add' 'add_ln86' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2649 [1/1] (0.00ns)   --->   "%zext_ln423_133 = zext i1 %tmp_123"   --->   Operation 2649 'zext' 'zext_ln423_133' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2650 [1/1] (1.73ns)   --->   "%lhs_228 = add i10 %zext_ln423_133, i10 %trunc_ln864_124"   --->   Operation 2650 'add' 'lhs_228' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2651 [1/1] (0.00ns)   --->   "%lhs_229 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_228, i6 0"   --->   Operation 2651 'bitconcatenate' 'lhs_229' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2652 [1/1] (0.00ns)   --->   "%zext_ln1393_8 = zext i12 %r_V_517"   --->   Operation 2652 'zext' 'zext_ln1393_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2653 [1/1] (2.07ns)   --->   "%ret_V_123 = add i16 %lhs_229, i16 %zext_ln1393_8"   --->   Operation 2653 'add' 'ret_V_123' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2654 [1/1] (0.00ns)   --->   "%trunc_ln864_125 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_123, i32 6, i32 15"   --->   Operation 2654 'partselect' 'trunc_ln864_125' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2655 [1/1] (0.00ns)   --->   "%zext_ln423_134 = zext i1 %tmp_124"   --->   Operation 2655 'zext' 'zext_ln423_134' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2656 [1/1] (0.00ns)   --->   "%trunc_ln423_13 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_123, i32 6, i32 14"   --->   Operation 2656 'partselect' 'trunc_ln423_13' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2657 [1/1] (0.00ns)   --->   "%zext_ln423_135 = zext i1 %tmp_124"   --->   Operation 2657 'zext' 'zext_ln423_135' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2658 [1/1] (1.73ns)   --->   "%h2_V_1 = add i10 %zext_ln423_134, i10 %trunc_ln864_125"   --->   Operation 2658 'add' 'h2_V_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2659 [1/1] (1.82ns)   --->   "%add_ln86_1 = add i9 %zext_ln423_135, i9 %trunc_ln423_13" [Forward_propagation.cpp:86]   --->   Operation 2659 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2660 [1/1] (1.77ns)   --->   "%icmp_ln1695_14 = icmp_sgt  i10 %h2_V_2, i10 0"   --->   Operation 2660 'icmp' 'icmp_ln1695_14' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2661 [1/1] (0.96ns)   --->   "%h2_activ_V_2 = select i1 %icmp_ln1695_14, i9 %add_ln86_2, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2661 'select' 'h2_activ_V_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2662 [1/1] (0.00ns)   --->   "%lhs_271 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_270, i6 0"   --->   Operation 2662 'bitconcatenate' 'lhs_271' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln1393_106 = sext i15 %r_V_536"   --->   Operation 2663 'sext' 'sext_ln1393_106' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2664 [1/1] (2.07ns)   --->   "%ret_V_146 = add i16 %lhs_271, i16 %sext_ln1393_106"   --->   Operation 2664 'add' 'ret_V_146' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2665 [1/1] (0.00ns)   --->   "%trunc_ln864_147 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_146, i32 6, i32 15"   --->   Operation 2665 'partselect' 'trunc_ln864_147' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2666 [1/1] (0.00ns)   --->   "%zext_ln423_158 = zext i1 %tmp_147"   --->   Operation 2666 'zext' 'zext_ln423_158' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2667 [1/1] (0.00ns)   --->   "%trunc_ln423_15 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_146, i32 6, i32 14"   --->   Operation 2667 'partselect' 'trunc_ln423_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2668 [1/1] (0.00ns)   --->   "%zext_ln423_159 = zext i1 %tmp_147"   --->   Operation 2668 'zext' 'zext_ln423_159' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2669 [1/1] (1.73ns)   --->   "%h2_V_3 = add i10 %zext_ln423_158, i10 %trunc_ln864_147"   --->   Operation 2669 'add' 'h2_V_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2670 [1/1] (1.82ns)   --->   "%add_ln86_3 = add i9 %zext_ln423_159, i9 %trunc_ln423_15" [Forward_propagation.cpp:86]   --->   Operation 2670 'add' 'add_ln86_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2671 [1/1] (1.77ns)   --->   "%icmp_ln1695_15 = icmp_sgt  i10 %h2_V_3, i10 0"   --->   Operation 2671 'icmp' 'icmp_ln1695_15' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2672 [1/1] (1.77ns)   --->   "%icmp_ln1695_16 = icmp_sgt  i10 %h2_V_4, i10 0"   --->   Operation 2672 'icmp' 'icmp_ln1695_16' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2673 [1/1] (0.96ns)   --->   "%h2_activ_V_16 = select i1 %icmp_ln1695_16, i9 %add_ln86_4, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2673 'select' 'h2_activ_V_16' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2674 [1/1] (0.00ns)   --->   "%lhs_315 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_314, i6 0"   --->   Operation 2674 'bitconcatenate' 'lhs_315' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln1393_118 = sext i14 %r_V_552"   --->   Operation 2675 'sext' 'sext_ln1393_118' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2676 [1/1] (2.07ns)   --->   "%ret_V_169 = add i16 %lhs_315, i16 %sext_ln1393_118"   --->   Operation 2676 'add' 'ret_V_169' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2677 [1/1] (0.00ns)   --->   "%trunc_ln864_171 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_169, i32 6, i32 15"   --->   Operation 2677 'partselect' 'trunc_ln864_171' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2678 [1/1] (0.00ns)   --->   "%zext_ln423_183 = zext i1 %tmp_170"   --->   Operation 2678 'zext' 'zext_ln423_183' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2679 [1/1] (0.00ns)   --->   "%trunc_ln423_17 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_169, i32 6, i32 14"   --->   Operation 2679 'partselect' 'trunc_ln423_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2680 [1/1] (0.00ns)   --->   "%zext_ln423_184 = zext i1 %tmp_170"   --->   Operation 2680 'zext' 'zext_ln423_184' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2681 [1/1] (1.73ns)   --->   "%h2_V_5 = add i10 %zext_ln423_183, i10 %trunc_ln864_171"   --->   Operation 2681 'add' 'h2_V_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2682 [1/1] (1.82ns)   --->   "%add_ln86_5 = add i9 %zext_ln423_184, i9 %trunc_ln423_17" [Forward_propagation.cpp:86]   --->   Operation 2682 'add' 'add_ln86_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2683 [1/1] (1.77ns)   --->   "%icmp_ln1695_17 = icmp_sgt  i10 %h2_V_5, i10 0"   --->   Operation 2683 'icmp' 'icmp_ln1695_17' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2684 [1/1] (0.00ns)   --->   "%lhs_337 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_336, i6 0"   --->   Operation 2684 'bitconcatenate' 'lhs_337' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln1393_125 = sext i11 %r_V_159"   --->   Operation 2685 'sext' 'sext_ln1393_125' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2686 [1/1] (2.07ns)   --->   "%ret_V_180 = add i16 %lhs_337, i16 %sext_ln1393_125"   --->   Operation 2686 'add' 'ret_V_180' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2687 [1/1] (0.00ns)   --->   "%trunc_ln864_183 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_180, i32 6, i32 15"   --->   Operation 2687 'partselect' 'trunc_ln864_183' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2688 [1/1] (0.00ns)   --->   "%zext_ln423_195 = zext i1 %tmp_181"   --->   Operation 2688 'zext' 'zext_ln423_195' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2689 [1/1] (0.00ns)   --->   "%trunc_ln423_18 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_180, i32 6, i32 14"   --->   Operation 2689 'partselect' 'trunc_ln423_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2690 [1/1] (1.73ns)   --->   "%h2_V_6 = add i10 %zext_ln423_195, i10 %trunc_ln864_183"   --->   Operation 2690 'add' 'h2_V_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2691 [1/1] (1.77ns)   --->   "%icmp_ln1695_18 = icmp_sgt  i10 %h2_V_6, i10 0"   --->   Operation 2691 'icmp' 'icmp_ln1695_18' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2692 [1/1] (0.00ns)   --->   "%lhs_357 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_356, i6 0"   --->   Operation 2692 'bitconcatenate' 'lhs_357' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln859_10 = sext i14 %r_V_569"   --->   Operation 2693 'sext' 'sext_ln859_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2694 [1/1] (2.07ns)   --->   "%ret_V_190 = add i16 %lhs_357, i16 %sext_ln859_10"   --->   Operation 2694 'add' 'ret_V_190' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2695 [1/1] (0.00ns)   --->   "%trunc_ln864_194 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_190, i32 6, i32 15"   --->   Operation 2695 'partselect' 'trunc_ln864_194' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln423_207 = zext i1 %tmp_191"   --->   Operation 2696 'zext' 'zext_ln423_207' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2697 [1/1] (1.73ns)   --->   "%lhs_358 = add i10 %zext_ln423_207, i10 %trunc_ln864_194"   --->   Operation 2697 'add' 'lhs_358' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2698 [1/1] (0.00ns)   --->   "%lhs_359 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_358, i6 0"   --->   Operation 2698 'bitconcatenate' 'lhs_359' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2699 [1/1] (2.07ns)   --->   "%ret_V_191 = add i16 %lhs_359, i16 %sext_ln1393_125"   --->   Operation 2699 'add' 'ret_V_191' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2700 [1/1] (0.00ns)   --->   "%trunc_ln864_195 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_191, i32 6, i32 15"   --->   Operation 2700 'partselect' 'trunc_ln864_195' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2701 [1/1] (0.00ns)   --->   "%trunc_ln423_20 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_191, i32 6, i32 14"   --->   Operation 2701 'partselect' 'trunc_ln423_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2702 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_202 = add i16 %lhs_381, i16 %r_V_574"   --->   Operation 2702 'add' 'ret_V_202' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 2703 [1/1] (0.00ns)   --->   "%trunc_ln864_206 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_202, i32 6, i32 15"   --->   Operation 2703 'partselect' 'trunc_ln864_206' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2704 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_202, i32 5"   --->   Operation 2704 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2705 [1/1] (0.00ns)   --->   "%zext_ln423_215 = zext i1 %tmp_200"   --->   Operation 2705 'zext' 'zext_ln423_215' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2706 [1/1] (0.00ns)   --->   "%trunc_ln423_21 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_202, i32 6, i32 14"   --->   Operation 2706 'partselect' 'trunc_ln423_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2707 [1/1] (0.00ns)   --->   "%zext_ln423_216 = zext i1 %tmp_200"   --->   Operation 2707 'zext' 'zext_ln423_216' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2708 [1/1] (1.73ns)   --->   "%h2_V_8 = add i10 %zext_ln423_215, i10 %trunc_ln864_206"   --->   Operation 2708 'add' 'h2_V_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2709 [1/1] (1.82ns)   --->   "%add_ln86_8 = add i9 %zext_ln423_216, i9 %trunc_ln423_21" [Forward_propagation.cpp:86]   --->   Operation 2709 'add' 'add_ln86_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2710 [1/1] (1.77ns)   --->   "%icmp_ln1695_20 = icmp_sgt  i10 %h2_V_8, i10 0"   --->   Operation 2710 'icmp' 'icmp_ln1695_20' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2711 [1/1] (0.00ns)   --->   "%lhs_399 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_398, i6 0"   --->   Operation 2711 'bitconcatenate' 'lhs_399' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln859_12 = sext i15 %r_V_583"   --->   Operation 2712 'sext' 'sext_ln859_12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2713 [1/1] (2.07ns)   --->   "%ret_V_212 = add i16 %lhs_399, i16 %sext_ln859_12"   --->   Operation 2713 'add' 'ret_V_212' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2714 [1/1] (0.00ns)   --->   "%trunc_ln864_215 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_212, i32 6, i32 15"   --->   Operation 2714 'partselect' 'trunc_ln864_215' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2715 [1/1] (0.00ns)   --->   "%zext_ln423_226 = zext i1 %tmp_211"   --->   Operation 2715 'zext' 'zext_ln423_226' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2716 [1/1] (1.73ns)   --->   "%lhs_400 = add i10 %zext_ln423_226, i10 %trunc_ln864_215"   --->   Operation 2716 'add' 'lhs_400' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2717 [1/1] (0.00ns)   --->   "%lhs_401 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_400, i6 0"   --->   Operation 2717 'bitconcatenate' 'lhs_401' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2718 [1/1] (0.00ns)   --->   "%zext_ln1393_37 = zext i13 %r_V_584"   --->   Operation 2718 'zext' 'zext_ln1393_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2719 [1/1] (2.07ns)   --->   "%ret_V_213 = add i16 %lhs_401, i16 %zext_ln1393_37"   --->   Operation 2719 'add' 'ret_V_213' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2720 [1/1] (0.00ns)   --->   "%trunc_ln864_216 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_213, i32 6, i32 15"   --->   Operation 2720 'partselect' 'trunc_ln864_216' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2721 [1/1] (0.00ns)   --->   "%lhs_421 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_420, i6 0"   --->   Operation 2721 'bitconcatenate' 'lhs_421' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2722 [1/1] (2.07ns)   --->   "%ret_V_224 = add i16 %lhs_421, i16 %zext_ln1393_7"   --->   Operation 2722 'add' 'ret_V_224' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2723 [1/1] (0.00ns)   --->   "%trunc_ln864_227 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_224, i32 6, i32 15"   --->   Operation 2723 'partselect' 'trunc_ln864_227' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2724 [1/1] (1.73ns)   --->   "%lhs_422 = add i10 %zext_ln423_132, i10 %trunc_ln864_227"   --->   Operation 2724 'add' 'lhs_422' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2725 [1/1] (0.00ns)   --->   "%lhs_423 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_422, i6 0"   --->   Operation 2725 'bitconcatenate' 'lhs_423' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2726 [1/1] (2.07ns)   --->   "%ret_V_225 = add i16 %lhs_423, i16 %sext_ln1393_117"   --->   Operation 2726 'add' 'ret_V_225' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2727 [1/1] (0.00ns)   --->   "%trunc_ln864_228 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_225, i32 6, i32 15"   --->   Operation 2727 'partselect' 'trunc_ln864_228' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2728 [1/1] (0.00ns)   --->   "%lhs_437 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_436, i6 0"   --->   Operation 2728 'bitconcatenate' 'lhs_437' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2729 [1/1] (0.00ns)   --->   "%zext_ln1393_46 = zext i15 %r_V_600"   --->   Operation 2729 'zext' 'zext_ln1393_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2730 [1/1] (2.07ns)   --->   "%ret_V_233 = add i16 %lhs_437, i16 %zext_ln1393_46"   --->   Operation 2730 'add' 'ret_V_233' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2731 [1/1] (0.00ns)   --->   "%trunc_ln864_236 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_233, i32 6, i32 15"   --->   Operation 2731 'partselect' 'trunc_ln864_236' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2732 [1/1] (0.00ns)   --->   "%zext_ln423_247 = zext i1 %tmp_230"   --->   Operation 2732 'zext' 'zext_ln423_247' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2733 [1/1] (1.73ns)   --->   "%lhs_438 = add i10 %zext_ln423_247, i10 %trunc_ln864_236"   --->   Operation 2733 'add' 'lhs_438' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2734 [1/1] (0.00ns)   --->   "%lhs_439 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_438, i6 0"   --->   Operation 2734 'bitconcatenate' 'lhs_439' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln1393_47 = zext i15 %r_V_601"   --->   Operation 2735 'zext' 'zext_ln1393_47' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2736 [1/1] (2.07ns)   --->   "%ret_V_234 = add i16 %lhs_439, i16 %zext_ln1393_47"   --->   Operation 2736 'add' 'ret_V_234' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2737 [1/1] (0.00ns)   --->   "%trunc_ln864_237 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_234, i32 6, i32 15"   --->   Operation 2737 'partselect' 'trunc_ln864_237' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2738 [1/1] (0.00ns)   --->   "%zext_ln423_259 = zext i1 %tmp_240"   --->   Operation 2738 'zext' 'zext_ln423_259' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2739 [1/1] (1.73ns)   --->   "%lhs_462 = add i10 %zext_ln423_259, i10 %trunc_ln864_249"   --->   Operation 2739 'add' 'lhs_462' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2740 [1/1] (0.00ns)   --->   "%lhs_463 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_462, i6 0"   --->   Operation 2740 'bitconcatenate' 'lhs_463' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2741 [1/1] (2.07ns)   --->   "%ret_V_247 = add i16 %lhs_463, i16 %sext_ln1393_135"   --->   Operation 2741 'add' 'ret_V_247' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2742 [1/1] (0.00ns)   --->   "%trunc_ln864_250 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_247, i32 6, i32 15"   --->   Operation 2742 'partselect' 'trunc_ln864_250' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2743 [1/1] (1.73ns)   --->   "%lhs_464 = add i10 %zext_ln423_260, i10 %trunc_ln864_250"   --->   Operation 2743 'add' 'lhs_464' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2744 [1/1] (0.96ns)   --->   "%h2_activ_V_13 = select i1 %icmp_ln1695_25, i9 %add_ln86_13, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2744 'select' 'h2_activ_V_13' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2745 [1/1] (0.00ns)   --->   "%lhs_513 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_512, i6 0"   --->   Operation 2745 'bitconcatenate' 'lhs_513' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln859_18 = sext i13 %r_V_633"   --->   Operation 2746 'sext' 'sext_ln859_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2747 [1/1] (2.07ns)   --->   "%ret_V_274 = add i16 %lhs_513, i16 %sext_ln859_18"   --->   Operation 2747 'add' 'ret_V_274' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2748 [1/1] (0.00ns)   --->   "%trunc_ln864_277 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_274, i32 6, i32 15"   --->   Operation 2748 'partselect' 'trunc_ln864_277' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2749 [1/1] (0.00ns)   --->   "%zext_ln423_286 = zext i1 %tmp_265"   --->   Operation 2749 'zext' 'zext_ln423_286' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2750 [1/1] (0.00ns)   --->   "%trunc_ln423_28 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_274, i32 6, i32 14"   --->   Operation 2750 'partselect' 'trunc_ln423_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2751 [1/1] (0.00ns)   --->   "%zext_ln423_287 = zext i1 %tmp_265"   --->   Operation 2751 'zext' 'zext_ln423_287' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2752 [1/1] (1.73ns)   --->   "%h2_V_14 = add i10 %zext_ln423_286, i10 %trunc_ln864_277"   --->   Operation 2752 'add' 'h2_V_14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2753 [1/1] (1.82ns)   --->   "%add_ln86_14 = add i9 %zext_ln423_287, i9 %trunc_ln423_28" [Forward_propagation.cpp:86]   --->   Operation 2753 'add' 'add_ln86_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2754 [1/1] (1.77ns)   --->   "%icmp_ln1695_26 = icmp_sgt  i10 %h2_V_14, i10 0"   --->   Operation 2754 'icmp' 'icmp_ln1695_26' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2755 [1/1] (0.00ns)   --->   "%zext_ln1319_141 = zext i9 %h2_activ_V_2"   --->   Operation 2755 'zext' 'zext_ln1319_141' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2756 [1/1] (0.00ns)   --->   "%zext_ln1319_142 = zext i9 %h2_activ_V_2"   --->   Operation 2756 'zext' 'zext_ln1319_142' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2757 [1/1] (0.00ns)   --->   "%zext_ln1319_150 = zext i9 %h2_activ_V_16"   --->   Operation 2757 'zext' 'zext_ln1319_150' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2758 [1/1] (0.00ns)   --->   "%zext_ln1319_151 = zext i9 %h2_activ_V_16"   --->   Operation 2758 'zext' 'zext_ln1319_151' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2759 [1/1] (4.35ns)   --->   "%r_V_643 = mul i15 %zext_ln1319_151, i15 35"   --->   Operation 2759 'mul' 'r_V_643' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2760 [1/1] (0.00ns)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_643, i32 5"   --->   Operation 2760 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2761 [1/1] (4.35ns)   --->   "%r_V_656 = mul i14 %zext_ln1319_150, i14 25"   --->   Operation 2761 'mul' 'r_V_656' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2762 [1/1] (0.00ns)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_656, i32 5"   --->   Operation 2762 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2763 [1/1] (0.00ns)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_16, i32 5"   --->   Operation 2763 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2764 [1/1] (4.35ns)   --->   "%r_V_682 = mul i14 %zext_ln1319_142, i14 29"   --->   Operation 2764 'mul' 'r_V_682' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2765 [1/1] (0.00ns)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_682, i32 5"   --->   Operation 2765 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2766 [1/1] (4.35ns)   --->   "%r_V_696 = mul i14 %zext_ln1319_142, i14 21"   --->   Operation 2766 'mul' 'r_V_696' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2767 [1/1] (0.00ns)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_696, i32 5"   --->   Operation 2767 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2768 [1/1] (4.35ns)   --->   "%r_V_708 = mul i15 %zext_ln1319_141, i15 32743"   --->   Operation 2768 'mul' 'r_V_708' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2769 [1/1] (0.00ns)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_708, i32 5"   --->   Operation 2769 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_2, i32 2"   --->   Operation 2770 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2771 [1/1] (0.00ns)   --->   "%trunc_ln423_41 = trunc i9 %h2_activ_V_16"   --->   Operation 2771 'trunc' 'trunc_ln423_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2772 [1/1] (0.00ns)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_16, i32 3"   --->   Operation 2772 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 7.14>
ST_31 : Operation 2773 [1/1] (1.77ns)   --->   "%icmp_ln1695_12 = icmp_sgt  i10 %h2_V, i10 0"   --->   Operation 2773 'icmp' 'icmp_ln1695_12' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2774 [1/1] (0.96ns)   --->   "%h2_activ_V = select i1 %icmp_ln1695_12, i9 %add_ln86, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2774 'select' 'h2_activ_V' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2775 [1/1] (1.77ns)   --->   "%icmp_ln1695_13 = icmp_sgt  i10 %h2_V_1, i10 0"   --->   Operation 2775 'icmp' 'icmp_ln1695_13' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2776 [1/1] (0.96ns)   --->   "%h2_activ_V_1 = select i1 %icmp_ln1695_13, i9 %add_ln86_1, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2776 'select' 'h2_activ_V_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2777 [1/1] (0.96ns)   --->   "%h2_activ_V_3 = select i1 %icmp_ln1695_15, i9 %add_ln86_3, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2777 'select' 'h2_activ_V_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2778 [1/1] (0.96ns)   --->   "%h2_activ_V_5 = select i1 %icmp_ln1695_17, i9 %add_ln86_5, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2778 'select' 'h2_activ_V_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln423_196 = zext i1 %tmp_181"   --->   Operation 2779 'zext' 'zext_ln423_196' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2780 [1/1] (1.82ns)   --->   "%add_ln86_6 = add i9 %zext_ln423_196, i9 %trunc_ln423_18" [Forward_propagation.cpp:86]   --->   Operation 2780 'add' 'add_ln86_6' <Predicate = (icmp_ln1695_18)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2781 [1/1] (0.96ns)   --->   "%h2_activ_V_6 = select i1 %icmp_ln1695_18, i9 %add_ln86_6, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2781 'select' 'h2_activ_V_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2782 [1/1] (1.73ns)   --->   "%h2_V_7 = add i10 %zext_ln423_195, i10 %trunc_ln864_195"   --->   Operation 2782 'add' 'h2_V_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2783 [1/1] (1.82ns)   --->   "%add_ln86_7 = add i9 %zext_ln423_196, i9 %trunc_ln423_20" [Forward_propagation.cpp:86]   --->   Operation 2783 'add' 'add_ln86_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2784 [1/1] (1.77ns)   --->   "%icmp_ln1695_19 = icmp_sgt  i10 %h2_V_7, i10 0"   --->   Operation 2784 'icmp' 'icmp_ln1695_19' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2785 [1/1] (0.00ns)   --->   "%zext_ln423_227 = zext i1 %tmp_212"   --->   Operation 2785 'zext' 'zext_ln423_227' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2786 [1/1] (1.73ns)   --->   "%lhs_402 = add i10 %zext_ln423_227, i10 %trunc_ln864_216"   --->   Operation 2786 'add' 'lhs_402' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2787 [1/1] (0.00ns)   --->   "%lhs_403 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_402, i6 0"   --->   Operation 2787 'bitconcatenate' 'lhs_403' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln1393_130 = sext i14 %r_V_585"   --->   Operation 2788 'sext' 'sext_ln1393_130' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2789 [1/1] (2.07ns)   --->   "%ret_V_214 = add i16 %lhs_403, i16 %sext_ln1393_130"   --->   Operation 2789 'add' 'ret_V_214' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2790 [1/1] (0.00ns)   --->   "%trunc_ln864_217 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_214, i32 6, i32 15"   --->   Operation 2790 'partselect' 'trunc_ln864_217' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2791 [1/1] (0.00ns)   --->   "%zext_ln423_228 = zext i1 %tmp_213"   --->   Operation 2791 'zext' 'zext_ln423_228' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2792 [1/1] (0.00ns)   --->   "%trunc_ln423_22 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_214, i32 6, i32 14"   --->   Operation 2792 'partselect' 'trunc_ln423_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2793 [1/1] (0.00ns)   --->   "%zext_ln423_229 = zext i1 %tmp_213"   --->   Operation 2793 'zext' 'zext_ln423_229' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2794 [1/1] (1.73ns)   --->   "%h2_V_9 = add i10 %zext_ln423_228, i10 %trunc_ln864_217"   --->   Operation 2794 'add' 'h2_V_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2795 [1/1] (1.82ns)   --->   "%add_ln86_9 = add i9 %zext_ln423_229, i9 %trunc_ln423_22" [Forward_propagation.cpp:86]   --->   Operation 2795 'add' 'add_ln86_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2796 [1/1] (1.73ns)   --->   "%lhs_424 = add i10 %zext_ln423_182, i10 %trunc_ln864_228"   --->   Operation 2796 'add' 'lhs_424' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2797 [1/1] (0.00ns)   --->   "%lhs_425 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_424, i6 0"   --->   Operation 2797 'bitconcatenate' 'lhs_425' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2798 [1/1] (0.00ns)   --->   "%zext_ln1393_42 = zext i13 %r_V_593"   --->   Operation 2798 'zext' 'zext_ln1393_42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2799 [1/1] (2.07ns)   --->   "%ret_V_226 = add i16 %lhs_425, i16 %zext_ln1393_42"   --->   Operation 2799 'add' 'ret_V_226' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2800 [1/1] (0.00ns)   --->   "%trunc_ln864_229 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_226, i32 6, i32 15"   --->   Operation 2800 'partselect' 'trunc_ln864_229' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2801 [1/1] (0.00ns)   --->   "%zext_ln423_239 = zext i1 %tmp_223"   --->   Operation 2801 'zext' 'zext_ln423_239' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2802 [1/1] (0.00ns)   --->   "%trunc_ln423_23 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_226, i32 6, i32 14"   --->   Operation 2802 'partselect' 'trunc_ln423_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2803 [1/1] (0.00ns)   --->   "%zext_ln423_240 = zext i1 %tmp_223"   --->   Operation 2803 'zext' 'zext_ln423_240' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2804 [1/1] (1.73ns)   --->   "%h2_V_10 = add i10 %zext_ln423_239, i10 %trunc_ln864_229"   --->   Operation 2804 'add' 'h2_V_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2805 [1/1] (1.82ns)   --->   "%add_ln86_10 = add i9 %zext_ln423_240, i9 %trunc_ln423_23" [Forward_propagation.cpp:86]   --->   Operation 2805 'add' 'add_ln86_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2806 [1/1] (0.00ns)   --->   "%zext_ln423_248 = zext i1 %tmp_231"   --->   Operation 2806 'zext' 'zext_ln423_248' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2807 [1/1] (1.73ns)   --->   "%lhs_440 = add i10 %zext_ln423_248, i10 %trunc_ln864_237"   --->   Operation 2807 'add' 'lhs_440' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2808 [1/1] (0.00ns)   --->   "%lhs_441 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_440, i6 0"   --->   Operation 2808 'bitconcatenate' 'lhs_441' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2809 [1/1] (0.00ns)   --->   "%zext_ln1393_48 = zext i10 %r_V_602"   --->   Operation 2809 'zext' 'zext_ln1393_48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2810 [1/1] (2.07ns)   --->   "%ret_V_235 = add i16 %lhs_441, i16 %zext_ln1393_48"   --->   Operation 2810 'add' 'ret_V_235' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2811 [1/1] (0.00ns)   --->   "%trunc_ln864_238 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_235, i32 6, i32 15"   --->   Operation 2811 'partselect' 'trunc_ln864_238' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2812 [1/1] (0.00ns)   --->   "%zext_ln423_249 = zext i1 %tmp_232"   --->   Operation 2812 'zext' 'zext_ln423_249' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2813 [1/1] (1.73ns)   --->   "%lhs_442 = add i10 %zext_ln423_249, i10 %trunc_ln864_238"   --->   Operation 2813 'add' 'lhs_442' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2814 [1/1] (0.00ns)   --->   "%lhs_465 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_464, i6 0"   --->   Operation 2814 'bitconcatenate' 'lhs_465' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln859_14 = sext i15 %r_V_612"   --->   Operation 2815 'sext' 'sext_ln859_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2816 [1/1] (2.07ns)   --->   "%ret_V_248 = add i16 %lhs_465, i16 %sext_ln859_14"   --->   Operation 2816 'add' 'ret_V_248' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2817 [1/1] (0.00ns)   --->   "%trunc_ln864_251 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_248, i32 6, i32 15"   --->   Operation 2817 'partselect' 'trunc_ln864_251' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2818 [1/1] (0.00ns)   --->   "%zext_ln423_261 = zext i1 %tmp_242"   --->   Operation 2818 'zext' 'zext_ln423_261' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2819 [1/1] (1.73ns)   --->   "%lhs_466 = add i10 %zext_ln423_261, i10 %trunc_ln864_251"   --->   Operation 2819 'add' 'lhs_466' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2820 [1/1] (0.00ns)   --->   "%lhs_467 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_466, i6 0"   --->   Operation 2820 'bitconcatenate' 'lhs_467' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2821 [1/1] (0.00ns)   --->   "%zext_ln1393_56 = zext i10 %r_V_613"   --->   Operation 2821 'zext' 'zext_ln1393_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2822 [1/1] (2.07ns)   --->   "%ret_V_249 = add i16 %lhs_467, i16 %zext_ln1393_56"   --->   Operation 2822 'add' 'ret_V_249' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2823 [1/1] (0.00ns)   --->   "%trunc_ln864_252 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_249, i32 6, i32 15"   --->   Operation 2823 'partselect' 'trunc_ln864_252' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln1319_132 = zext i9 %h2_activ_V"   --->   Operation 2824 'zext' 'zext_ln1319_132' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2825 [1/1] (0.00ns)   --->   "%zext_ln1319_133 = zext i9 %h2_activ_V"   --->   Operation 2825 'zext' 'zext_ln1319_133' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln1319_138 = zext i9 %h2_activ_V_1"   --->   Operation 2826 'zext' 'zext_ln1319_138' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2827 [1/1] (0.00ns)   --->   "%zext_ln1319_139 = zext i9 %h2_activ_V_1"   --->   Operation 2827 'zext' 'zext_ln1319_139' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln1319_140 = zext i9 %h2_activ_V_1"   --->   Operation 2828 'zext' 'zext_ln1319_140' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2829 [3/3] (1.05ns) (grouped into DSP with root node ret_V_286)   --->   "%mul_ln1393_4 = mul i16 %zext_ln1319_139, i16 65469"   --->   Operation 2829 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2830 [1/1] (0.00ns)   --->   "%zext_ln1319_147 = zext i9 %h2_activ_V_3"   --->   Operation 2830 'zext' 'zext_ln1319_147' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln1319_148 = zext i9 %h2_activ_V_3"   --->   Operation 2831 'zext' 'zext_ln1319_148' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2832 [1/1] (4.35ns)   --->   "%r_V_243 = mul i15 %zext_ln1319_148, i15 35"   --->   Operation 2832 'mul' 'r_V_243' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2833 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_243, i32 5"   --->   Operation 2833 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2834 [1/1] (0.00ns)   --->   "%zext_ln1319_149 = zext i9 %h2_activ_V_16"   --->   Operation 2834 'zext' 'zext_ln1319_149' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2835 [1/1] (0.00ns)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_5, i32 5"   --->   Operation 2835 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2836 [1/1] (0.00ns)   --->   "%zext_ln1319_155 = zext i9 %h2_activ_V_6"   --->   Operation 2836 'zext' 'zext_ln1319_155' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2837 [1/1] (4.35ns)   --->   "%r_V_644 = mul i15 %zext_ln1319_155, i15 32746"   --->   Operation 2837 'mul' 'r_V_644' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2838 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_644, i32 5"   --->   Operation 2838 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2839 [1/1] (0.00ns)   --->   "%trunc_ln1319_4 = trunc i9 %h2_activ_V"   --->   Operation 2839 'trunc' 'trunc_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2840 [1/1] (0.00ns)   --->   "%trunc_ln1319_8 = trunc i9 %h2_activ_V"   --->   Operation 2840 'trunc' 'trunc_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln1319_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1319_8, i3 0"   --->   Operation 2841 'bitconcatenate' 'trunc_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2842 [1/1] (1.82ns)   --->   "%add_ln1393_309 = add i6 %trunc_ln1319_5, i6 %trunc_ln1319_4"   --->   Operation 2842 'add' 'add_ln1393_309' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2843 [1/1] (0.00ns)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln1393_309, i32 5"   --->   Operation 2843 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2844 [1/1] (4.35ns)   --->   "%r_V_655 = mul i15 %zext_ln1319_148, i15 32746"   --->   Operation 2844 'mul' 'r_V_655' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2845 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_655, i32 5"   --->   Operation 2845 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2846 [3/3] (1.05ns) (grouped into DSP with root node ret_V_317)   --->   "%r_V_666 = mul i16 %zext_ln1319_139, i16 65486"   --->   Operation 2846 'mul' 'r_V_666' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2847 [1/1] (0.00ns)   --->   "%zext_ln1319_215 = zext i9 %h2_activ_V_5"   --->   Operation 2847 'zext' 'zext_ln1319_215' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2848 [1/1] (4.35ns)   --->   "%r_V_669 = mul i15 %zext_ln1319_215, i15 32745"   --->   Operation 2848 'mul' 'r_V_669' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2849 [1/1] (0.00ns)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_669, i32 5"   --->   Operation 2849 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2850 [1/1] (4.35ns)   --->   "%r_V_681 = mul i15 %zext_ln1319_140, i15 32747"   --->   Operation 2850 'mul' 'r_V_681' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2851 [1/1] (0.00ns)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_681, i32 5"   --->   Operation 2851 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2852 [1/1] (0.00ns)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_3, i32 2"   --->   Operation 2852 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2853 [1/1] (4.35ns)   --->   "%r_V_684 = mul i13 %zext_ln1319_149, i13 11"   --->   Operation 2853 'mul' 'r_V_684' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2854 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_684, i32 5"   --->   Operation 2854 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2855 [1/1] (4.35ns)   --->   "%r_V_694 = mul i14 %zext_ln1319_132, i14 29"   --->   Operation 2855 'mul' 'r_V_694' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2856 [1/1] (0.00ns)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_694, i32 5"   --->   Operation 2856 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2857 [1/1] (4.35ns)   --->   "%r_V_697 = mul i15 %zext_ln1319_151, i15 32747"   --->   Operation 2857 'mul' 'r_V_697' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2858 [1/1] (0.00ns)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_697, i32 5"   --->   Operation 2858 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2859 [3/3] (1.05ns) (grouped into DSP with root node ret_V_363)   --->   "%r_V_706 = mul i15 %zext_ln1319_133, i15 32747"   --->   Operation 2859 'mul' 'r_V_706' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 2860 [1/1] (4.35ns)   --->   "%r_V_707 = mul i13 %zext_ln1319_138, i13 13"   --->   Operation 2860 'mul' 'r_V_707' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_707, i32 5"   --->   Operation 2861 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2862 [1/1] (4.35ns)   --->   "%r_V_709 = mul i14 %zext_ln1319_147, i14 21"   --->   Operation 2862 'mul' 'r_V_709' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_709, i32 5"   --->   Operation 2863 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2864 [1/1] (4.35ns)   --->   "%r_V_722 = mul i15 %zext_ln1319_141, i15 32742"   --->   Operation 2864 'mul' 'r_V_722' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2865 [1/1] (0.00ns)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_722, i32 5"   --->   Operation 2865 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2866 [1/1] (4.35ns)   --->   "%r_V_733 = mul i14 %zext_ln1319_147, i14 25"   --->   Operation 2866 'mul' 'r_V_733' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2867 [1/1] (0.00ns)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_733, i32 5"   --->   Operation 2867 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 2868 [1/1] (4.35ns)   --->   "%r_V_734 = mul i14 %zext_ln1319_150, i14 29"   --->   Operation 2868 'mul' 'r_V_734' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2869 [1/1] (0.00ns)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_734, i32 5"   --->   Operation 2869 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.17>
ST_32 : Operation 2870 [1/1] (0.96ns)   --->   "%h2_activ_V_7 = select i1 %icmp_ln1695_19, i9 %add_ln86_7, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2870 'select' 'h2_activ_V_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2871 [1/1] (0.96ns)   --->   "%h2_activ_V_8 = select i1 %icmp_ln1695_20, i9 %add_ln86_8, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2871 'select' 'h2_activ_V_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2872 [1/1] (1.77ns)   --->   "%icmp_ln1695_21 = icmp_sgt  i10 %h2_V_9, i10 0"   --->   Operation 2872 'icmp' 'icmp_ln1695_21' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2873 [1/1] (0.96ns)   --->   "%h2_activ_V_17 = select i1 %icmp_ln1695_21, i9 %add_ln86_9, i9 0" [Forward_propagation.cpp:122]   --->   Operation 2873 'select' 'h2_activ_V_17' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2874 [1/1] (1.77ns)   --->   "%icmp_ln1695_22 = icmp_sgt  i10 %h2_V_10, i10 0"   --->   Operation 2874 'icmp' 'icmp_ln1695_22' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2875 [1/1] (0.00ns)   --->   "%lhs_443 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_442, i6 0"   --->   Operation 2875 'bitconcatenate' 'lhs_443' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln1393_49 = zext i13 %r_V_603"   --->   Operation 2876 'zext' 'zext_ln1393_49' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2877 [1/1] (2.07ns)   --->   "%ret_V_236 = add i16 %lhs_443, i16 %zext_ln1393_49"   --->   Operation 2877 'add' 'ret_V_236' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2878 [1/1] (0.00ns)   --->   "%trunc_ln864_239 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_236, i32 6, i32 15"   --->   Operation 2878 'partselect' 'trunc_ln864_239' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln423_250 = zext i1 %tmp_233"   --->   Operation 2879 'zext' 'zext_ln423_250' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2880 [1/1] (1.73ns)   --->   "%lhs_444 = add i10 %zext_ln423_250, i10 %trunc_ln864_239"   --->   Operation 2880 'add' 'lhs_444' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2881 [1/1] (0.00ns)   --->   "%lhs_445 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_444, i6 0"   --->   Operation 2881 'bitconcatenate' 'lhs_445' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2882 [1/1] (0.00ns)   --->   "%zext_ln1393_50 = zext i14 %r_V_604"   --->   Operation 2882 'zext' 'zext_ln1393_50' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2883 [1/1] (2.07ns)   --->   "%ret_V_237 = add i16 %lhs_445, i16 %zext_ln1393_50"   --->   Operation 2883 'add' 'ret_V_237' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2884 [1/1] (0.00ns)   --->   "%trunc_ln864_240 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_237, i32 6, i32 15"   --->   Operation 2884 'partselect' 'trunc_ln864_240' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2885 [1/1] (0.00ns)   --->   "%zext_ln423_262 = zext i1 %tmp_243"   --->   Operation 2885 'zext' 'zext_ln423_262' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2886 [1/1] (1.73ns)   --->   "%lhs_468 = add i10 %zext_ln423_262, i10 %trunc_ln864_252"   --->   Operation 2886 'add' 'lhs_468' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2887 [1/1] (0.00ns)   --->   "%lhs_469 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_468, i6 0"   --->   Operation 2887 'bitconcatenate' 'lhs_469' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln1393_136 = sext i15 %r_V_614"   --->   Operation 2888 'sext' 'sext_ln1393_136' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2889 [1/1] (2.07ns)   --->   "%ret_V_250 = add i16 %lhs_469, i16 %sext_ln1393_136"   --->   Operation 2889 'add' 'ret_V_250' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2890 [1/1] (0.00ns)   --->   "%trunc_ln864_253 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_250, i32 6, i32 15"   --->   Operation 2890 'partselect' 'trunc_ln864_253' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln423_263 = zext i1 %tmp_244"   --->   Operation 2891 'zext' 'zext_ln423_263' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2892 [1/1] (0.00ns)   --->   "%trunc_ln423_26 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_250, i32 6, i32 14"   --->   Operation 2892 'partselect' 'trunc_ln423_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2893 [1/1] (0.00ns)   --->   "%zext_ln423_264 = zext i1 %tmp_244"   --->   Operation 2893 'zext' 'zext_ln423_264' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2894 [1/1] (1.73ns)   --->   "%h2_V_12 = add i10 %zext_ln423_263, i10 %trunc_ln864_253"   --->   Operation 2894 'add' 'h2_V_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2895 [1/1] (1.82ns)   --->   "%add_ln86_12 = add i9 %zext_ln423_264, i9 %trunc_ln423_26" [Forward_propagation.cpp:86]   --->   Operation 2895 'add' 'add_ln86_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln1319_134 = zext i9 %h2_activ_V"   --->   Operation 2896 'zext' 'zext_ln1319_134' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2897 [1/1] (0.00ns)   --->   "%shl_ln1319_71 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V, i4 0"   --->   Operation 2897 'bitconcatenate' 'shl_ln1319_71' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2898 [1/1] (0.00ns)   --->   "%zext_ln1319_135 = zext i13 %shl_ln1319_71"   --->   Operation 2898 'zext' 'zext_ln1319_135' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2899 [1/1] (0.00ns)   --->   "%shl_ln1319_72 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V, i2 0"   --->   Operation 2899 'bitconcatenate' 'shl_ln1319_72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2900 [1/1] (0.00ns)   --->   "%zext_ln1319_136 = zext i11 %shl_ln1319_72"   --->   Operation 2900 'zext' 'zext_ln1319_136' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2901 [1/1] (0.00ns)   --->   "%zext_ln1319_137 = zext i11 %shl_ln1319_72"   --->   Operation 2901 'zext' 'zext_ln1319_137' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2902 [1/1] (1.67ns)   --->   "%r_V_241 = sub i14 %zext_ln1319_137, i14 %zext_ln1319_135"   --->   Operation 2902 'sub' 'r_V_241' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2903 [1/1] (1.81ns)   --->   "%add_ln1393_291 = add i14 %r_V_241, i14 1472"   --->   Operation 2903 'add' 'add_ln1393_291' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2904 [1/1] (0.00ns)   --->   "%trunc_ln864_290 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %add_ln1393_291, i32 6, i32 13"   --->   Operation 2904 'partselect' 'trunc_ln864_290' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2905 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_241, i32 5"   --->   Operation 2905 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2906 [2/3] (1.05ns) (grouped into DSP with root node ret_V_286)   --->   "%mul_ln1393_4 = mul i16 %zext_ln1319_139, i16 65469"   --->   Operation 2906 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2907 [1/1] (0.00ns)   --->   "%zext_ln1319_152 = zext i9 %h2_activ_V_6"   --->   Operation 2907 'zext' 'zext_ln1319_152' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln1319_157 = zext i9 %h2_activ_V_7"   --->   Operation 2908 'zext' 'zext_ln1319_157' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2909 [1/1] (0.00ns)   --->   "%zext_ln1319_163 = zext i9 %h2_activ_V_8"   --->   Operation 2909 'zext' 'zext_ln1319_163' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2910 [1/1] (0.00ns)   --->   "%zext_ln1319_164 = zext i9 %h2_activ_V_8"   --->   Operation 2910 'zext' 'zext_ln1319_164' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2911 [1/1] (4.35ns)   --->   "%r_V_646 = mul i15 %zext_ln1319_164, i15 52"   --->   Operation 2911 'mul' 'r_V_646' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_646, i32 5"   --->   Operation 2912 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2913 [1/1] (0.00ns)   --->   "%zext_ln1319_166 = zext i9 %h2_activ_V_17"   --->   Operation 2913 'zext' 'zext_ln1319_166' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2914 [1/1] (0.00ns)   --->   "%shl_ln1319_79 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V, i3 0"   --->   Operation 2914 'bitconcatenate' 'shl_ln1319_79' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2915 [1/1] (0.00ns)   --->   "%zext_ln1319_192 = zext i12 %shl_ln1319_79"   --->   Operation 2915 'zext' 'zext_ln1319_192' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_653 = add i13 %zext_ln1319_192, i13 %zext_ln1319_134"   --->   Operation 2916 'add' 'r_V_653' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2917 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%ret_V_300 = add i13 %r_V_653, i13 1408"   --->   Operation 2917 'add' 'ret_V_300' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2918 [1/1] (0.00ns)   --->   "%trunc_ln864_305 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %ret_V_300, i32 6, i32 12"   --->   Operation 2918 'partselect' 'trunc_ln864_305' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln423_314 = zext i1 %tmp_290"   --->   Operation 2919 'zext' 'zext_ln423_314' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2920 [1/1] (1.87ns)   --->   "%lhs_564 = add i7 %zext_ln423_314, i7 %trunc_ln864_305"   --->   Operation 2920 'add' 'lhs_564' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2921 [1/1] (0.00ns)   --->   "%shl_ln1319_80 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %h2_activ_V_1, i6 0"   --->   Operation 2921 'bitconcatenate' 'shl_ln1319_80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2922 [1/1] (0.00ns)   --->   "%zext_ln1319_193 = zext i15 %shl_ln1319_80"   --->   Operation 2922 'zext' 'zext_ln1319_193' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2923 [1/1] (0.00ns)   --->   "%shl_ln1319_81 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_1, i1 0"   --->   Operation 2923 'bitconcatenate' 'shl_ln1319_81' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2924 [1/1] (0.00ns)   --->   "%zext_ln1319_194 = zext i10 %shl_ln1319_81"   --->   Operation 2924 'zext' 'zext_ln1319_194' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2925 [1/1] (1.94ns)   --->   "%r_V_255 = sub i16 %zext_ln1319_194, i16 %zext_ln1319_193"   --->   Operation 2925 'sub' 'r_V_255' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2926 [1/1] (0.00ns)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_255, i32 5"   --->   Operation 2926 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2927 [1/1] (0.00ns)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_7, i32 3"   --->   Operation 2927 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2928 [1/1] (0.00ns)   --->   "%trunc_ln423_31 = trunc i9 %h2_activ_V_8"   --->   Operation 2928 'trunc' 'trunc_ln423_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2929 [1/1] (0.00ns)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_17, i32 5"   --->   Operation 2929 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2930 [1/1] (0.00ns)   --->   "%shl_ln1319_90 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V, i1 0"   --->   Operation 2930 'bitconcatenate' 'shl_ln1319_90' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln1319_209 = zext i10 %shl_ln1319_90"   --->   Operation 2931 'zext' 'zext_ln1319_209' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2932 [1/1] (0.00ns)   --->   "%zext_ln1319_210 = zext i10 %shl_ln1319_90"   --->   Operation 2932 'zext' 'zext_ln1319_210' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2933 [2/3] (1.05ns) (grouped into DSP with root node ret_V_317)   --->   "%r_V_666 = mul i16 %zext_ln1319_139, i16 65486"   --->   Operation 2933 'mul' 'r_V_666' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln1319_214 = zext i9 %h2_activ_V_5"   --->   Operation 2934 'zext' 'zext_ln1319_214' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2935 [1/1] (0.00ns)   --->   "%trunc_ln423_33 = trunc i9 %h2_activ_V_7"   --->   Operation 2935 'trunc' 'trunc_ln423_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2936 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_8, i32 2"   --->   Operation 2936 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2937 [1/1] (4.35ns)   --->   "%r_V_673 = mul i15 %zext_ln1319_166, i15 37"   --->   Operation 2937 'mul' 'r_V_673' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2938 [1/1] (0.00ns)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_673, i32 5"   --->   Operation 2938 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2939 [3/3] (1.05ns) (grouped into DSP with root node ret_V_332)   --->   "%r_V_680 = mul i15 %zext_ln1319_133, i15 32739"   --->   Operation 2939 'mul' 'r_V_680' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2940 [1/1] (4.35ns)   --->   "%r_V_685 = mul i14 %zext_ln1319_214, i14 25"   --->   Operation 2940 'mul' 'r_V_685' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2941 [1/1] (0.00ns)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_685, i32 5"   --->   Operation 2941 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2942 [1/1] (4.35ns)   --->   "%r_V_288 = mul i14 %zext_ln1319_157, i14 27"   --->   Operation 2942 'mul' 'r_V_288' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2943 [1/1] (0.00ns)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_288, i32 5"   --->   Operation 2943 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln1393_105 = zext i14 %r_V_694"   --->   Operation 2944 'zext' 'zext_ln1393_105' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2945 [1/1] (1.81ns)   --->   "%ret_V_347 = add i15 %zext_ln1393_105, i15 32704"   --->   Operation 2945 'add' 'ret_V_347' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2946 [1/1] (0.00ns)   --->   "%trunc_ln864_352 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_347, i32 6, i32 14"   --->   Operation 2946 'partselect' 'trunc_ln864_352' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln864_12 = sext i9 %trunc_ln864_352"   --->   Operation 2947 'sext' 'sext_ln864_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2948 [1/1] (0.00ns)   --->   "%zext_ln423_363 = zext i1 %tmp_334"   --->   Operation 2948 'zext' 'zext_ln423_363' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2949 [1/1] (1.82ns)   --->   "%lhs_652 = add i10 %zext_ln423_363, i10 %sext_ln864_12"   --->   Operation 2949 'add' 'lhs_652' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2950 [1/1] (0.00ns)   --->   "%shl_ln1319_103 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_1, i4 0"   --->   Operation 2950 'bitconcatenate' 'shl_ln1319_103' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2951 [1/1] (0.00ns)   --->   "%zext_ln1319_233 = zext i13 %shl_ln1319_103"   --->   Operation 2951 'zext' 'zext_ln1319_233' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2952 [1/1] (0.00ns)   --->   "%shl_ln1319_104 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_1, i2 0"   --->   Operation 2952 'bitconcatenate' 'shl_ln1319_104' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2953 [1/1] (0.00ns)   --->   "%zext_ln1319_234 = zext i11 %shl_ln1319_104"   --->   Operation 2953 'zext' 'zext_ln1319_234' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2954 [1/1] (1.67ns)   --->   "%r_V_695 = sub i14 %zext_ln1319_233, i14 %zext_ln1319_234"   --->   Operation 2954 'sub' 'r_V_695' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2955 [1/1] (0.00ns)   --->   "%lhs_653 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_652, i6 0"   --->   Operation 2955 'bitconcatenate' 'lhs_653' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln859_24 = sext i14 %r_V_695"   --->   Operation 2956 'sext' 'sext_ln859_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2957 [1/1] (2.07ns)   --->   "%ret_V_348 = add i16 %lhs_653, i16 %sext_ln859_24"   --->   Operation 2957 'add' 'ret_V_348' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2958 [1/1] (0.00ns)   --->   "%trunc_ln864_353 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_348, i32 6, i32 15"   --->   Operation 2958 'partselect' 'trunc_ln864_353' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2959 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_695, i32 5"   --->   Operation 2959 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2960 [2/3] (1.05ns) (grouped into DSP with root node ret_V_363)   --->   "%r_V_706 = mul i15 %zext_ln1319_133, i15 32747"   --->   Operation 2960 'mul' 'r_V_706' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2961 [1/1] (4.35ns)   --->   "%r_V_320 = mul i14 %zext_ln1319_163, i14 22"   --->   Operation 2961 'mul' 'r_V_320' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2962 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_320, i32 5"   --->   Operation 2962 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2963 [3/3] (1.05ns) (grouped into DSP with root node ret_V_379)   --->   "%mul_ln1316_1 = mul i13 %zext_ln1319_134, i13 8181"   --->   Operation 2963 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_141 = sub i16 0, i16 %zext_ln1319_193"   --->   Operation 2964 'sub' 'sub_ln1319_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2965 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%r_V_721 = sub i16 %sub_ln1319_141, i16 %zext_ln1319_194"   --->   Operation 2965 'sub' 'r_V_721' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2966 [1/1] (0.00ns)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_721, i32 5"   --->   Operation 2966 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2967 [3/3] (1.05ns) (grouped into DSP with root node ret_V_396)   --->   "%mul_ln1393_5 = mul i16 %zext_ln1319_139, i16 65442"   --->   Operation 2967 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2968 [1/1] (4.35ns)   --->   "%r_V_736 = mul i14 %zext_ln1319_157, i14 29"   --->   Operation 2968 'mul' 'r_V_736' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2969 [1/1] (0.00ns)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_736, i32 5"   --->   Operation 2969 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2970 [1/1] (1.63ns)   --->   "%sub_ln1319_153 = sub i12 0, i12 %zext_ln1319_136"   --->   Operation 2970 'sub' 'sub_ln1319_153' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln1319_93 = sext i12 %sub_ln1319_153"   --->   Operation 2971 'sext' 'sext_ln1319_93' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2972 [1/1] (1.54ns)   --->   "%r_V_350 = sub i13 %sext_ln1319_93, i13 %zext_ln1319_134"   --->   Operation 2972 'sub' 'r_V_350' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2973 [1/1] (1.67ns)   --->   "%add_ln1393_417 = add i13 %r_V_350, i13 7680"   --->   Operation 2973 'add' 'add_ln1393_417' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2974 [1/1] (0.00ns)   --->   "%trunc_ln864_416 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %add_ln1393_417, i32 6, i32 12"   --->   Operation 2974 'partselect' 'trunc_ln864_416' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2975 [1/1] (0.00ns)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_350, i32 5"   --->   Operation 2975 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2976 [3/3] (1.05ns) (grouped into DSP with root node ret_V_411)   --->   "%r_V_744 = mul i16 %zext_ln1319_139, i16 83"   --->   Operation 2976 'mul' 'r_V_744' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2977 [1/1] (4.35ns)   --->   "%r_V_745 = mul i14 %zext_ln1319_142, i14 16373"   --->   Operation 2977 'mul' 'r_V_745' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2978 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_745, i32 5"   --->   Operation 2978 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2979 [1/1] (0.00ns)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_7, i32 2"   --->   Operation 2979 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2980 [1/1] (1.67ns)   --->   "%r_V_756 = sub i14 %zext_ln1319_135, i14 %zext_ln1319_210"   --->   Operation 2980 'sub' 'r_V_756' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2981 [1/1] (1.81ns)   --->   "%ret_V_426 = add i14 %r_V_756, i14 16192"   --->   Operation 2981 'add' 'ret_V_426' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2982 [1/1] (0.00ns)   --->   "%trunc_ln864_431 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %ret_V_426, i32 6, i32 13"   --->   Operation 2982 'partselect' 'trunc_ln864_431' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2983 [1/1] (0.00ns)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_756, i32 5"   --->   Operation 2983 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2984 [3/3] (1.05ns) (grouped into DSP with root node ret_V_427)   --->   "%mul_ln1393_8 = mul i16 %zext_ln1319_139, i16 137"   --->   Operation 2984 'mul' 'mul_ln1393_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 2985 [1/1] (4.35ns)   --->   "%r_V_757 = mul i14 %zext_ln1319_142, i14 16371"   --->   Operation 2985 'mul' 'r_V_757' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2986 [1/1] (0.00ns)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_757, i32 5"   --->   Operation 2986 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2987 [1/1] (4.35ns)   --->   "%r_V_760 = mul i14 %zext_ln1319_152, i14 16371"   --->   Operation 2987 'mul' 'r_V_760' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2988 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_760, i32 5"   --->   Operation 2988 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2989 [1/1] (1.54ns)   --->   "%r_V_373 = sub i13 %zext_ln1319_209, i13 %zext_ln1319_192"   --->   Operation 2989 'sub' 'r_V_373' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2990 [1/1] (1.67ns)   --->   "%add_ln1393_449 = add i13 %r_V_373, i13 1728"   --->   Operation 2990 'add' 'add_ln1393_449' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2991 [1/1] (0.00ns)   --->   "%trunc_ln864_447 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %add_ln1393_449, i32 6, i32 12"   --->   Operation 2991 'partselect' 'trunc_ln864_447' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln423_10 = sext i7 %trunc_ln864_447"   --->   Operation 2992 'sext' 'sext_ln423_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2993 [1/1] (0.00ns)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_373, i32 5"   --->   Operation 2993 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln423_456 = zext i1 %tmp_420"   --->   Operation 2994 'zext' 'zext_ln423_456' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2995 [1/1] (1.87ns)   --->   "%lhs_832 = add i8 %zext_ln423_456, i8 %sext_ln423_10"   --->   Operation 2995 'add' 'lhs_832' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2996 [1/1] (0.00ns)   --->   "%shl_ln1319_128 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_1, i5 0"   --->   Operation 2996 'bitconcatenate' 'shl_ln1319_128' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2997 [1/1] (0.00ns)   --->   "%zext_ln1319_268 = zext i14 %shl_ln1319_128"   --->   Operation 2997 'zext' 'zext_ln1319_268' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 2998 [1/1] (1.81ns)   --->   "%sub_ln1319_169 = sub i15 0, i15 %zext_ln1319_268"   --->   Operation 2998 'sub' 'sub_ln1319_169' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln1319_97 = sext i15 %sub_ln1319_169"   --->   Operation 2999 'sext' 'sext_ln1319_97' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3000 [1/1] (1.94ns)   --->   "%r_V_767 = sub i16 %sext_ln1319_97, i16 %zext_ln1319_139"   --->   Operation 3000 'sub' 'r_V_767' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3001 [1/1] (0.00ns)   --->   "%lhs_833 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lhs_832, i6 0"   --->   Operation 3001 'bitconcatenate' 'lhs_833' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln1393_224 = sext i14 %lhs_833"   --->   Operation 3002 'sext' 'sext_ln1393_224' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3003 [1/1] (2.07ns)   --->   "%ret_V_442 = add i16 %sext_ln1393_224, i16 %r_V_767"   --->   Operation 3003 'add' 'ret_V_442' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3004 [1/1] (0.00ns)   --->   "%trunc_ln864_448 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_442, i32 6, i32 15"   --->   Operation 3004 'partselect' 'trunc_ln864_448' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3005 [1/1] (0.00ns)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_767, i32 5"   --->   Operation 3005 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3006 [1/1] (4.35ns)   --->   "%r_V_769 = mul i14 %zext_ln1319_147, i14 29"   --->   Operation 3006 'mul' 'r_V_769' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3007 [1/1] (0.00ns)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_769, i32 5"   --->   Operation 3007 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3008 [1/1] (4.35ns)   --->   "%r_V_770 = mul i14 %zext_ln1319_150, i14 19"   --->   Operation 3008 'mul' 'r_V_770' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3009 [1/1] (0.00ns)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_770, i32 5"   --->   Operation 3009 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3010 [1/1] (1.54ns)   --->   "%sub_ln1393_3 = sub i13 1472, i13 %zext_ln1319_192"   --->   Operation 3010 'sub' 'sub_ln1393_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3011 [1/1] (0.00ns)   --->   "%trunc_ln864_463 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %sub_ln1393_3, i32 6, i32 12"   --->   Operation 3011 'partselect' 'trunc_ln864_463' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln423_11 = sext i7 %trunc_ln864_463"   --->   Operation 3012 'sext' 'sext_ln423_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3013 [1/1] (0.00ns)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sub_ln1393_3, i32 5"   --->   Operation 3013 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln423_473 = zext i1 %tmp_436"   --->   Operation 3014 'zext' 'zext_ln423_473' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 3015 [1/1] (1.87ns)   --->   "%lhs_862 = add i8 %zext_ln423_473, i8 %sext_ln423_11"   --->   Operation 3015 'add' 'lhs_862' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.08>
ST_33 : Operation 3016 [1/1] (0.96ns)   --->   "%h2_activ_V_10 = select i1 %icmp_ln1695_22, i9 %add_ln86_10, i9 0" [Forward_propagation.cpp:122]   --->   Operation 3016 'select' 'h2_activ_V_10' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3017 [1/1] (0.00ns)   --->   "%zext_ln423_251 = zext i1 %trunc_ln423_24"   --->   Operation 3017 'zext' 'zext_ln423_251' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3018 [1/1] (1.73ns)   --->   "%lhs_446 = add i10 %zext_ln423_251, i10 %trunc_ln864_240"   --->   Operation 3018 'add' 'lhs_446' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3019 [1/1] (0.00ns)   --->   "%lhs_447 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_446, i6 0"   --->   Operation 3019 'bitconcatenate' 'lhs_447' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3020 [1/1] (2.07ns)   --->   "%ret_V_238 = add i16 %lhs_447, i16 %r_V_605"   --->   Operation 3020 'add' 'ret_V_238' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3021 [1/1] (0.00ns)   --->   "%trunc_ln864_241 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_238, i32 6, i32 15"   --->   Operation 3021 'partselect' 'trunc_ln864_241' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3022 [1/1] (0.00ns)   --->   "%zext_ln423_252 = zext i1 %tmp_234"   --->   Operation 3022 'zext' 'zext_ln423_252' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3023 [1/1] (0.00ns)   --->   "%trunc_ln423_25 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_238, i32 6, i32 14"   --->   Operation 3023 'partselect' 'trunc_ln423_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln423_253 = zext i1 %tmp_234"   --->   Operation 3024 'zext' 'zext_ln423_253' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3025 [1/1] (1.73ns)   --->   "%h2_V_11 = add i10 %zext_ln423_252, i10 %trunc_ln864_241"   --->   Operation 3025 'add' 'h2_V_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3026 [1/1] (1.82ns)   --->   "%add_ln86_11 = add i9 %zext_ln423_253, i9 %trunc_ln423_25" [Forward_propagation.cpp:86]   --->   Operation 3026 'add' 'add_ln86_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3027 [1/1] (1.77ns)   --->   "%icmp_ln1695_24 = icmp_sgt  i10 %h2_V_12, i10 0"   --->   Operation 3027 'icmp' 'icmp_ln1695_24' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3028 [1/1] (0.96ns)   --->   "%h2_activ_V_12 = select i1 %icmp_ln1695_24, i9 %add_ln86_12, i9 0" [Forward_propagation.cpp:122]   --->   Operation 3028 'select' 'h2_activ_V_12' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln423_8 = sext i8 %trunc_ln864_290"   --->   Operation 3029 'sext' 'sext_ln423_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3030 [1/1] (0.00ns)   --->   "%zext_ln423_298 = zext i1 %tmp_275"   --->   Operation 3030 'zext' 'zext_ln423_298' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3031 [1/1] (1.91ns)   --->   "%lhs_536 = add i9 %zext_ln423_298, i9 %sext_ln423_8"   --->   Operation 3031 'add' 'lhs_536' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3032 [1/1] (0.00ns)   --->   "%lhs_537 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_536, i6 0"   --->   Operation 3032 'bitconcatenate' 'lhs_537' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln1393_219 = sext i15 %lhs_537"   --->   Operation 3033 'sext' 'sext_ln1393_219' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3034 [1/3] (0.00ns) (grouped into DSP with root node ret_V_286)   --->   "%mul_ln1393_4 = mul i16 %zext_ln1319_139, i16 65469"   --->   Operation 3034 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3035 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_286 = add i16 %sext_ln1393_219, i16 %mul_ln1393_4"   --->   Operation 3035 'add' 'ret_V_286' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3036 [1/1] (0.00ns)   --->   "%zext_ln1319_143 = zext i9 %h2_activ_V_2"   --->   Operation 3036 'zext' 'zext_ln1319_143' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3037 [1/1] (0.00ns)   --->   "%zext_ln1319_144 = zext i9 %h2_activ_V_2"   --->   Operation 3037 'zext' 'zext_ln1319_144' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3038 [1/1] (0.00ns)   --->   "%shl_ln1319_73 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_2, i4 0"   --->   Operation 3038 'bitconcatenate' 'shl_ln1319_73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln1319_145 = zext i13 %shl_ln1319_73"   --->   Operation 3039 'zext' 'zext_ln1319_145' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln1319_165 = zext i9 %h2_activ_V_17"   --->   Operation 3040 'zext' 'zext_ln1319_165' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln1319_167 = zext i9 %h2_activ_V_17"   --->   Operation 3041 'zext' 'zext_ln1319_167' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln1319_171 = zext i9 %h2_activ_V_10"   --->   Operation 3042 'zext' 'zext_ln1319_171' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3043 [1/1] (4.35ns)   --->   "%r_V_648 = mul i15 %zext_ln1319_171, i15 61"   --->   Operation 3043 'mul' 'r_V_648' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3044 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_648, i32 5"   --->   Operation 3044 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln1319_174 = zext i9 %h2_activ_V_12"   --->   Operation 3045 'zext' 'zext_ln1319_174' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3046 [1/1] (0.00ns)   --->   "%zext_ln1319_182 = zext i9 %h2_activ_V_13"   --->   Operation 3046 'zext' 'zext_ln1319_182' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3047 [1/1] (4.35ns)   --->   "%r_V_650 = mul i15 %zext_ln1319_182, i15 32747"   --->   Operation 3047 'mul' 'r_V_650' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3048 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_650, i32 5"   --->   Operation 3048 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3049 [1/1] (0.00ns)   --->   "%lhs_565 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %lhs_564, i6 0"   --->   Operation 3049 'bitconcatenate' 'lhs_565' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3050 [1/1] (0.00ns)   --->   "%zext_ln1393_73 = zext i13 %lhs_565"   --->   Operation 3050 'zext' 'zext_ln1393_73' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3051 [1/1] (2.07ns)   --->   "%ret_V_301 = add i16 %zext_ln1393_73, i16 %r_V_255"   --->   Operation 3051 'add' 'ret_V_301' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3052 [1/1] (0.00ns)   --->   "%trunc_ln864_306 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_301, i32 6, i32 15"   --->   Operation 3052 'partselect' 'trunc_ln864_306' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3053 [1/1] (0.00ns)   --->   "%zext_ln423_315 = zext i1 %tmp_291"   --->   Operation 3053 'zext' 'zext_ln423_315' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3054 [1/1] (1.73ns)   --->   "%lhs_566 = add i10 %zext_ln423_315, i10 %trunc_ln864_306"   --->   Operation 3054 'add' 'lhs_566' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3055 [1/1] (0.00ns)   --->   "%shl_ln1319_82 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_2, i2 0"   --->   Operation 3055 'bitconcatenate' 'shl_ln1319_82' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3056 [1/1] (0.00ns)   --->   "%zext_ln1319_195 = zext i11 %shl_ln1319_82"   --->   Operation 3056 'zext' 'zext_ln1319_195' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3057 [1/1] (1.63ns)   --->   "%r_V_654 = sub i12 %zext_ln1319_195, i12 %zext_ln1319_143"   --->   Operation 3057 'sub' 'r_V_654' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3058 [1/1] (0.00ns)   --->   "%lhs_567 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_566, i6 0"   --->   Operation 3058 'bitconcatenate' 'lhs_567' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln859_21 = sext i12 %r_V_654"   --->   Operation 3059 'sext' 'sext_ln859_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3060 [1/1] (2.07ns)   --->   "%ret_V_302 = add i16 %lhs_567, i16 %sext_ln859_21"   --->   Operation 3060 'add' 'ret_V_302' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3061 [1/1] (0.00ns)   --->   "%trunc_ln864_307 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_302, i32 6, i32 15"   --->   Operation 3061 'partselect' 'trunc_ln864_307' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3062 [1/1] (0.00ns)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_654, i32 5"   --->   Operation 3062 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3063 [1/1] (4.35ns)   --->   "%r_V_662 = mul i15 %zext_ln1319_174, i15 59"   --->   Operation 3063 'mul' 'r_V_662' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3064 [1/1] (0.00ns)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_662, i32 5"   --->   Operation 3064 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3065 [1/1] (0.00ns)   --->   "%zext_ln1319_211 = zext i10 %shl_ln1319_90"   --->   Operation 3065 'zext' 'zext_ln1319_211' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3066 [1/1] (1.73ns)   --->   "%r_V_266 = sub i11 0, i11 %zext_ln1319_211"   --->   Operation 3066 'sub' 'r_V_266' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln1393_155 = sext i11 %r_V_266"   --->   Operation 3067 'sext' 'sext_ln1393_155' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3068 [1/1] (1.63ns)   --->   "%ret_V_316 = sub i11 1472, i11 %zext_ln1319_211"   --->   Operation 3068 'sub' 'ret_V_316' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3069 [1/1] (0.00ns)   --->   "%trunc_ln864_321 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %ret_V_316, i32 6, i32 10"   --->   Operation 3069 'partselect' 'trunc_ln864_321' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3070 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ret_V_316, i32 5"   --->   Operation 3070 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3071 [1/1] (0.00ns)   --->   "%zext_ln423_330 = zext i1 %tmp_304"   --->   Operation 3071 'zext' 'zext_ln423_330' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3072 [1/1] (1.78ns)   --->   "%lhs_594 = add i5 %zext_ln423_330, i5 %trunc_ln864_321"   --->   Operation 3072 'add' 'lhs_594' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3073 [1/3] (0.00ns) (grouped into DSP with root node ret_V_317)   --->   "%r_V_666 = mul i16 %zext_ln1319_139, i16 65486"   --->   Operation 3073 'mul' 'r_V_666' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3074 [1/1] (0.00ns)   --->   "%lhs_595 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lhs_594, i6 0"   --->   Operation 3074 'bitconcatenate' 'lhs_595' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln1393_83 = zext i11 %lhs_595"   --->   Operation 3075 'zext' 'zext_ln1393_83' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3076 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_317 = add i16 %zext_ln1393_83, i16 %r_V_666"   --->   Operation 3076 'add' 'ret_V_317' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3077 [1/1] (0.00ns)   --->   "%r_V_732 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_2, i3 0"   --->   Operation 3077 'bitconcatenate' 'r_V_732' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3078 [1/1] (0.00ns)   --->   "%zext_ln1319_212 = zext i12 %r_V_732"   --->   Operation 3078 'zext' 'zext_ln1319_212' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3079 [1/1] (1.54ns)   --->   "%r_V_667 = add i13 %zext_ln1319_212, i13 %zext_ln1319_144"   --->   Operation 3079 'add' 'r_V_667' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3080 [1/1] (0.00ns)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_667, i32 5"   --->   Operation 3080 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3081 [1/1] (4.35ns)   --->   "%r_V_674 = mul i15 %zext_ln1319_171, i15 49"   --->   Operation 3081 'mul' 'r_V_674' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3082 [1/1] (0.00ns)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_674, i32 5"   --->   Operation 3082 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3083 [1/1] (4.35ns)   --->   "%r_V_676 = mul i15 %zext_ln1319_174, i15 37"   --->   Operation 3083 'mul' 'r_V_676' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3084 [1/1] (0.00ns)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_676, i32 5"   --->   Operation 3084 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3085 [2/3] (1.05ns) (grouped into DSP with root node ret_V_332)   --->   "%r_V_680 = mul i15 %zext_ln1319_133, i15 32739"   --->   Operation 3085 'mul' 'r_V_680' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3086 [1/1] (4.35ns)   --->   "%r_V_687 = mul i15 %zext_ln1319_164, i15 38"   --->   Operation 3086 'mul' 'r_V_687' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3087 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_687, i32 5"   --->   Operation 3087 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3088 [1/1] (4.35ns)   --->   "%r_V_688 = mul i13 %zext_ln1319_165, i13 13"   --->   Operation 3088 'mul' 'r_V_688' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3089 [1/1] (0.00ns)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_688, i32 5"   --->   Operation 3089 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln423_364 = zext i1 %tmp_335"   --->   Operation 3090 'zext' 'zext_ln423_364' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3091 [1/1] (1.73ns)   --->   "%lhs_654 = add i10 %zext_ln423_364, i10 %trunc_ln864_353"   --->   Operation 3091 'add' 'lhs_654' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3092 [1/1] (0.00ns)   --->   "%lhs_655 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_654, i6 0"   --->   Operation 3092 'bitconcatenate' 'lhs_655' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3093 [1/1] (0.00ns)   --->   "%zext_ln1393_106 = zext i14 %r_V_696"   --->   Operation 3093 'zext' 'zext_ln1393_106' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3094 [1/1] (2.07ns)   --->   "%ret_V_349 = add i16 %lhs_655, i16 %zext_ln1393_106"   --->   Operation 3094 'add' 'ret_V_349' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3095 [1/1] (0.00ns)   --->   "%trunc_ln864_354 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_349, i32 6, i32 15"   --->   Operation 3095 'partselect' 'trunc_ln864_354' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3096 [1/1] (0.00ns)   --->   "%zext_ln423_365 = zext i1 %tmp_336"   --->   Operation 3096 'zext' 'zext_ln423_365' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3097 [1/1] (1.73ns)   --->   "%lhs_656 = add i10 %zext_ln423_365, i10 %trunc_ln864_354"   --->   Operation 3097 'add' 'lhs_656' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3098 [1/3] (0.00ns) (grouped into DSP with root node ret_V_363)   --->   "%r_V_706 = mul i15 %zext_ln1319_133, i15 32747"   --->   Operation 3098 'mul' 'r_V_706' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3099 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_363 = add i15 %r_V_706, i15 31616"   --->   Operation 3099 'add' 'ret_V_363' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3100 [1/1] (4.35ns)   --->   "%r_V_714 = mul i14 %zext_ln1319_167, i14 19"   --->   Operation 3100 'mul' 'r_V_714' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3101 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_714, i32 5"   --->   Operation 3101 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3102 [1/1] (0.00ns)   --->   "%trunc_ln423_37 = trunc i9 %h2_activ_V_10"   --->   Operation 3102 'trunc' 'trunc_ln423_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3103 [2/3] (1.05ns) (grouped into DSP with root node ret_V_379)   --->   "%mul_ln1316_1 = mul i13 %zext_ln1319_134, i13 8181"   --->   Operation 3103 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3104 [1/1] (1.63ns)   --->   "%ret_V_395 = add i12 %sext_ln1393_155, i12 3520"   --->   Operation 3104 'add' 'ret_V_395' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3105 [1/1] (0.00ns)   --->   "%trunc_ln864_400 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %ret_V_395, i32 6, i32 11"   --->   Operation 3105 'partselect' 'trunc_ln864_400' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3106 [1/1] (0.00ns)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %r_V_266, i32 5"   --->   Operation 3106 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3107 [2/3] (1.05ns) (grouped into DSP with root node ret_V_396)   --->   "%mul_ln1393_5 = mul i16 %zext_ln1319_139, i16 65442"   --->   Operation 3107 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3108 [2/3] (1.05ns) (grouped into DSP with root node ret_V_411)   --->   "%r_V_744 = mul i16 %zext_ln1319_139, i16 83"   --->   Operation 3108 'mul' 'r_V_744' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3109 [1/1] (4.35ns)   --->   "%r_V_750 = mul i15 %zext_ln1319_164, i15 32742"   --->   Operation 3109 'mul' 'r_V_750' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3110 [1/1] (0.00ns)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_750, i32 5"   --->   Operation 3110 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3111 [2/3] (1.05ns) (grouped into DSP with root node ret_V_427)   --->   "%mul_ln1393_8 = mul i16 %zext_ln1319_139, i16 137"   --->   Operation 3111 'mul' 'mul_ln1393_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 3112 [1/1] (4.35ns)   --->   "%r_V_761 = mul i14 %zext_ln1319_157, i14 23"   --->   Operation 3112 'mul' 'r_V_761' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3113 [1/1] (0.00ns)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_761, i32 5"   --->   Operation 3113 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3114 [1/1] (4.35ns)   --->   "%r_V_762 = mul i15 %zext_ln1319_164, i15 32745"   --->   Operation 3114 'mul' 'r_V_762' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3115 [1/1] (0.00ns)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_762, i32 5"   --->   Operation 3115 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3116 [1/1] (0.00ns)   --->   "%zext_ln423_457 = zext i1 %tmp_421"   --->   Operation 3116 'zext' 'zext_ln423_457' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3117 [1/1] (1.73ns)   --->   "%lhs_834 = add i10 %zext_ln423_457, i10 %trunc_ln864_448"   --->   Operation 3117 'add' 'lhs_834' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3118 [1/1] (1.67ns)   --->   "%r_V_768 = sub i14 %zext_ln1319_145, i14 %zext_ln1319_142"   --->   Operation 3118 'sub' 'r_V_768' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3119 [1/1] (0.00ns)   --->   "%lhs_835 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_834, i6 0"   --->   Operation 3119 'bitconcatenate' 'lhs_835' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln859_32 = sext i14 %r_V_768"   --->   Operation 3120 'sext' 'sext_ln859_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3121 [1/1] (2.07ns)   --->   "%ret_V_443 = add i16 %lhs_835, i16 %sext_ln859_32"   --->   Operation 3121 'add' 'ret_V_443' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3122 [1/1] (0.00ns)   --->   "%trunc_ln864_449 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_443, i32 6, i32 15"   --->   Operation 3122 'partselect' 'trunc_ln864_449' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3123 [1/1] (0.00ns)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_768, i32 5"   --->   Operation 3123 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3124 [1/1] (0.00ns)   --->   "%zext_ln423_458 = zext i1 %tmp_422"   --->   Operation 3124 'zext' 'zext_ln423_458' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3125 [1/1] (1.73ns)   --->   "%lhs_836 = add i10 %zext_ln423_458, i10 %trunc_ln864_449"   --->   Operation 3125 'add' 'lhs_836' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3126 [1/1] (4.35ns)   --->   "%r_V_771 = mul i14 %zext_ln1319_214, i14 16373"   --->   Operation 3126 'mul' 'r_V_771' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_771, i32 5"   --->   Operation 3127 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3128 [1/1] (0.00ns)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_12, i32 2"   --->   Operation 3128 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3129 [1/1] (0.00ns)   --->   "%lhs_863 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lhs_862, i6 0"   --->   Operation 3129 'bitconcatenate' 'lhs_863' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln1393_225 = sext i14 %lhs_863"   --->   Operation 3130 'sext' 'sext_ln1393_225' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3131 [1/1] (2.07ns)   --->   "%ret_V_457 = add i16 %sext_ln1393_225, i16 %r_V_255"   --->   Operation 3131 'add' 'ret_V_457' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3132 [1/1] (0.00ns)   --->   "%trunc_ln864_464 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_457, i32 6, i32 15"   --->   Operation 3132 'partselect' 'trunc_ln864_464' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3133 [1/1] (1.73ns)   --->   "%lhs_864 = add i10 %zext_ln423_315, i10 %trunc_ln864_464"   --->   Operation 3133 'add' 'lhs_864' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3134 [1/1] (1.54ns)   --->   "%r_V_782 = sub i13 %zext_ln1319_144, i13 %zext_ln1319_212"   --->   Operation 3134 'sub' 'r_V_782' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3135 [1/1] (0.00ns)   --->   "%lhs_865 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_864, i6 0"   --->   Operation 3135 'bitconcatenate' 'lhs_865' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln1393_195 = sext i13 %r_V_782"   --->   Operation 3136 'sext' 'sext_ln1393_195' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3137 [1/1] (2.07ns)   --->   "%ret_V_458 = add i16 %lhs_865, i16 %sext_ln1393_195"   --->   Operation 3137 'add' 'ret_V_458' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3138 [1/1] (0.00ns)   --->   "%trunc_ln864_465 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_458, i32 6, i32 15"   --->   Operation 3138 'partselect' 'trunc_ln864_465' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 3139 [1/1] (0.00ns)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_782, i32 5"   --->   Operation 3139 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.08>
ST_34 : Operation 3140 [1/1] (1.77ns)   --->   "%icmp_ln1695_23 = icmp_sgt  i10 %h2_V_11, i10 0"   --->   Operation 3140 'icmp' 'icmp_ln1695_23' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3141 [1/1] (0.96ns)   --->   "%h2_activ_V_11 = select i1 %icmp_ln1695_23, i9 %add_ln86_11, i9 0" [Forward_propagation.cpp:122]   --->   Operation 3141 'select' 'h2_activ_V_11' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3142 [1/1] (0.96ns)   --->   "%h2_activ_V_14 = select i1 %icmp_ln1695_26, i9 %add_ln86_14, i9 0" [Forward_propagation.cpp:122]   --->   Operation 3142 'select' 'h2_activ_V_14' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3143 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_286 = add i16 %sext_ln1393_219, i16 %mul_ln1393_4"   --->   Operation 3143 'add' 'ret_V_286' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3144 [1/1] (0.00ns)   --->   "%trunc_ln864_291 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_286, i32 6, i32 15"   --->   Operation 3144 'partselect' 'trunc_ln864_291' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3145 [1/1] (0.00ns)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_286, i32 5"   --->   Operation 3145 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3146 [1/1] (0.00ns)   --->   "%zext_ln423_299 = zext i1 %tmp_276"   --->   Operation 3146 'zext' 'zext_ln423_299' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3147 [1/1] (1.73ns)   --->   "%lhs_538 = add i10 %zext_ln423_299, i10 %trunc_ln864_291"   --->   Operation 3147 'add' 'lhs_538' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3148 [1/1] (1.67ns)   --->   "%r_V_642 = sub i14 0, i14 %zext_ln1319_145"   --->   Operation 3148 'sub' 'r_V_642' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3149 [1/1] (0.00ns)   --->   "%lhs_539 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_538, i6 0"   --->   Operation 3149 'bitconcatenate' 'lhs_539' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3150 [1/1] (0.00ns)   --->   "%sext_ln1393_148 = sext i14 %r_V_642"   --->   Operation 3150 'sext' 'sext_ln1393_148' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3151 [1/1] (2.07ns)   --->   "%ret_V_287 = add i16 %lhs_539, i16 %sext_ln1393_148"   --->   Operation 3151 'add' 'ret_V_287' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3152 [1/1] (0.00ns)   --->   "%trunc_ln864_292 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_287, i32 6, i32 15"   --->   Operation 3152 'partselect' 'trunc_ln864_292' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_642, i32 5"   --->   Operation 3153 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3154 [1/1] (0.00ns)   --->   "%zext_ln1319_146 = zext i9 %h2_activ_V_3"   --->   Operation 3154 'zext' 'zext_ln1319_146' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3155 [1/1] (0.00ns)   --->   "%zext_ln1319_161 = zext i9 %h2_activ_V_8"   --->   Operation 3155 'zext' 'zext_ln1319_161' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3156 [1/1] (0.00ns)   --->   "%zext_ln1319_175 = zext i9 %h2_activ_V_12"   --->   Operation 3156 'zext' 'zext_ln1319_175' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3157 [1/1] (0.00ns)   --->   "%zext_ln1319_183 = zext i9 %h2_activ_V_14"   --->   Operation 3157 'zext' 'zext_ln1319_183' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3158 [1/1] (0.00ns)   --->   "%zext_ln1319_184 = zext i9 %h2_activ_V_14"   --->   Operation 3158 'zext' 'zext_ln1319_184' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3159 [1/1] (0.00ns)   --->   "%zext_ln1319_189 = zext i9 %h2_activ_V_15"   --->   Operation 3159 'zext' 'zext_ln1319_189' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3160 [1/1] (0.00ns)   --->   "%zext_ln1319_191 = zext i9 %h2_activ_V_15"   --->   Operation 3160 'zext' 'zext_ln1319_191' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3161 [1/1] (4.35ns)   --->   "%r_V_652 = mul i14 %zext_ln1319_191, i14 19"   --->   Operation 3161 'mul' 'r_V_652' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3162 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_652, i32 5"   --->   Operation 3162 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3163 [1/1] (0.00ns)   --->   "%zext_ln423_316 = zext i1 %tmp_292"   --->   Operation 3163 'zext' 'zext_ln423_316' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3164 [1/1] (1.73ns)   --->   "%lhs_568 = add i10 %zext_ln423_316, i10 %trunc_ln864_307"   --->   Operation 3164 'add' 'lhs_568' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3165 [1/1] (0.00ns)   --->   "%lhs_569 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_568, i6 0"   --->   Operation 3165 'bitconcatenate' 'lhs_569' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln1393_152 = sext i15 %r_V_655"   --->   Operation 3166 'sext' 'sext_ln1393_152' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3167 [1/1] (2.07ns)   --->   "%ret_V_303 = add i16 %lhs_569, i16 %sext_ln1393_152"   --->   Operation 3167 'add' 'ret_V_303' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3168 [1/1] (0.00ns)   --->   "%trunc_ln864_308 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_303, i32 6, i32 15"   --->   Operation 3168 'partselect' 'trunc_ln864_308' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3169 [1/1] (0.00ns)   --->   "%zext_ln423_317 = zext i1 %tmp_293"   --->   Operation 3169 'zext' 'zext_ln423_317' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3170 [1/1] (1.73ns)   --->   "%lhs_570 = add i10 %zext_ln423_317, i10 %trunc_ln864_308"   --->   Operation 3170 'add' 'lhs_570' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3171 [1/1] (0.00ns)   --->   "%zext_ln1319_201 = zext i9 %h2_activ_V_11"   --->   Operation 3171 'zext' 'zext_ln1319_201' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln1319_203 = zext i9 %h2_activ_V_11"   --->   Operation 3172 'zext' 'zext_ln1319_203' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3173 [1/1] (4.35ns)   --->   "%r_V_661 = mul i13 %zext_ln1319_203, i13 13"   --->   Operation 3173 'mul' 'r_V_661' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3174 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_661, i32 5"   --->   Operation 3174 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3175 [1/1] (4.35ns)   --->   "%r_V_664 = mul i14 %zext_ln1319_184, i14 25"   --->   Operation 3175 'mul' 'r_V_664' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3176 [1/1] (0.00ns)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_664, i32 5"   --->   Operation 3176 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3177 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_317 = add i16 %zext_ln1393_83, i16 %r_V_666"   --->   Operation 3177 'add' 'ret_V_317' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3178 [1/1] (0.00ns)   --->   "%trunc_ln864_322 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_317, i32 6, i32 15"   --->   Operation 3178 'partselect' 'trunc_ln864_322' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3179 [1/1] (0.00ns)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_317, i32 5"   --->   Operation 3179 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln423_331 = zext i1 %tmp_305"   --->   Operation 3180 'zext' 'zext_ln423_331' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3181 [1/1] (1.73ns)   --->   "%lhs_596 = add i10 %zext_ln423_331, i10 %trunc_ln864_322"   --->   Operation 3181 'add' 'lhs_596' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3182 [1/1] (0.00ns)   --->   "%lhs_597 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_596, i6 0"   --->   Operation 3182 'bitconcatenate' 'lhs_597' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln1393_84 = zext i13 %r_V_667"   --->   Operation 3183 'zext' 'zext_ln1393_84' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3184 [1/1] (2.07ns)   --->   "%ret_V_318 = add i16 %lhs_597, i16 %zext_ln1393_84"   --->   Operation 3184 'add' 'ret_V_318' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3185 [1/1] (0.00ns)   --->   "%trunc_ln864_323 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_318, i32 6, i32 15"   --->   Operation 3185 'partselect' 'trunc_ln864_323' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3186 [1/1] (4.35ns)   --->   "%r_V_679 = mul i15 %zext_ln1319_189, i15 35"   --->   Operation 3186 'mul' 'r_V_679' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3187 [1/1] (0.00ns)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_679, i32 5"   --->   Operation 3187 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3188 [1/3] (0.00ns) (grouped into DSP with root node ret_V_332)   --->   "%r_V_680 = mul i15 %zext_ln1319_133, i15 32739"   --->   Operation 3188 'mul' 'r_V_680' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3189 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_332 = add i15 %r_V_680, i15 1600"   --->   Operation 3189 'add' 'ret_V_332' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3190 [1/1] (4.35ns)   --->   "%r_V_689 = mul i15 %zext_ln1319_171, i15 38"   --->   Operation 3190 'mul' 'r_V_689' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3191 [1/1] (0.00ns)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_689, i32 5"   --->   Operation 3191 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3192 [1/1] (4.35ns)   --->   "%r_V_690 = mul i14 %zext_ln1319_175, i14 29"   --->   Operation 3192 'mul' 'r_V_690' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3193 [1/1] (0.00ns)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_690, i32 5"   --->   Operation 3193 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3194 [1/1] (0.00ns)   --->   "%shl_ln1319_105 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_3, i2 0"   --->   Operation 3194 'bitconcatenate' 'shl_ln1319_105' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3195 [1/1] (0.00ns)   --->   "%zext_ln1319_235 = zext i11 %shl_ln1319_105"   --->   Operation 3195 'zext' 'zext_ln1319_235' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3196 [1/1] (1.63ns)   --->   "%sub_ln1319_127 = sub i12 0, i12 %zext_ln1319_235"   --->   Operation 3196 'sub' 'sub_ln1319_127' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln1319_90 = sext i12 %sub_ln1319_127"   --->   Operation 3197 'sext' 'sext_ln1319_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3198 [1/1] (1.54ns)   --->   "%r_V_299 = sub i13 %sext_ln1319_90, i13 %zext_ln1319_146"   --->   Operation 3198 'sub' 'r_V_299' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3199 [1/1] (0.00ns)   --->   "%lhs_657 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_656, i6 0"   --->   Operation 3199 'bitconcatenate' 'lhs_657' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln1393_162 = sext i13 %r_V_299"   --->   Operation 3200 'sext' 'sext_ln1393_162' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3201 [1/1] (2.07ns)   --->   "%ret_V_350 = add i16 %lhs_657, i16 %sext_ln1393_162"   --->   Operation 3201 'add' 'ret_V_350' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3202 [1/1] (0.00ns)   --->   "%trunc_ln864_355 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_350, i32 6, i32 15"   --->   Operation 3202 'partselect' 'trunc_ln864_355' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3203 [1/1] (0.00ns)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_299, i32 5"   --->   Operation 3203 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3204 [1/1] (4.35ns)   --->   "%r_V_702 = mul i15 %zext_ln1319_201, i15 32739"   --->   Operation 3204 'mul' 'r_V_702' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3205 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_702, i32 5"   --->   Operation 3205 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3206 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_363 = add i15 %r_V_706, i15 31616"   --->   Operation 3206 'add' 'ret_V_363' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3207 [1/1] (0.00ns)   --->   "%trunc_ln864_368 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_363, i32 6, i32 14"   --->   Operation 3207 'partselect' 'trunc_ln864_368' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3208 [1/1] (0.00ns)   --->   "%sext_ln864_13 = sext i9 %trunc_ln864_368"   --->   Operation 3208 'sext' 'sext_ln864_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3209 [1/1] (0.00ns)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %ret_V_363, i32 5"   --->   Operation 3209 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3210 [1/1] (0.00ns)   --->   "%zext_ln423_380 = zext i1 %tmp_350"   --->   Operation 3210 'zext' 'zext_ln423_380' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3211 [1/1] (1.82ns)   --->   "%lhs_682 = add i10 %zext_ln423_380, i10 %sext_ln864_13"   --->   Operation 3211 'add' 'lhs_682' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3212 [1/1] (0.00ns)   --->   "%lhs_683 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_682, i6 0"   --->   Operation 3212 'bitconcatenate' 'lhs_683' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3213 [1/1] (0.00ns)   --->   "%zext_ln1393_111 = zext i13 %r_V_707"   --->   Operation 3213 'zext' 'zext_ln1393_111' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3214 [1/1] (2.07ns)   --->   "%ret_V_364 = add i16 %lhs_683, i16 %zext_ln1393_111"   --->   Operation 3214 'add' 'ret_V_364' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3215 [1/1] (0.00ns)   --->   "%trunc_ln864_369 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_364, i32 6, i32 15"   --->   Operation 3215 'partselect' 'trunc_ln864_369' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3216 [1/1] (4.35ns)   --->   "%r_V_716 = mul i15 %zext_ln1319_201, i15 55"   --->   Operation 3216 'mul' 'r_V_716' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3217 [1/1] (0.00ns)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_716, i32 5"   --->   Operation 3217 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3218 [1/1] (4.35ns)   --->   "%r_V_719 = mul i15 %zext_ln1319_183, i15 32739"   --->   Operation 3218 'mul' 'r_V_719' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3219 [1/1] (0.00ns)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_719, i32 5"   --->   Operation 3219 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3220 [1/3] (0.00ns) (grouped into DSP with root node ret_V_379)   --->   "%mul_ln1316_1 = mul i13 %zext_ln1319_134, i13 8181"   --->   Operation 3220 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3221 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_379 = add i13 %mul_ln1316_1, i13 1536"   --->   Operation 3221 'add' 'ret_V_379' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln869_11 = sext i6 %trunc_ln864_400"   --->   Operation 3222 'sext' 'sext_ln869_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3223 [1/1] (0.00ns)   --->   "%zext_ln423_411 = zext i1 %tmp_378"   --->   Operation 3223 'zext' 'zext_ln423_411' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3224 [1/1] (1.82ns)   --->   "%lhs_742 = add i7 %zext_ln423_411, i7 %sext_ln869_11"   --->   Operation 3224 'add' 'lhs_742' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3225 [1/1] (0.00ns)   --->   "%lhs_743 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %lhs_742, i6 0"   --->   Operation 3225 'bitconcatenate' 'lhs_743' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln1393_221 = sext i13 %lhs_743"   --->   Operation 3226 'sext' 'sext_ln1393_221' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3227 [1/3] (0.00ns) (grouped into DSP with root node ret_V_396)   --->   "%mul_ln1393_5 = mul i16 %zext_ln1319_139, i16 65442"   --->   Operation 3227 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3228 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_396 = add i16 %sext_ln1393_221, i16 %mul_ln1393_5"   --->   Operation 3228 'add' 'ret_V_396' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln423_9 = sext i7 %trunc_ln864_416"   --->   Operation 3229 'sext' 'sext_ln423_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3230 [1/1] (0.00ns)   --->   "%zext_ln423_427 = zext i1 %tmp_393"   --->   Operation 3230 'zext' 'zext_ln423_427' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3231 [1/1] (1.87ns)   --->   "%lhs_772 = add i8 %zext_ln423_427, i8 %sext_ln423_9"   --->   Operation 3231 'add' 'lhs_772' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3232 [1/3] (0.00ns) (grouped into DSP with root node ret_V_411)   --->   "%r_V_744 = mul i16 %zext_ln1319_139, i16 83"   --->   Operation 3232 'mul' 'r_V_744' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3233 [1/1] (0.00ns)   --->   "%lhs_773 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lhs_772, i6 0"   --->   Operation 3233 'bitconcatenate' 'lhs_773' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln1393_222 = sext i14 %lhs_773"   --->   Operation 3234 'sext' 'sext_ln1393_222' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3235 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_411 = add i16 %sext_ln1393_222, i16 %r_V_744"   --->   Operation 3235 'add' 'ret_V_411' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln869_12 = sext i8 %trunc_ln864_431"   --->   Operation 3236 'sext' 'sext_ln869_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3237 [1/1] (0.00ns)   --->   "%zext_ln423_441 = zext i1 %tmp_406"   --->   Operation 3237 'zext' 'zext_ln423_441' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3238 [1/1] (1.91ns)   --->   "%lhs_802 = add i9 %zext_ln423_441, i9 %sext_ln869_12"   --->   Operation 3238 'add' 'lhs_802' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3239 [1/1] (0.00ns)   --->   "%lhs_803 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %lhs_802, i6 0"   --->   Operation 3239 'bitconcatenate' 'lhs_803' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3240 [1/1] (0.00ns)   --->   "%sext_ln1393_223 = sext i15 %lhs_803"   --->   Operation 3240 'sext' 'sext_ln1393_223' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3241 [1/3] (0.00ns) (grouped into DSP with root node ret_V_427)   --->   "%mul_ln1393_8 = mul i16 %zext_ln1319_139, i16 137"   --->   Operation 3241 'mul' 'mul_ln1393_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3242 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_427 = add i16 %sext_ln1393_223, i16 %mul_ln1393_8"   --->   Operation 3242 'add' 'ret_V_427' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 3243 [1/1] (0.00ns)   --->   "%lhs_837 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_836, i6 0"   --->   Operation 3243 'bitconcatenate' 'lhs_837' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln1393_133 = zext i14 %r_V_769"   --->   Operation 3244 'zext' 'zext_ln1393_133' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3245 [1/1] (2.07ns)   --->   "%ret_V_444 = add i16 %lhs_837, i16 %zext_ln1393_133"   --->   Operation 3245 'add' 'ret_V_444' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3246 [1/1] (0.00ns)   --->   "%trunc_ln864_450 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_444, i32 6, i32 15"   --->   Operation 3246 'partselect' 'trunc_ln864_450' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3247 [1/1] (0.00ns)   --->   "%zext_ln423_459 = zext i1 %tmp_423"   --->   Operation 3247 'zext' 'zext_ln423_459' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3248 [1/1] (1.73ns)   --->   "%lhs_838 = add i10 %zext_ln423_459, i10 %trunc_ln864_450"   --->   Operation 3248 'add' 'lhs_838' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3249 [1/1] (0.00ns)   --->   "%lhs_839 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_838, i6 0"   --->   Operation 3249 'bitconcatenate' 'lhs_839' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3250 [1/1] (0.00ns)   --->   "%zext_ln1393_134 = zext i14 %r_V_770"   --->   Operation 3250 'zext' 'zext_ln1393_134' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3251 [1/1] (2.07ns)   --->   "%ret_V_445 = add i16 %lhs_839, i16 %zext_ln1393_134"   --->   Operation 3251 'add' 'ret_V_445' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3252 [1/1] (0.00ns)   --->   "%trunc_ln864_451 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_445, i32 6, i32 15"   --->   Operation 3252 'partselect' 'trunc_ln864_451' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3253 [1/1] (4.35ns)   --->   "%r_V_775 = mul i15 %zext_ln1319_166, i15 41"   --->   Operation 3253 'mul' 'r_V_775' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3254 [1/1] (0.00ns)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_775, i32 5"   --->   Operation 3254 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3255 [1/1] (0.00ns)   --->   "%zext_ln423_474 = zext i1 %tmp_437"   --->   Operation 3255 'zext' 'zext_ln423_474' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3256 [1/1] (1.73ns)   --->   "%lhs_866 = add i10 %zext_ln423_474, i10 %trunc_ln864_465"   --->   Operation 3256 'add' 'lhs_866' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3257 [1/1] (0.00ns)   --->   "%shl_ln1319_131 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_3, i4 0"   --->   Operation 3257 'bitconcatenate' 'shl_ln1319_131' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln1319_271 = zext i13 %shl_ln1319_131"   --->   Operation 3258 'zext' 'zext_ln1319_271' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3259 [1/1] (1.67ns)   --->   "%r_V_783 = add i14 %zext_ln1319_271, i14 %zext_ln1319_147"   --->   Operation 3259 'add' 'r_V_783' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3260 [1/1] (0.00ns)   --->   "%lhs_867 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_866, i6 0"   --->   Operation 3260 'bitconcatenate' 'lhs_867' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3261 [1/1] (0.00ns)   --->   "%zext_ln1393_138 = zext i14 %r_V_783"   --->   Operation 3261 'zext' 'zext_ln1393_138' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3262 [1/1] (2.07ns)   --->   "%ret_V_459 = add i16 %lhs_867, i16 %zext_ln1393_138"   --->   Operation 3262 'add' 'ret_V_459' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3263 [1/1] (0.00ns)   --->   "%trunc_ln864_466 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_459, i32 6, i32 15"   --->   Operation 3263 'partselect' 'trunc_ln864_466' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3264 [1/1] (0.00ns)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_783, i32 5"   --->   Operation 3264 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3265 [1/1] (0.00ns)   --->   "%zext_ln423_475 = zext i1 %tmp_438"   --->   Operation 3265 'zext' 'zext_ln423_475' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3266 [1/1] (1.73ns)   --->   "%lhs_868 = add i10 %zext_ln423_475, i10 %trunc_ln864_466"   --->   Operation 3266 'add' 'lhs_868' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3267 [1/1] (4.35ns)   --->   "%r_V_785 = mul i15 %zext_ln1319_215, i15 32749"   --->   Operation 3267 'mul' 'r_V_785' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3268 [1/1] (0.00ns)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_785, i32 5"   --->   Operation 3268 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3269 [1/1] (4.35ns)   --->   "%r_V_788 = mul i13 %zext_ln1319_161, i13 13"   --->   Operation 3269 'mul' 'r_V_788' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_788, i32 5"   --->   Operation 3270 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 3271 [1/1] (0.00ns)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %h2_activ_V_14, i32 4"   --->   Operation 3271 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.04>
ST_35 : Operation 3272 [1/1] (0.00ns)   --->   "%zext_ln423_300 = zext i1 %tmp_277"   --->   Operation 3272 'zext' 'zext_ln423_300' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3273 [1/1] (1.73ns)   --->   "%lhs_540 = add i10 %zext_ln423_300, i10 %trunc_ln864_292"   --->   Operation 3273 'add' 'lhs_540' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3274 [1/1] (0.00ns)   --->   "%lhs_541 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_540, i6 0"   --->   Operation 3274 'bitconcatenate' 'lhs_541' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3275 [1/1] (0.00ns)   --->   "%zext_ln1393_64 = zext i15 %r_V_243"   --->   Operation 3275 'zext' 'zext_ln1393_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3276 [1/1] (2.07ns)   --->   "%ret_V_288 = add i16 %lhs_541, i16 %zext_ln1393_64"   --->   Operation 3276 'add' 'ret_V_288' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3277 [1/1] (0.00ns)   --->   "%trunc_ln864_293 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_288, i32 6, i32 15"   --->   Operation 3277 'partselect' 'trunc_ln864_293' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3278 [1/1] (0.00ns)   --->   "%zext_ln423_301 = zext i1 %tmp_278"   --->   Operation 3278 'zext' 'zext_ln423_301' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3279 [1/1] (1.73ns)   --->   "%lhs_542 = add i10 %zext_ln423_301, i10 %trunc_ln864_293"   --->   Operation 3279 'add' 'lhs_542' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3280 [1/1] (0.00ns)   --->   "%zext_ln1319_170 = zext i9 %h2_activ_V_10"   --->   Operation 3280 'zext' 'zext_ln1319_170' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3281 [1/1] (0.00ns)   --->   "%lhs_571 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_570, i6 0"   --->   Operation 3281 'bitconcatenate' 'lhs_571' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3282 [1/1] (0.00ns)   --->   "%zext_ln1393_74 = zext i14 %r_V_656"   --->   Operation 3282 'zext' 'zext_ln1393_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3283 [1/1] (2.07ns)   --->   "%ret_V_304 = add i16 %lhs_571, i16 %zext_ln1393_74"   --->   Operation 3283 'add' 'ret_V_304' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3284 [1/1] (0.00ns)   --->   "%trunc_ln864_309 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_304, i32 6, i32 15"   --->   Operation 3284 'partselect' 'trunc_ln864_309' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3285 [1/1] (0.00ns)   --->   "%zext_ln423_318 = zext i1 %tmp_294"   --->   Operation 3285 'zext' 'zext_ln423_318' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3286 [1/1] (1.73ns)   --->   "%lhs_572 = add i10 %zext_ln423_318, i10 %trunc_ln864_309"   --->   Operation 3286 'add' 'lhs_572' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3287 [1/1] (0.00ns)   --->   "%zext_ln1319_202 = zext i9 %h2_activ_V_11"   --->   Operation 3287 'zext' 'zext_ln1319_202' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3288 [1/1] (0.00ns)   --->   "%zext_ln423_332 = zext i1 %tmp_306"   --->   Operation 3288 'zext' 'zext_ln423_332' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3289 [1/1] (1.73ns)   --->   "%lhs_598 = add i10 %zext_ln423_332, i10 %trunc_ln864_323"   --->   Operation 3289 'add' 'lhs_598' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3290 [1/1] (0.00ns)   --->   "%shl_ln1319_91 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_3, i5 0"   --->   Operation 3290 'bitconcatenate' 'shl_ln1319_91' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3291 [1/1] (0.00ns)   --->   "%zext_ln1319_213 = zext i14 %shl_ln1319_91"   --->   Operation 3291 'zext' 'zext_ln1319_213' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3292 [1/1] (1.81ns)   --->   "%r_V_668 = add i15 %zext_ln1319_213, i15 %zext_ln1319_148"   --->   Operation 3292 'add' 'r_V_668' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3293 [1/1] (0.00ns)   --->   "%lhs_599 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_598, i6 0"   --->   Operation 3293 'bitconcatenate' 'lhs_599' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3294 [1/1] (0.00ns)   --->   "%zext_ln1393_85 = zext i15 %r_V_668"   --->   Operation 3294 'zext' 'zext_ln1393_85' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3295 [1/1] (2.07ns)   --->   "%ret_V_319 = add i16 %lhs_599, i16 %zext_ln1393_85"   --->   Operation 3295 'add' 'ret_V_319' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3296 [1/1] (0.00ns)   --->   "%trunc_ln864_324 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_319, i32 6, i32 15"   --->   Operation 3296 'partselect' 'trunc_ln864_324' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3297 [1/1] (0.00ns)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_668, i32 5"   --->   Operation 3297 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3298 [1/1] (0.00ns)   --->   "%zext_ln423_333 = zext i1 %tmp_307"   --->   Operation 3298 'zext' 'zext_ln423_333' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3299 [1/1] (1.73ns)   --->   "%lhs_600 = add i10 %zext_ln423_333, i10 %trunc_ln864_324"   --->   Operation 3299 'add' 'lhs_600' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3300 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_332 = add i15 %r_V_680, i15 1600"   --->   Operation 3300 'add' 'ret_V_332' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3301 [1/1] (0.00ns)   --->   "%trunc_ln864_337 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %ret_V_332, i32 6, i32 14"   --->   Operation 3301 'partselect' 'trunc_ln864_337' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln864_11 = sext i9 %trunc_ln864_337"   --->   Operation 3302 'sext' 'sext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3303 [1/1] (0.00ns)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %ret_V_332, i32 5"   --->   Operation 3303 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3304 [1/1] (0.00ns)   --->   "%zext_ln423_347 = zext i1 %tmp_319"   --->   Operation 3304 'zext' 'zext_ln423_347' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3305 [1/1] (1.82ns)   --->   "%lhs_624 = add i10 %zext_ln423_347, i10 %sext_ln864_11"   --->   Operation 3305 'add' 'lhs_624' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3306 [1/1] (0.00ns)   --->   "%lhs_625 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_624, i6 0"   --->   Operation 3306 'bitconcatenate' 'lhs_625' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln1393_158 = sext i15 %r_V_681"   --->   Operation 3307 'sext' 'sext_ln1393_158' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3308 [1/1] (2.07ns)   --->   "%ret_V_333 = add i16 %lhs_625, i16 %sext_ln1393_158"   --->   Operation 3308 'add' 'ret_V_333' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3309 [1/1] (0.00ns)   --->   "%trunc_ln864_338 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_333, i32 6, i32 15"   --->   Operation 3309 'partselect' 'trunc_ln864_338' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3310 [1/1] (0.00ns)   --->   "%zext_ln423_366 = zext i1 %tmp_337"   --->   Operation 3310 'zext' 'zext_ln423_366' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3311 [1/1] (1.73ns)   --->   "%lhs_658 = add i10 %zext_ln423_366, i10 %trunc_ln864_355"   --->   Operation 3311 'add' 'lhs_658' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3312 [1/1] (0.00ns)   --->   "%lhs_659 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_658, i6 0"   --->   Operation 3312 'bitconcatenate' 'lhs_659' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3313 [1/1] (0.00ns)   --->   "%sext_ln1393_163 = sext i15 %r_V_697"   --->   Operation 3313 'sext' 'sext_ln1393_163' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3314 [1/1] (2.07ns)   --->   "%ret_V_351 = add i16 %lhs_659, i16 %sext_ln1393_163"   --->   Operation 3314 'add' 'ret_V_351' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3315 [1/1] (0.00ns)   --->   "%trunc_ln864_356 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_351, i32 6, i32 15"   --->   Operation 3315 'partselect' 'trunc_ln864_356' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3316 [1/1] (0.00ns)   --->   "%zext_ln423_367 = zext i1 %tmp_338"   --->   Operation 3316 'zext' 'zext_ln423_367' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3317 [1/1] (1.73ns)   --->   "%lhs_660 = add i10 %zext_ln423_367, i10 %trunc_ln864_356"   --->   Operation 3317 'add' 'lhs_660' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3318 [1/1] (0.00ns)   --->   "%shl_ln1319_106 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_5, i3 0"   --->   Operation 3318 'bitconcatenate' 'shl_ln1319_106' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3319 [1/1] (0.00ns)   --->   "%zext_ln1319_236 = zext i12 %shl_ln1319_106"   --->   Operation 3319 'zext' 'zext_ln1319_236' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3320 [1/1] (0.00ns)   --->   "%shl_ln1319_107 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_5, i1 0"   --->   Operation 3320 'bitconcatenate' 'shl_ln1319_107' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3321 [1/1] (0.00ns)   --->   "%zext_ln1319_237 = zext i10 %shl_ln1319_107"   --->   Operation 3321 'zext' 'zext_ln1319_237' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3322 [1/1] (1.54ns)   --->   "%r_V_301 = add i13 %zext_ln1319_236, i13 %zext_ln1319_237"   --->   Operation 3322 'add' 'r_V_301' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3323 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_301, i32 5"   --->   Operation 3323 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3324 [1/1] (0.00ns)   --->   "%zext_ln423_381 = zext i1 %tmp_351"   --->   Operation 3324 'zext' 'zext_ln423_381' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3325 [1/1] (1.73ns)   --->   "%lhs_684 = add i10 %zext_ln423_381, i10 %trunc_ln864_369"   --->   Operation 3325 'add' 'lhs_684' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3326 [1/1] (0.00ns)   --->   "%lhs_685 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_684, i6 0"   --->   Operation 3326 'bitconcatenate' 'lhs_685' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln1393_170 = sext i15 %r_V_708"   --->   Operation 3327 'sext' 'sext_ln1393_170' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3328 [1/1] (2.07ns)   --->   "%ret_V_365 = add i16 %lhs_685, i16 %sext_ln1393_170"   --->   Operation 3328 'add' 'ret_V_365' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3329 [1/1] (0.00ns)   --->   "%trunc_ln864_370 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_365, i32 6, i32 15"   --->   Operation 3329 'partselect' 'trunc_ln864_370' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3330 [1/1] (0.00ns)   --->   "%zext_ln423_382 = zext i1 %tmp_352"   --->   Operation 3330 'zext' 'zext_ln423_382' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3331 [1/1] (1.73ns)   --->   "%lhs_686 = add i10 %zext_ln423_382, i10 %trunc_ln864_370"   --->   Operation 3331 'add' 'lhs_686' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3332 [1/1] (4.35ns)   --->   "%r_V_720 = mul i15 %zext_ln1319_189, i15 57"   --->   Operation 3332 'mul' 'r_V_720' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3333 [1/1] (0.00ns)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_720, i32 5"   --->   Operation 3333 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3334 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_379 = add i13 %mul_ln1316_1, i13 1536"   --->   Operation 3334 'add' 'ret_V_379' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3335 [1/1] (0.00ns)   --->   "%trunc_ln864_384 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %ret_V_379, i32 6, i32 12"   --->   Operation 3335 'partselect' 'trunc_ln864_384' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln869_10 = sext i7 %trunc_ln864_384"   --->   Operation 3336 'sext' 'sext_ln869_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3337 [1/1] (0.00ns)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %ret_V_379, i32 5"   --->   Operation 3337 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3338 [1/1] (0.00ns)   --->   "%zext_ln423_397 = zext i1 %tmp_365"   --->   Operation 3338 'zext' 'zext_ln423_397' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3339 [1/1] (1.87ns)   --->   "%lhs_712 = add i8 %zext_ln423_397, i8 %sext_ln869_10"   --->   Operation 3339 'add' 'lhs_712' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3340 [1/1] (0.00ns)   --->   "%lhs_713 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %lhs_712, i6 0"   --->   Operation 3340 'bitconcatenate' 'lhs_713' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln1393_220 = sext i14 %lhs_713"   --->   Operation 3341 'sext' 'sext_ln1393_220' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3342 [1/1] (2.07ns)   --->   "%ret_V_380 = add i16 %sext_ln1393_220, i16 %r_V_721"   --->   Operation 3342 'add' 'ret_V_380' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3343 [1/1] (0.00ns)   --->   "%trunc_ln864_385 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_380, i32 6, i32 15"   --->   Operation 3343 'partselect' 'trunc_ln864_385' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3344 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_396 = add i16 %sext_ln1393_221, i16 %mul_ln1393_5"   --->   Operation 3344 'add' 'ret_V_396' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3345 [1/1] (0.00ns)   --->   "%trunc_ln864_401 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_396, i32 6, i32 15"   --->   Operation 3345 'partselect' 'trunc_ln864_401' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3346 [1/1] (0.00ns)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_396, i32 5"   --->   Operation 3346 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3347 [1/1] (0.00ns)   --->   "%zext_ln423_412 = zext i1 %tmp_379"   --->   Operation 3347 'zext' 'zext_ln423_412' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3348 [1/1] (1.73ns)   --->   "%lhs_744 = add i10 %zext_ln423_412, i10 %trunc_ln864_401"   --->   Operation 3348 'add' 'lhs_744' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3349 [1/1] (0.00ns)   --->   "%lhs_745 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_744, i6 0"   --->   Operation 3349 'bitconcatenate' 'lhs_745' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3350 [1/1] (0.00ns)   --->   "%zext_ln1393_123 = zext i12 %r_V_732"   --->   Operation 3350 'zext' 'zext_ln1393_123' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3351 [1/1] (2.07ns)   --->   "%ret_V_397 = add i16 %lhs_745, i16 %zext_ln1393_123"   --->   Operation 3351 'add' 'ret_V_397' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3352 [1/1] (0.00ns)   --->   "%trunc_ln864_402 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_397, i32 6, i32 15"   --->   Operation 3352 'partselect' 'trunc_ln864_402' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3353 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_411 = add i16 %sext_ln1393_222, i16 %r_V_744"   --->   Operation 3353 'add' 'ret_V_411' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3354 [1/1] (0.00ns)   --->   "%trunc_ln864_417 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_411, i32 6, i32 15"   --->   Operation 3354 'partselect' 'trunc_ln864_417' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3355 [1/1] (0.00ns)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_411, i32 5"   --->   Operation 3355 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3356 [1/1] (0.00ns)   --->   "%zext_ln423_428 = zext i1 %tmp_394"   --->   Operation 3356 'zext' 'zext_ln423_428' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3357 [1/1] (1.73ns)   --->   "%lhs_774 = add i10 %zext_ln423_428, i10 %trunc_ln864_417"   --->   Operation 3357 'add' 'lhs_774' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3358 [1/1] (0.00ns)   --->   "%lhs_775 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_774, i6 0"   --->   Operation 3358 'bitconcatenate' 'lhs_775' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln1393_179 = sext i14 %r_V_745"   --->   Operation 3359 'sext' 'sext_ln1393_179' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3360 [1/1] (2.07ns)   --->   "%ret_V_412 = add i16 %lhs_775, i16 %sext_ln1393_179"   --->   Operation 3360 'add' 'ret_V_412' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3361 [1/1] (0.00ns)   --->   "%trunc_ln864_418 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_412, i32 6, i32 15"   --->   Operation 3361 'partselect' 'trunc_ln864_418' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3362 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_427 = add i16 %sext_ln1393_223, i16 %mul_ln1393_8"   --->   Operation 3362 'add' 'ret_V_427' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 3363 [1/1] (0.00ns)   --->   "%trunc_ln864_432 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_427, i32 6, i32 15"   --->   Operation 3363 'partselect' 'trunc_ln864_432' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3364 [1/1] (0.00ns)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_427, i32 5"   --->   Operation 3364 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3365 [1/1] (0.00ns)   --->   "%zext_ln423_442 = zext i1 %tmp_407"   --->   Operation 3365 'zext' 'zext_ln423_442' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3366 [1/1] (1.73ns)   --->   "%lhs_804 = add i10 %zext_ln423_442, i10 %trunc_ln864_432"   --->   Operation 3366 'add' 'lhs_804' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3367 [1/1] (0.00ns)   --->   "%lhs_805 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_804, i6 0"   --->   Operation 3367 'bitconcatenate' 'lhs_805' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln1393_182 = sext i14 %r_V_757"   --->   Operation 3368 'sext' 'sext_ln1393_182' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3369 [1/1] (2.07ns)   --->   "%ret_V_428 = add i16 %lhs_805, i16 %sext_ln1393_182"   --->   Operation 3369 'add' 'ret_V_428' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3370 [1/1] (0.00ns)   --->   "%trunc_ln864_433 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_428, i32 6, i32 15"   --->   Operation 3370 'partselect' 'trunc_ln864_433' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3371 [1/1] (4.35ns)   --->   "%r_V_766 = mul i15 %zext_ln1319_183, i15 41"   --->   Operation 3371 'mul' 'r_V_766' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3372 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_766, i32 5"   --->   Operation 3372 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3373 [1/1] (0.00ns)   --->   "%zext_ln423_460 = zext i1 %tmp_424"   --->   Operation 3373 'zext' 'zext_ln423_460' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3374 [1/1] (1.73ns)   --->   "%lhs_840 = add i10 %zext_ln423_460, i10 %trunc_ln864_451"   --->   Operation 3374 'add' 'lhs_840' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3375 [1/1] (0.00ns)   --->   "%lhs_841 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_840, i6 0"   --->   Operation 3375 'bitconcatenate' 'lhs_841' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln1393_188 = sext i14 %r_V_771"   --->   Operation 3376 'sext' 'sext_ln1393_188' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3377 [1/1] (2.07ns)   --->   "%ret_V_446 = add i16 %lhs_841, i16 %sext_ln1393_188"   --->   Operation 3377 'add' 'ret_V_446' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3378 [1/1] (0.00ns)   --->   "%trunc_ln864_452 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_446, i32 6, i32 15"   --->   Operation 3378 'partselect' 'trunc_ln864_452' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln423_461 = zext i1 %tmp_425"   --->   Operation 3379 'zext' 'zext_ln423_461' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3380 [1/1] (1.73ns)   --->   "%lhs_842 = add i10 %zext_ln423_461, i10 %trunc_ln864_452"   --->   Operation 3380 'add' 'lhs_842' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3381 [1/1] (0.00ns)   --->   "%r_V_784 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_16, i2 0"   --->   Operation 3381 'bitconcatenate' 'r_V_784' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3382 [1/1] (0.00ns)   --->   "%lhs_869 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_868, i6 0"   --->   Operation 3382 'bitconcatenate' 'lhs_869' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3383 [1/1] (0.00ns)   --->   "%zext_ln1393_139 = zext i11 %r_V_784"   --->   Operation 3383 'zext' 'zext_ln1393_139' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3384 [1/1] (2.07ns)   --->   "%ret_V_460 = add i16 %lhs_869, i16 %zext_ln1393_139"   --->   Operation 3384 'add' 'ret_V_460' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3385 [1/1] (0.00ns)   --->   "%trunc_ln864_467 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_460, i32 6, i32 15"   --->   Operation 3385 'partselect' 'trunc_ln864_467' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3386 [1/1] (0.00ns)   --->   "%zext_ln423_476 = zext i1 %tmp_439"   --->   Operation 3386 'zext' 'zext_ln423_476' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3387 [1/1] (1.73ns)   --->   "%lhs_870 = add i10 %zext_ln423_476, i10 %trunc_ln864_467"   --->   Operation 3387 'add' 'lhs_870' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3388 [1/1] (0.00ns)   --->   "%lhs_871 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_870, i6 0"   --->   Operation 3388 'bitconcatenate' 'lhs_871' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln1393_196 = sext i15 %r_V_785"   --->   Operation 3389 'sext' 'sext_ln1393_196' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3390 [1/1] (2.07ns)   --->   "%ret_V_461 = add i16 %lhs_871, i16 %sext_ln1393_196"   --->   Operation 3390 'add' 'ret_V_461' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3391 [1/1] (0.00ns)   --->   "%trunc_ln864_468 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_461, i32 6, i32 15"   --->   Operation 3391 'partselect' 'trunc_ln864_468' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3392 [1/1] (4.35ns)   --->   "%r_V_789 = mul i15 %zext_ln1319_166, i15 42"   --->   Operation 3392 'mul' 'r_V_789' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3393 [1/1] (0.00ns)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_789, i32 5"   --->   Operation 3393 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3394 [1/1] (4.35ns)   --->   "%r_V_790 = mul i14 %zext_ln1319_170, i14 27"   --->   Operation 3394 'mul' 'r_V_790' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3395 [1/1] (0.00ns)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_790, i32 5"   --->   Operation 3395 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3396 [1/1] (4.35ns)   --->   "%r_V_791 = mul i14 %zext_ln1319_202, i14 29"   --->   Operation 3396 'mul' 'r_V_791' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3397 [1/1] (0.00ns)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_791, i32 5"   --->   Operation 3397 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 3398 [1/1] (4.35ns)   --->   "%r_V_792 = mul i15 %zext_ln1319_174, i15 42"   --->   Operation 3398 'mul' 'r_V_792' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3399 [1/1] (0.00ns)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_792, i32 5"   --->   Operation 3399 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 5.88>
ST_36 : Operation 3400 [1/1] (0.00ns)   --->   "%lhs_543 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_542, i6 0"   --->   Operation 3400 'bitconcatenate' 'lhs_543' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3401 [1/1] (0.00ns)   --->   "%zext_ln1393_65 = zext i15 %r_V_643"   --->   Operation 3401 'zext' 'zext_ln1393_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3402 [1/1] (2.07ns)   --->   "%ret_V_289 = add i16 %lhs_543, i16 %zext_ln1393_65"   --->   Operation 3402 'add' 'ret_V_289' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3403 [1/1] (0.00ns)   --->   "%trunc_ln864_294 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_289, i32 6, i32 15"   --->   Operation 3403 'partselect' 'trunc_ln864_294' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3404 [1/1] (0.00ns)   --->   "%zext_ln423_302 = zext i1 %tmp_279"   --->   Operation 3404 'zext' 'zext_ln423_302' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3405 [1/1] (1.73ns)   --->   "%lhs_544 = add i10 %zext_ln423_302, i10 %trunc_ln864_294"   --->   Operation 3405 'add' 'lhs_544' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3406 [1/1] (0.00ns)   --->   "%lhs_545 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_544, i6 0"   --->   Operation 3406 'bitconcatenate' 'lhs_545' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3407 [1/1] (0.00ns)   --->   "%zext_ln1393_66 = zext i9 %h2_activ_V_5"   --->   Operation 3407 'zext' 'zext_ln1393_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3408 [1/1] (2.07ns)   --->   "%ret_V_290 = add i16 %lhs_545, i16 %zext_ln1393_66"   --->   Operation 3408 'add' 'ret_V_290' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3409 [1/1] (0.00ns)   --->   "%trunc_ln864_295 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_290, i32 6, i32 15"   --->   Operation 3409 'partselect' 'trunc_ln864_295' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3410 [1/1] (0.00ns)   --->   "%zext_ln423_303 = zext i1 %tmp_280"   --->   Operation 3410 'zext' 'zext_ln423_303' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3411 [1/1] (0.00ns)   --->   "%lhs_573 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_572, i6 0"   --->   Operation 3411 'bitconcatenate' 'lhs_573' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3412 [1/1] (2.07ns)   --->   "%ret_V_305 = add i16 %lhs_573, i16 %zext_ln1393_66"   --->   Operation 3412 'add' 'ret_V_305' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3413 [1/1] (0.00ns)   --->   "%trunc_ln864_310 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_305, i32 6, i32 15"   --->   Operation 3413 'partselect' 'trunc_ln864_310' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3414 [1/1] (1.73ns)   --->   "%lhs_574 = add i10 %zext_ln423_303, i10 %trunc_ln864_310"   --->   Operation 3414 'add' 'lhs_574' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3415 [1/1] (0.00ns)   --->   "%shl_ln1319_83 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_6, i4 0"   --->   Operation 3415 'bitconcatenate' 'shl_ln1319_83' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln1319_196 = zext i13 %shl_ln1319_83"   --->   Operation 3416 'zext' 'zext_ln1319_196' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3417 [1/1] (0.00ns)   --->   "%shl_ln1319_84 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_6, i1 0"   --->   Operation 3417 'bitconcatenate' 'shl_ln1319_84' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln1319_197 = zext i10 %shl_ln1319_84"   --->   Operation 3418 'zext' 'zext_ln1319_197' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln1319_198 = zext i10 %shl_ln1319_84"   --->   Operation 3419 'zext' 'zext_ln1319_198' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3420 [1/1] (1.67ns)   --->   "%r_V_657 = add i14 %zext_ln1319_196, i14 %zext_ln1319_198"   --->   Operation 3420 'add' 'r_V_657' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3421 [1/1] (0.00ns)   --->   "%lhs_575 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_574, i6 0"   --->   Operation 3421 'bitconcatenate' 'lhs_575' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3422 [1/1] (0.00ns)   --->   "%zext_ln1393_75 = zext i14 %r_V_657"   --->   Operation 3422 'zext' 'zext_ln1393_75' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3423 [1/1] (2.07ns)   --->   "%ret_V_306 = add i16 %lhs_575, i16 %zext_ln1393_75"   --->   Operation 3423 'add' 'ret_V_306' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3424 [1/1] (0.00ns)   --->   "%trunc_ln864_311 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_306, i32 6, i32 15"   --->   Operation 3424 'partselect' 'trunc_ln864_311' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3425 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_657, i32 5"   --->   Operation 3425 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3426 [1/1] (0.00ns)   --->   "%r_V_658 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_7, i2 0"   --->   Operation 3426 'bitconcatenate' 'r_V_658' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3427 [1/1] (0.00ns)   --->   "%zext_ln1316_4 = zext i11 %r_V_658"   --->   Operation 3427 'zext' 'zext_ln1316_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3428 [1/1] (0.00ns)   --->   "%lhs_601 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_600, i6 0"   --->   Operation 3428 'bitconcatenate' 'lhs_601' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3429 [1/1] (0.00ns)   --->   "%zext_ln1393_86 = zext i9 %h2_activ_V_16"   --->   Operation 3429 'zext' 'zext_ln1393_86' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3430 [1/1] (2.07ns)   --->   "%ret_V_320 = add i16 %lhs_601, i16 %zext_ln1393_86"   --->   Operation 3430 'add' 'ret_V_320' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3431 [1/1] (0.00ns)   --->   "%trunc_ln864_325 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_320, i32 6, i32 15"   --->   Operation 3431 'partselect' 'trunc_ln864_325' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln423_334 = zext i1 %tmp_308"   --->   Operation 3432 'zext' 'zext_ln423_334' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3433 [1/1] (1.73ns)   --->   "%lhs_602 = add i10 %zext_ln423_334, i10 %trunc_ln864_325"   --->   Operation 3433 'add' 'lhs_602' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3434 [1/1] (0.00ns)   --->   "%lhs_603 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_602, i6 0"   --->   Operation 3434 'bitconcatenate' 'lhs_603' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln1393_156 = sext i15 %r_V_669"   --->   Operation 3435 'sext' 'sext_ln1393_156' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3436 [1/1] (2.07ns)   --->   "%ret_V_321 = add i16 %lhs_603, i16 %sext_ln1393_156"   --->   Operation 3436 'add' 'ret_V_321' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3437 [1/1] (0.00ns)   --->   "%trunc_ln864_326 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_321, i32 6, i32 15"   --->   Operation 3437 'partselect' 'trunc_ln864_326' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3438 [1/1] (0.00ns)   --->   "%shl_ln1319_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_6, i3 0"   --->   Operation 3438 'bitconcatenate' 'shl_ln1319_92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3439 [1/1] (0.00ns)   --->   "%zext_ln1319_217 = zext i12 %shl_ln1319_92"   --->   Operation 3439 'zext' 'zext_ln1319_217' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3440 [1/1] (0.00ns)   --->   "%zext_ln423_348 = zext i1 %tmp_320"   --->   Operation 3440 'zext' 'zext_ln423_348' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3441 [1/1] (1.73ns)   --->   "%lhs_626 = add i10 %zext_ln423_348, i10 %trunc_ln864_338"   --->   Operation 3441 'add' 'lhs_626' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3442 [1/1] (0.00ns)   --->   "%lhs_627 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_626, i6 0"   --->   Operation 3442 'bitconcatenate' 'lhs_627' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln1393_95 = zext i14 %r_V_682"   --->   Operation 3443 'zext' 'zext_ln1393_95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3444 [1/1] (2.07ns)   --->   "%ret_V_334 = add i16 %lhs_627, i16 %zext_ln1393_95"   --->   Operation 3444 'add' 'ret_V_334' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3445 [1/1] (0.00ns)   --->   "%trunc_ln864_339 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_334, i32 6, i32 15"   --->   Operation 3445 'partselect' 'trunc_ln864_339' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln423_349 = zext i1 %tmp_321"   --->   Operation 3446 'zext' 'zext_ln423_349' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3447 [1/1] (1.73ns)   --->   "%lhs_628 = add i10 %zext_ln423_349, i10 %trunc_ln864_339"   --->   Operation 3447 'add' 'lhs_628' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3448 [1/1] (0.00ns)   --->   "%lhs_661 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_660, i6 0"   --->   Operation 3448 'bitconcatenate' 'lhs_661' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3449 [1/1] (0.00ns)   --->   "%zext_ln1393_107 = zext i13 %r_V_301"   --->   Operation 3449 'zext' 'zext_ln1393_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3450 [1/1] (2.07ns)   --->   "%ret_V_352 = add i16 %lhs_661, i16 %zext_ln1393_107"   --->   Operation 3450 'add' 'ret_V_352' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3451 [1/1] (0.00ns)   --->   "%trunc_ln864_357 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_352, i32 6, i32 15"   --->   Operation 3451 'partselect' 'trunc_ln864_357' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln423_368 = zext i1 %tmp_339"   --->   Operation 3452 'zext' 'zext_ln423_368' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3453 [1/1] (1.73ns)   --->   "%lhs_662 = add i10 %zext_ln423_368, i10 %trunc_ln864_357"   --->   Operation 3453 'add' 'lhs_662' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3454 [1/1] (1.67ns)   --->   "%r_V_302 = sub i14 %zext_ln1319_196, i14 %zext_ln1319_198"   --->   Operation 3454 'sub' 'r_V_302' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3455 [1/1] (0.00ns)   --->   "%lhs_663 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_662, i6 0"   --->   Operation 3455 'bitconcatenate' 'lhs_663' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln1393_164 = sext i14 %r_V_302"   --->   Operation 3456 'sext' 'sext_ln1393_164' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3457 [1/1] (2.07ns)   --->   "%ret_V_353 = add i16 %lhs_663, i16 %sext_ln1393_164"   --->   Operation 3457 'add' 'ret_V_353' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3458 [1/1] (0.00ns)   --->   "%trunc_ln864_358 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_353, i32 6, i32 15"   --->   Operation 3458 'partselect' 'trunc_ln864_358' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3459 [1/1] (0.00ns)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_302, i32 5"   --->   Operation 3459 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3460 [1/1] (0.00ns)   --->   "%lhs_687 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_686, i6 0"   --->   Operation 3460 'bitconcatenate' 'lhs_687' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3461 [1/1] (0.00ns)   --->   "%zext_ln1393_112 = zext i14 %r_V_709"   --->   Operation 3461 'zext' 'zext_ln1393_112' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3462 [1/1] (2.07ns)   --->   "%ret_V_366 = add i16 %lhs_687, i16 %zext_ln1393_112"   --->   Operation 3462 'add' 'ret_V_366' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3463 [1/1] (0.00ns)   --->   "%trunc_ln864_371 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_366, i32 6, i32 15"   --->   Operation 3463 'partselect' 'trunc_ln864_371' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3464 [1/1] (0.00ns)   --->   "%zext_ln423_383 = zext i1 %tmp_353"   --->   Operation 3464 'zext' 'zext_ln423_383' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3465 [1/1] (1.73ns)   --->   "%lhs_688 = add i10 %zext_ln423_383, i10 %trunc_ln864_371"   --->   Operation 3465 'add' 'lhs_688' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3466 [1/1] (0.00ns)   --->   "%r_V_746 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_16, i5 0"   --->   Operation 3466 'bitconcatenate' 'r_V_746' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3467 [1/1] (0.00ns)   --->   "%zext_ln1319_248 = zext i14 %r_V_746"   --->   Operation 3467 'zext' 'zext_ln1319_248' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3468 [1/1] (0.00ns)   --->   "%shl_ln1319_114 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_16, i1 0"   --->   Operation 3468 'bitconcatenate' 'shl_ln1319_114' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3469 [1/1] (0.00ns)   --->   "%zext_ln1319_249 = zext i10 %shl_ln1319_114"   --->   Operation 3469 'zext' 'zext_ln1319_249' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3470 [1/1] (1.81ns)   --->   "%r_V_710 = sub i15 %zext_ln1319_249, i15 %zext_ln1319_248"   --->   Operation 3470 'sub' 'r_V_710' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3471 [1/1] (0.00ns)   --->   "%lhs_689 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_688, i6 0"   --->   Operation 3471 'bitconcatenate' 'lhs_689' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln1393_171 = sext i15 %r_V_710"   --->   Operation 3472 'sext' 'sext_ln1393_171' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3473 [1/1] (2.07ns)   --->   "%ret_V_367 = add i16 %lhs_689, i16 %sext_ln1393_171"   --->   Operation 3473 'add' 'ret_V_367' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3474 [1/1] (0.00ns)   --->   "%trunc_ln864_372 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_367, i32 6, i32 15"   --->   Operation 3474 'partselect' 'trunc_ln864_372' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3475 [1/1] (0.00ns)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_710, i32 5"   --->   Operation 3475 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3476 [1/1] (0.00ns)   --->   "%zext_ln423_398 = zext i1 %tmp_366"   --->   Operation 3476 'zext' 'zext_ln423_398' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3477 [1/1] (1.73ns)   --->   "%lhs_714 = add i10 %zext_ln423_398, i10 %trunc_ln864_385"   --->   Operation 3477 'add' 'lhs_714' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3478 [1/1] (0.00ns)   --->   "%lhs_715 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_714, i6 0"   --->   Operation 3478 'bitconcatenate' 'lhs_715' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln1393_175 = sext i15 %r_V_722"   --->   Operation 3479 'sext' 'sext_ln1393_175' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3480 [1/1] (2.07ns)   --->   "%ret_V_381 = add i16 %lhs_715, i16 %sext_ln1393_175"   --->   Operation 3480 'add' 'ret_V_381' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3481 [1/1] (0.00ns)   --->   "%trunc_ln864_386 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_381, i32 6, i32 15"   --->   Operation 3481 'partselect' 'trunc_ln864_386' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3482 [1/1] (0.00ns)   --->   "%zext_ln423_399 = zext i1 %tmp_367"   --->   Operation 3482 'zext' 'zext_ln423_399' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3483 [1/1] (1.73ns)   --->   "%lhs_716 = add i10 %zext_ln423_399, i10 %trunc_ln864_386"   --->   Operation 3483 'add' 'lhs_716' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3484 [1/1] (0.00ns)   --->   "%shl_ln1319_116 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_3, i1 0"   --->   Operation 3484 'bitconcatenate' 'shl_ln1319_116' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3485 [1/1] (0.00ns)   --->   "%zext_ln1319_254 = zext i10 %shl_ln1319_116"   --->   Operation 3485 'zext' 'zext_ln1319_254' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3486 [1/1] (1.81ns)   --->   "%r_V_723 = sub i15 %zext_ln1319_213, i15 %zext_ln1319_254"   --->   Operation 3486 'sub' 'r_V_723' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3487 [1/1] (0.00ns)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_723, i32 5"   --->   Operation 3487 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3488 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_16, i4 0"   --->   Operation 3488 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3489 [1/1] (0.00ns)   --->   "%zext_ln1319_255 = zext i13 %tmp_28"   --->   Operation 3489 'zext' 'zext_ln1319_255' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3490 [1/1] (1.67ns)   --->   "%r_V_724 = sub i14 %zext_ln1319_150, i14 %zext_ln1319_255"   --->   Operation 3490 'sub' 'r_V_724' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3491 [1/1] (0.00ns)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_724, i32 5"   --->   Operation 3491 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3492 [1/1] (0.00ns)   --->   "%zext_ln423_413 = zext i1 %tmp_380"   --->   Operation 3492 'zext' 'zext_ln423_413' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3493 [1/1] (1.73ns)   --->   "%lhs_746 = add i10 %zext_ln423_413, i10 %trunc_ln864_402"   --->   Operation 3493 'add' 'lhs_746' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3494 [1/1] (0.00ns)   --->   "%lhs_747 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_746, i6 0"   --->   Operation 3494 'bitconcatenate' 'lhs_747' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3495 [1/1] (0.00ns)   --->   "%zext_ln1393_124 = zext i14 %r_V_733"   --->   Operation 3495 'zext' 'zext_ln1393_124' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3496 [1/1] (2.07ns)   --->   "%ret_V_398 = add i16 %lhs_747, i16 %zext_ln1393_124"   --->   Operation 3496 'add' 'ret_V_398' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3497 [1/1] (0.00ns)   --->   "%trunc_ln864_403 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_398, i32 6, i32 15"   --->   Operation 3497 'partselect' 'trunc_ln864_403' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3498 [1/1] (0.00ns)   --->   "%zext_ln423_414 = zext i1 %tmp_381"   --->   Operation 3498 'zext' 'zext_ln423_414' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3499 [1/1] (1.73ns)   --->   "%lhs_748 = add i10 %zext_ln423_414, i10 %trunc_ln864_403"   --->   Operation 3499 'add' 'lhs_748' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3500 [1/1] (0.00ns)   --->   "%zext_ln423_429 = zext i1 %tmp_395"   --->   Operation 3500 'zext' 'zext_ln423_429' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3501 [1/1] (1.73ns)   --->   "%lhs_776 = add i10 %zext_ln423_429, i10 %trunc_ln864_418"   --->   Operation 3501 'add' 'lhs_776' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3502 [1/1] (0.00ns)   --->   "%lhs_777 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_776, i6 0"   --->   Operation 3502 'bitconcatenate' 'lhs_777' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3503 [1/1] (2.07ns)   --->   "%ret_V_413 = add i16 %lhs_777, i16 %zext_ln1393_64"   --->   Operation 3503 'add' 'ret_V_413' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3504 [1/1] (0.00ns)   --->   "%trunc_ln864_419 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_413, i32 6, i32 15"   --->   Operation 3504 'partselect' 'trunc_ln864_419' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3505 [1/1] (1.73ns)   --->   "%lhs_778 = add i10 %zext_ln423_301, i10 %trunc_ln864_419"   --->   Operation 3505 'add' 'lhs_778' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3506 [1/1] (0.00ns)   --->   "%zext_ln423_443 = zext i1 %tmp_408"   --->   Operation 3506 'zext' 'zext_ln423_443' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3507 [1/1] (1.73ns)   --->   "%lhs_806 = add i10 %zext_ln423_443, i10 %trunc_ln864_433"   --->   Operation 3507 'add' 'lhs_806' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3508 [1/1] (0.00ns)   --->   "%lhs_807 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_806, i6 0"   --->   Operation 3508 'bitconcatenate' 'lhs_807' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3509 [1/1] (2.07ns)   --->   "%ret_V_429 = add i16 %lhs_807, i16 %sext_ln1393_162"   --->   Operation 3509 'add' 'ret_V_429' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3510 [1/1] (0.00ns)   --->   "%trunc_ln864_434 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_429, i32 6, i32 15"   --->   Operation 3510 'partselect' 'trunc_ln864_434' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3511 [1/1] (1.73ns)   --->   "%lhs_808 = add i10 %zext_ln423_366, i10 %trunc_ln864_434"   --->   Operation 3511 'add' 'lhs_808' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3512 [1/1] (1.81ns)   --->   "%r_V_758 = add i15 %zext_ln1319_248, i15 %zext_ln1319_249"   --->   Operation 3512 'add' 'r_V_758' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3513 [1/1] (0.00ns)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_758, i32 5"   --->   Operation 3513 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3514 [1/1] (1.67ns)   --->   "%r_V_772 = sub i14 %zext_ln1319_152, i14 %zext_ln1319_196"   --->   Operation 3514 'sub' 'r_V_772' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3515 [1/1] (0.00ns)   --->   "%lhs_843 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_842, i6 0"   --->   Operation 3515 'bitconcatenate' 'lhs_843' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln1393_189 = sext i14 %r_V_772"   --->   Operation 3516 'sext' 'sext_ln1393_189' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3517 [1/1] (2.07ns)   --->   "%ret_V_447 = add i16 %lhs_843, i16 %sext_ln1393_189"   --->   Operation 3517 'add' 'ret_V_447' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3518 [1/1] (0.00ns)   --->   "%trunc_ln864_453 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_447, i32 6, i32 15"   --->   Operation 3518 'partselect' 'trunc_ln864_453' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3519 [1/1] (0.00ns)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_772, i32 5"   --->   Operation 3519 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3520 [1/1] (0.00ns)   --->   "%zext_ln423_462 = zext i1 %tmp_426"   --->   Operation 3520 'zext' 'zext_ln423_462' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3521 [1/1] (1.73ns)   --->   "%lhs_844 = add i10 %zext_ln423_462, i10 %trunc_ln864_453"   --->   Operation 3521 'add' 'lhs_844' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3522 [1/1] (0.00ns)   --->   "%zext_ln423_477 = zext i1 %tmp_440"   --->   Operation 3522 'zext' 'zext_ln423_477' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3523 [1/1] (1.73ns)   --->   "%lhs_872 = add i10 %zext_ln423_477, i10 %trunc_ln864_468"   --->   Operation 3523 'add' 'lhs_872' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3524 [1/1] (1.54ns)   --->   "%r_V_786 = sub i13 %zext_ln1319_217, i13 %zext_ln1319_197"   --->   Operation 3524 'sub' 'r_V_786' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3525 [1/1] (0.00ns)   --->   "%lhs_873 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_872, i6 0"   --->   Operation 3525 'bitconcatenate' 'lhs_873' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln859_33 = sext i13 %r_V_786"   --->   Operation 3526 'sext' 'sext_ln859_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3527 [1/1] (2.07ns)   --->   "%ret_V_462 = add i16 %lhs_873, i16 %sext_ln859_33"   --->   Operation 3527 'add' 'ret_V_462' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3528 [1/1] (0.00ns)   --->   "%trunc_ln864_469 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_462, i32 6, i32 15"   --->   Operation 3528 'partselect' 'trunc_ln864_469' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3529 [1/1] (0.00ns)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_786, i32 5"   --->   Operation 3529 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3530 [1/1] (0.00ns)   --->   "%zext_ln423_478 = zext i1 %tmp_441"   --->   Operation 3530 'zext' 'zext_ln423_478' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3531 [1/1] (1.73ns)   --->   "%lhs_874 = add i10 %zext_ln423_478, i10 %trunc_ln864_469"   --->   Operation 3531 'add' 'lhs_874' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3532 [1/1] (0.00ns)   --->   "%shl_ln1319_132 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_7, i4 0"   --->   Operation 3532 'bitconcatenate' 'shl_ln1319_132' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3533 [1/1] (0.00ns)   --->   "%zext_ln1319_272 = zext i13 %shl_ln1319_132"   --->   Operation 3533 'zext' 'zext_ln1319_272' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 3534 [1/1] (1.67ns)   --->   "%r_V_787 = add i14 %zext_ln1319_272, i14 %zext_ln1316_4"   --->   Operation 3534 'add' 'r_V_787' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3535 [1/1] (0.00ns)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_787, i32 5"   --->   Operation 3535 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.03>
ST_37 : Operation 3536 [1/1] (1.73ns)   --->   "%lhs_546 = add i10 %zext_ln423_303, i10 %trunc_ln864_295"   --->   Operation 3536 'add' 'lhs_546' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3537 [1/1] (0.00ns)   --->   "%zext_ln1319_154 = zext i9 %h2_activ_V_6"   --->   Operation 3537 'zext' 'zext_ln1319_154' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3538 [1/1] (0.00ns)   --->   "%lhs_547 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_546, i6 0"   --->   Operation 3538 'bitconcatenate' 'lhs_547' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln1393_149 = sext i15 %r_V_644"   --->   Operation 3539 'sext' 'sext_ln1393_149' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3540 [1/1] (2.07ns)   --->   "%ret_V_291 = add i16 %lhs_547, i16 %sext_ln1393_149"   --->   Operation 3540 'add' 'ret_V_291' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3541 [1/1] (0.00ns)   --->   "%trunc_ln864_296 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_291, i32 6, i32 15"   --->   Operation 3541 'partselect' 'trunc_ln864_296' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3542 [1/1] (0.00ns)   --->   "%zext_ln423_304 = zext i1 %tmp_281"   --->   Operation 3542 'zext' 'zext_ln423_304' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3543 [1/1] (1.73ns)   --->   "%lhs_548 = add i10 %zext_ln423_304, i10 %trunc_ln864_296"   --->   Operation 3543 'add' 'lhs_548' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3544 [1/1] (0.00ns)   --->   "%zext_ln1319_156 = zext i9 %h2_activ_V_7"   --->   Operation 3544 'zext' 'zext_ln1319_156' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3545 [1/1] (0.00ns)   --->   "%r_V_671 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_7, i5 0"   --->   Operation 3545 'bitconcatenate' 'r_V_671' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3546 [1/1] (0.00ns)   --->   "%zext_ln1319_158 = zext i14 %r_V_671"   --->   Operation 3546 'zext' 'zext_ln1319_158' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3547 [1/1] (0.00ns)   --->   "%shl_ln1319_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_7, i1 0"   --->   Operation 3547 'bitconcatenate' 'shl_ln1319_74' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3548 [1/1] (0.00ns)   --->   "%zext_ln1319_159 = zext i10 %shl_ln1319_74"   --->   Operation 3548 'zext' 'zext_ln1319_159' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3549 [1/1] (0.00ns)   --->   "%zext_ln1319_160 = zext i10 %shl_ln1319_74"   --->   Operation 3549 'zext' 'zext_ln1319_160' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3550 [1/1] (1.81ns)   --->   "%r_V_645 = sub i15 %zext_ln1319_158, i15 %zext_ln1319_160"   --->   Operation 3550 'sub' 'r_V_645' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3551 [1/1] (0.00ns)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_645, i32 5"   --->   Operation 3551 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3552 [1/1] (0.00ns)   --->   "%zext_ln1319_162 = zext i9 %h2_activ_V_8"   --->   Operation 3552 'zext' 'zext_ln1319_162' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3553 [1/1] (0.00ns)   --->   "%zext_ln423_319 = zext i1 %tmp_295"   --->   Operation 3553 'zext' 'zext_ln423_319' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3554 [1/1] (1.73ns)   --->   "%lhs_576 = add i10 %zext_ln423_319, i10 %trunc_ln864_311"   --->   Operation 3554 'add' 'lhs_576' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3555 [1/1] (0.00ns)   --->   "%zext_ln1316_5 = zext i11 %r_V_658"   --->   Operation 3555 'zext' 'zext_ln1316_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3556 [1/1] (0.00ns)   --->   "%lhs_577 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_576, i6 0"   --->   Operation 3556 'bitconcatenate' 'lhs_577' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3557 [1/1] (0.00ns)   --->   "%zext_ln1393_76 = zext i11 %r_V_658"   --->   Operation 3557 'zext' 'zext_ln1393_76' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3558 [1/1] (2.07ns)   --->   "%ret_V_307 = add i16 %lhs_577, i16 %zext_ln1393_76"   --->   Operation 3558 'add' 'ret_V_307' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3559 [1/1] (0.00ns)   --->   "%trunc_ln864_312 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_307, i32 6, i32 15"   --->   Operation 3559 'partselect' 'trunc_ln864_312' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3560 [1/1] (0.00ns)   --->   "%zext_ln423_320 = zext i1 %tmp_296"   --->   Operation 3560 'zext' 'zext_ln423_320' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3561 [1/1] (1.73ns)   --->   "%lhs_578 = add i10 %zext_ln423_320, i10 %trunc_ln864_312"   --->   Operation 3561 'add' 'lhs_578' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3562 [1/1] (0.00ns)   --->   "%zext_ln423_335 = zext i1 %tmp_309"   --->   Operation 3562 'zext' 'zext_ln423_335' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3563 [1/1] (1.73ns)   --->   "%lhs_604 = add i10 %zext_ln423_335, i10 %trunc_ln864_326"   --->   Operation 3563 'add' 'lhs_604' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3564 [1/1] (1.54ns)   --->   "%sub_ln1319_118 = sub i13 0, i13 %zext_ln1319_217"   --->   Operation 3564 'sub' 'sub_ln1319_118' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln1319_87 = sext i13 %sub_ln1319_118"   --->   Operation 3565 'sext' 'sext_ln1319_87' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3566 [1/1] (1.67ns)   --->   "%r_V_670 = sub i14 %sext_ln1319_87, i14 %zext_ln1319_198"   --->   Operation 3566 'sub' 'r_V_670' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3567 [1/1] (0.00ns)   --->   "%lhs_605 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_604, i6 0"   --->   Operation 3567 'bitconcatenate' 'lhs_605' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln1393_157 = sext i14 %r_V_670"   --->   Operation 3568 'sext' 'sext_ln1393_157' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3569 [1/1] (2.07ns)   --->   "%ret_V_322 = add i16 %lhs_605, i16 %sext_ln1393_157"   --->   Operation 3569 'add' 'ret_V_322' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3570 [1/1] (0.00ns)   --->   "%trunc_ln864_327 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_322, i32 6, i32 15"   --->   Operation 3570 'partselect' 'trunc_ln864_327' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3571 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_670, i32 5"   --->   Operation 3571 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3572 [1/1] (0.00ns)   --->   "%zext_ln423_336 = zext i1 %tmp_310"   --->   Operation 3572 'zext' 'zext_ln423_336' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3573 [1/1] (1.73ns)   --->   "%lhs_606 = add i10 %zext_ln423_336, i10 %trunc_ln864_327"   --->   Operation 3573 'add' 'lhs_606' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3574 [1/1] (0.00ns)   --->   "%r_V_683 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_3, i3 0"   --->   Operation 3574 'bitconcatenate' 'r_V_683' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3575 [1/1] (0.00ns)   --->   "%lhs_629 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_628, i6 0"   --->   Operation 3575 'bitconcatenate' 'lhs_629' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3576 [1/1] (0.00ns)   --->   "%zext_ln1393_96 = zext i12 %r_V_683"   --->   Operation 3576 'zext' 'zext_ln1393_96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3577 [1/1] (2.07ns)   --->   "%ret_V_335 = add i16 %lhs_629, i16 %zext_ln1393_96"   --->   Operation 3577 'add' 'ret_V_335' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3578 [1/1] (0.00ns)   --->   "%trunc_ln864_340 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_335, i32 6, i32 15"   --->   Operation 3578 'partselect' 'trunc_ln864_340' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3579 [1/1] (0.00ns)   --->   "%zext_ln423_350 = zext i1 %tmp_322"   --->   Operation 3579 'zext' 'zext_ln423_350' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3580 [1/1] (1.73ns)   --->   "%lhs_630 = add i10 %zext_ln423_350, i10 %trunc_ln864_340"   --->   Operation 3580 'add' 'lhs_630' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3581 [1/1] (0.00ns)   --->   "%lhs_631 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_630, i6 0"   --->   Operation 3581 'bitconcatenate' 'lhs_631' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3582 [1/1] (0.00ns)   --->   "%zext_ln1393_97 = zext i13 %r_V_684"   --->   Operation 3582 'zext' 'zext_ln1393_97' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3583 [1/1] (2.07ns)   --->   "%ret_V_336 = add i16 %lhs_631, i16 %zext_ln1393_97"   --->   Operation 3583 'add' 'ret_V_336' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3584 [1/1] (0.00ns)   --->   "%trunc_ln864_341 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_336, i32 6, i32 15"   --->   Operation 3584 'partselect' 'trunc_ln864_341' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3585 [1/1] (0.00ns)   --->   "%zext_ln423_369 = zext i1 %tmp_340"   --->   Operation 3585 'zext' 'zext_ln423_369' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3586 [1/1] (1.73ns)   --->   "%lhs_664 = add i10 %zext_ln423_369, i10 %trunc_ln864_358"   --->   Operation 3586 'add' 'lhs_664' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3587 [1/1] (1.63ns)   --->   "%r_V_698 = sub i12 %zext_ln1316_5, i12 %zext_ln1319_156"   --->   Operation 3587 'sub' 'r_V_698' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3588 [1/1] (0.00ns)   --->   "%lhs_665 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_664, i6 0"   --->   Operation 3588 'bitconcatenate' 'lhs_665' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln859_25 = sext i12 %r_V_698"   --->   Operation 3589 'sext' 'sext_ln859_25' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3590 [1/1] (2.07ns)   --->   "%ret_V_354 = add i16 %lhs_665, i16 %sext_ln859_25"   --->   Operation 3590 'add' 'ret_V_354' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3591 [1/1] (0.00ns)   --->   "%trunc_ln864_359 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_354, i32 6, i32 15"   --->   Operation 3591 'partselect' 'trunc_ln864_359' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3592 [1/1] (0.00ns)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_698, i32 5"   --->   Operation 3592 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3593 [1/1] (0.00ns)   --->   "%zext_ln423_370 = zext i1 %tmp_341"   --->   Operation 3593 'zext' 'zext_ln423_370' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3594 [1/1] (1.73ns)   --->   "%lhs_666 = add i10 %zext_ln423_370, i10 %trunc_ln864_359"   --->   Operation 3594 'add' 'lhs_666' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3595 [1/1] (1.82ns)   --->   "%r_V_699 = sub i10 0, i10 %zext_ln1319_162"   --->   Operation 3595 'sub' 'r_V_699' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3596 [1/1] (0.00ns)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %r_V_699, i32 5"   --->   Operation 3596 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3597 [1/1] (0.00ns)   --->   "%zext_ln423_384 = zext i1 %tmp_354"   --->   Operation 3597 'zext' 'zext_ln423_384' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3598 [1/1] (1.73ns)   --->   "%lhs_690 = add i10 %zext_ln423_384, i10 %trunc_ln864_372"   --->   Operation 3598 'add' 'lhs_690' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3599 [1/1] (0.00ns)   --->   "%shl_ln1319_115 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_5, i2 0"   --->   Operation 3599 'bitconcatenate' 'shl_ln1319_115' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3600 [1/1] (0.00ns)   --->   "%zext_ln1319_250 = zext i11 %shl_ln1319_115"   --->   Operation 3600 'zext' 'zext_ln1319_250' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3601 [1/1] (0.00ns)   --->   "%zext_ln1319_251 = zext i11 %shl_ln1319_115"   --->   Operation 3601 'zext' 'zext_ln1319_251' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3602 [1/1] (0.00ns)   --->   "%zext_ln1319_252 = zext i11 %shl_ln1319_115"   --->   Operation 3602 'zext' 'zext_ln1319_252' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3603 [1/1] (1.63ns)   --->   "%r_V_711 = sub i12 0, i12 %zext_ln1319_252"   --->   Operation 3603 'sub' 'r_V_711' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3604 [1/1] (0.00ns)   --->   "%lhs_691 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_690, i6 0"   --->   Operation 3604 'bitconcatenate' 'lhs_691' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln1393_172 = sext i12 %r_V_711"   --->   Operation 3605 'sext' 'sext_ln1393_172' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3606 [1/1] (2.07ns)   --->   "%ret_V_368 = add i16 %lhs_691, i16 %sext_ln1393_172"   --->   Operation 3606 'add' 'ret_V_368' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3607 [1/1] (0.00ns)   --->   "%trunc_ln864_373 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_368, i32 6, i32 15"   --->   Operation 3607 'partselect' 'trunc_ln864_373' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3608 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_711, i32 5"   --->   Operation 3608 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3609 [1/1] (0.00ns)   --->   "%zext_ln423_385 = zext i1 %tmp_355"   --->   Operation 3609 'zext' 'zext_ln423_385' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3610 [1/1] (1.73ns)   --->   "%lhs_692 = add i10 %zext_ln423_385, i10 %trunc_ln864_373"   --->   Operation 3610 'add' 'lhs_692' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3611 [1/1] (1.54ns)   --->   "%r_V_712 = sub i13 %zext_ln1319_217, i13 %zext_ln1319_154"   --->   Operation 3611 'sub' 'r_V_712' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3612 [1/1] (0.00ns)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_712, i32 5"   --->   Operation 3612 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3613 [1/1] (0.00ns)   --->   "%r_V_749 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_7, i3 0"   --->   Operation 3613 'bitconcatenate' 'r_V_749' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3614 [1/1] (0.00ns)   --->   "%zext_ln1319_253 = zext i12 %r_V_749"   --->   Operation 3614 'zext' 'zext_ln1319_253' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3615 [1/1] (1.54ns)   --->   "%sub_ln1319_139 = sub i13 0, i13 %zext_ln1319_253"   --->   Operation 3615 'sub' 'sub_ln1319_139' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln1319_92 = sext i13 %sub_ln1319_139"   --->   Operation 3616 'sext' 'sext_ln1319_92' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3617 [1/1] (1.67ns)   --->   "%r_V_713 = sub i14 %sext_ln1319_92, i14 %zext_ln1319_157"   --->   Operation 3617 'sub' 'r_V_713' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3618 [1/1] (0.00ns)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_713, i32 5"   --->   Operation 3618 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3619 [1/1] (0.00ns)   --->   "%lhs_717 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_716, i6 0"   --->   Operation 3619 'bitconcatenate' 'lhs_717' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln859_27 = sext i15 %r_V_723"   --->   Operation 3620 'sext' 'sext_ln859_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3621 [1/1] (2.07ns)   --->   "%ret_V_382 = add i16 %lhs_717, i16 %sext_ln859_27"   --->   Operation 3621 'add' 'ret_V_382' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3622 [1/1] (0.00ns)   --->   "%trunc_ln864_387 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_382, i32 6, i32 15"   --->   Operation 3622 'partselect' 'trunc_ln864_387' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3623 [1/1] (0.00ns)   --->   "%zext_ln423_400 = zext i1 %tmp_368"   --->   Operation 3623 'zext' 'zext_ln423_400' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3624 [1/1] (1.73ns)   --->   "%lhs_718 = add i10 %zext_ln423_400, i10 %trunc_ln864_387"   --->   Operation 3624 'add' 'lhs_718' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3625 [1/1] (0.00ns)   --->   "%lhs_719 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_718, i6 0"   --->   Operation 3625 'bitconcatenate' 'lhs_719' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln1393_176 = sext i14 %r_V_724"   --->   Operation 3626 'sext' 'sext_ln1393_176' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3627 [1/1] (2.07ns)   --->   "%ret_V_383 = add i16 %lhs_719, i16 %sext_ln1393_176"   --->   Operation 3627 'add' 'ret_V_383' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3628 [1/1] (0.00ns)   --->   "%trunc_ln864_388 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_383, i32 6, i32 15"   --->   Operation 3628 'partselect' 'trunc_ln864_388' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3629 [1/1] (0.00ns)   --->   "%shl_ln1319_117 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_5, i5 0"   --->   Operation 3629 'bitconcatenate' 'shl_ln1319_117' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3630 [1/1] (0.00ns)   --->   "%zext_ln1319_256 = zext i14 %shl_ln1319_117"   --->   Operation 3630 'zext' 'zext_ln1319_256' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3631 [1/1] (1.81ns)   --->   "%r_V_725 = sub i15 %zext_ln1319_256, i15 %zext_ln1319_251"   --->   Operation 3631 'sub' 'r_V_725' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3632 [1/1] (0.00ns)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_725, i32 5"   --->   Operation 3632 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3633 [1/1] (0.00ns)   --->   "%lhs_749 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_748, i6 0"   --->   Operation 3633 'bitconcatenate' 'lhs_749' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3634 [1/1] (0.00ns)   --->   "%zext_ln1393_125 = zext i14 %r_V_734"   --->   Operation 3634 'zext' 'zext_ln1393_125' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3635 [1/1] (2.07ns)   --->   "%ret_V_399 = add i16 %lhs_749, i16 %zext_ln1393_125"   --->   Operation 3635 'add' 'ret_V_399' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3636 [1/1] (0.00ns)   --->   "%trunc_ln864_404 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_399, i32 6, i32 15"   --->   Operation 3636 'partselect' 'trunc_ln864_404' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3637 [1/1] (0.00ns)   --->   "%zext_ln423_415 = zext i1 %tmp_382"   --->   Operation 3637 'zext' 'zext_ln423_415' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3638 [1/1] (1.73ns)   --->   "%lhs_750 = add i10 %zext_ln423_415, i10 %trunc_ln864_404"   --->   Operation 3638 'add' 'lhs_750' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3639 [1/1] (0.00ns)   --->   "%lhs_751 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_750, i6 0"   --->   Operation 3639 'bitconcatenate' 'lhs_751' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3640 [1/1] (2.07ns)   --->   "%ret_V_400 = add i16 %lhs_751, i16 %zext_ln1393_107"   --->   Operation 3640 'add' 'ret_V_400' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3641 [1/1] (0.00ns)   --->   "%trunc_ln864_405 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_400, i32 6, i32 15"   --->   Operation 3641 'partselect' 'trunc_ln864_405' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3642 [1/1] (0.00ns)   --->   "%lhs_779 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_778, i6 0"   --->   Operation 3642 'bitconcatenate' 'lhs_779' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3643 [1/1] (0.00ns)   --->   "%zext_ln1393_127 = zext i14 %r_V_746"   --->   Operation 3643 'zext' 'zext_ln1393_127' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3644 [1/1] (2.07ns)   --->   "%ret_V_414 = add i16 %lhs_779, i16 %zext_ln1393_127"   --->   Operation 3644 'add' 'ret_V_414' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3645 [1/1] (0.00ns)   --->   "%trunc_ln864_420 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_414, i32 6, i32 15"   --->   Operation 3645 'partselect' 'trunc_ln864_420' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3646 [1/1] (0.00ns)   --->   "%zext_ln423_430 = zext i1 %trunc_ln423_41"   --->   Operation 3646 'zext' 'zext_ln423_430' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3647 [1/1] (1.73ns)   --->   "%lhs_780 = add i10 %zext_ln423_430, i10 %trunc_ln864_420"   --->   Operation 3647 'add' 'lhs_780' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3648 [1/1] (0.00ns)   --->   "%shl_ln1319_125 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_5, i4 0"   --->   Operation 3648 'bitconcatenate' 'shl_ln1319_125' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3649 [1/1] (0.00ns)   --->   "%zext_ln1319_265 = zext i13 %shl_ln1319_125"   --->   Operation 3649 'zext' 'zext_ln1319_265' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3650 [1/1] (1.67ns)   --->   "%r_V_747 = sub i14 %zext_ln1319_250, i14 %zext_ln1319_265"   --->   Operation 3650 'sub' 'r_V_747' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3651 [1/1] (0.00ns)   --->   "%lhs_781 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_780, i6 0"   --->   Operation 3651 'bitconcatenate' 'lhs_781' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln1393_180 = sext i14 %r_V_747"   --->   Operation 3652 'sext' 'sext_ln1393_180' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3653 [1/1] (2.07ns)   --->   "%ret_V_415 = add i16 %lhs_781, i16 %sext_ln1393_180"   --->   Operation 3653 'add' 'ret_V_415' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3654 [1/1] (0.00ns)   --->   "%trunc_ln864_421 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_415, i32 6, i32 15"   --->   Operation 3654 'partselect' 'trunc_ln864_421' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3655 [1/1] (0.00ns)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_747, i32 5"   --->   Operation 3655 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3656 [1/1] (0.00ns)   --->   "%lhs_809 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_808, i6 0"   --->   Operation 3656 'bitconcatenate' 'lhs_809' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3657 [1/1] (0.00ns)   --->   "%zext_ln1393_130 = zext i15 %r_V_758"   --->   Operation 3657 'zext' 'zext_ln1393_130' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3658 [1/1] (2.07ns)   --->   "%ret_V_430 = add i16 %lhs_809, i16 %zext_ln1393_130"   --->   Operation 3658 'add' 'ret_V_430' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3659 [1/1] (0.00ns)   --->   "%trunc_ln864_435 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_430, i32 6, i32 15"   --->   Operation 3659 'partselect' 'trunc_ln864_435' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3660 [1/1] (0.00ns)   --->   "%zext_ln423_444 = zext i1 %tmp_409"   --->   Operation 3660 'zext' 'zext_ln423_444' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3661 [1/1] (1.73ns)   --->   "%lhs_810 = add i10 %zext_ln423_444, i10 %trunc_ln864_435"   --->   Operation 3661 'add' 'lhs_810' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3662 [1/1] (1.67ns)   --->   "%r_V_759 = sub i14 %zext_ln1319_214, i14 %zext_ln1319_265"   --->   Operation 3662 'sub' 'r_V_759' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3663 [1/1] (0.00ns)   --->   "%lhs_811 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_810, i6 0"   --->   Operation 3663 'bitconcatenate' 'lhs_811' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln1393_183 = sext i14 %r_V_759"   --->   Operation 3664 'sext' 'sext_ln1393_183' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3665 [1/1] (2.07ns)   --->   "%ret_V_431 = add i16 %lhs_811, i16 %sext_ln1393_183"   --->   Operation 3665 'add' 'ret_V_431' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3666 [1/1] (0.00ns)   --->   "%trunc_ln864_436 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_431, i32 6, i32 15"   --->   Operation 3666 'partselect' 'trunc_ln864_436' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3667 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_759, i32 5"   --->   Operation 3667 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3668 [1/1] (1.67ns)   --->   "%r_V_773 = sub i14 %sext_ln1319_92, i14 %zext_ln1319_159"   --->   Operation 3668 'sub' 'r_V_773' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3669 [1/1] (0.00ns)   --->   "%lhs_845 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_844, i6 0"   --->   Operation 3669 'bitconcatenate' 'lhs_845' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln1393_190 = sext i14 %r_V_773"   --->   Operation 3670 'sext' 'sext_ln1393_190' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3671 [1/1] (2.07ns)   --->   "%ret_V_448 = add i16 %lhs_845, i16 %sext_ln1393_190"   --->   Operation 3671 'add' 'ret_V_448' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3672 [1/1] (0.00ns)   --->   "%trunc_ln864_454 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_448, i32 6, i32 15"   --->   Operation 3672 'partselect' 'trunc_ln864_454' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3673 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_773, i32 5"   --->   Operation 3673 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3674 [1/1] (0.00ns)   --->   "%zext_ln423_463 = zext i1 %tmp_427"   --->   Operation 3674 'zext' 'zext_ln423_463' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3675 [1/1] (1.73ns)   --->   "%lhs_846 = add i10 %zext_ln423_463, i10 %trunc_ln864_454"   --->   Operation 3675 'add' 'lhs_846' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3676 [1/1] (0.00ns)   --->   "%lhs_875 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_874, i6 0"   --->   Operation 3676 'bitconcatenate' 'lhs_875' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3677 [1/1] (0.00ns)   --->   "%zext_ln1393_140 = zext i14 %r_V_787"   --->   Operation 3677 'zext' 'zext_ln1393_140' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3678 [1/1] (2.07ns)   --->   "%ret_V_463 = add i16 %lhs_875, i16 %zext_ln1393_140"   --->   Operation 3678 'add' 'ret_V_463' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3679 [1/1] (0.00ns)   --->   "%trunc_ln864_470 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_463, i32 6, i32 15"   --->   Operation 3679 'partselect' 'trunc_ln864_470' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3680 [1/1] (0.00ns)   --->   "%zext_ln423_479 = zext i1 %tmp_442"   --->   Operation 3680 'zext' 'zext_ln423_479' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3681 [1/1] (1.73ns)   --->   "%lhs_876 = add i10 %zext_ln423_479, i10 %trunc_ln864_470"   --->   Operation 3681 'add' 'lhs_876' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3682 [1/1] (0.00ns)   --->   "%lhs_877 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_876, i6 0"   --->   Operation 3682 'bitconcatenate' 'lhs_877' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3683 [1/1] (0.00ns)   --->   "%zext_ln1393_141 = zext i13 %r_V_788"   --->   Operation 3683 'zext' 'zext_ln1393_141' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 3684 [1/1] (2.07ns)   --->   "%ret_V_464 = add i16 %lhs_877, i16 %zext_ln1393_141"   --->   Operation 3684 'add' 'ret_V_464' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3685 [1/1] (0.00ns)   --->   "%trunc_ln864_471 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_464, i32 6, i32 15"   --->   Operation 3685 'partselect' 'trunc_ln864_471' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 5.88>
ST_38 : Operation 3686 [1/1] (0.00ns)   --->   "%zext_ln1319_153 = zext i9 %h2_activ_V_6"   --->   Operation 3686 'zext' 'zext_ln1319_153' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3687 [1/1] (0.00ns)   --->   "%lhs_549 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_548, i6 0"   --->   Operation 3687 'bitconcatenate' 'lhs_549' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln859_20 = sext i15 %r_V_645"   --->   Operation 3688 'sext' 'sext_ln859_20' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3689 [1/1] (2.07ns)   --->   "%ret_V_292 = add i16 %lhs_549, i16 %sext_ln859_20"   --->   Operation 3689 'add' 'ret_V_292' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3690 [1/1] (0.00ns)   --->   "%trunc_ln864_297 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_292, i32 6, i32 15"   --->   Operation 3690 'partselect' 'trunc_ln864_297' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3691 [1/1] (0.00ns)   --->   "%zext_ln423_305 = zext i1 %tmp_282"   --->   Operation 3691 'zext' 'zext_ln423_305' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3692 [1/1] (1.73ns)   --->   "%lhs_550 = add i10 %zext_ln423_305, i10 %trunc_ln864_297"   --->   Operation 3692 'add' 'lhs_550' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3693 [1/1] (0.00ns)   --->   "%lhs_551 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_550, i6 0"   --->   Operation 3693 'bitconcatenate' 'lhs_551' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3694 [1/1] (0.00ns)   --->   "%zext_ln1393_67 = zext i15 %r_V_646"   --->   Operation 3694 'zext' 'zext_ln1393_67' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3695 [1/1] (2.07ns)   --->   "%ret_V_293 = add i16 %lhs_551, i16 %zext_ln1393_67"   --->   Operation 3695 'add' 'ret_V_293' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3696 [1/1] (0.00ns)   --->   "%trunc_ln864_298 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_293, i32 6, i32 15"   --->   Operation 3696 'partselect' 'trunc_ln864_298' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3697 [1/1] (0.00ns)   --->   "%r_V_659 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_8, i5 0"   --->   Operation 3697 'bitconcatenate' 'r_V_659' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3698 [1/1] (0.00ns)   --->   "%zext_ln1316_6 = zext i14 %r_V_659"   --->   Operation 3698 'zext' 'zext_ln1316_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3699 [1/1] (0.00ns)   --->   "%lhs_579 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_578, i6 0"   --->   Operation 3699 'bitconcatenate' 'lhs_579' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3700 [1/1] (0.00ns)   --->   "%zext_ln1393_77 = zext i14 %r_V_659"   --->   Operation 3700 'zext' 'zext_ln1393_77' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3701 [1/1] (2.07ns)   --->   "%ret_V_308 = add i16 %lhs_579, i16 %zext_ln1393_77"   --->   Operation 3701 'add' 'ret_V_308' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3702 [1/1] (0.00ns)   --->   "%trunc_ln864_313 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_308, i32 6, i32 15"   --->   Operation 3702 'partselect' 'trunc_ln864_313' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3703 [1/1] (0.00ns)   --->   "%zext_ln423_321 = zext i1 %trunc_ln423_31"   --->   Operation 3703 'zext' 'zext_ln423_321' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3704 [1/1] (1.73ns)   --->   "%lhs_580 = add i10 %zext_ln423_321, i10 %trunc_ln864_313"   --->   Operation 3704 'add' 'lhs_580' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3705 [1/1] (0.00ns)   --->   "%lhs_581 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_580, i6 0"   --->   Operation 3705 'bitconcatenate' 'lhs_581' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3706 [1/1] (0.00ns)   --->   "%zext_ln1393_78 = zext i9 %h2_activ_V_17"   --->   Operation 3706 'zext' 'zext_ln1393_78' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3707 [1/1] (2.07ns)   --->   "%ret_V_309 = add i16 %lhs_581, i16 %zext_ln1393_78"   --->   Operation 3707 'add' 'ret_V_309' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3708 [1/1] (0.00ns)   --->   "%trunc_ln864_314 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_309, i32 6, i32 15"   --->   Operation 3708 'partselect' 'trunc_ln864_314' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3709 [1/1] (0.00ns)   --->   "%zext_ln1319_216 = zext i12 %shl_ln1319_92"   --->   Operation 3709 'zext' 'zext_ln1319_216' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3710 [1/1] (0.00ns)   --->   "%lhs_607 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_606, i6 0"   --->   Operation 3710 'bitconcatenate' 'lhs_607' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3711 [1/1] (0.00ns)   --->   "%zext_ln1393_87 = zext i14 %r_V_671"   --->   Operation 3711 'zext' 'zext_ln1393_87' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3712 [1/1] (2.07ns)   --->   "%ret_V_323 = add i16 %lhs_607, i16 %zext_ln1393_87"   --->   Operation 3712 'add' 'ret_V_323' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3713 [1/1] (0.00ns)   --->   "%trunc_ln864_328 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_323, i32 6, i32 15"   --->   Operation 3713 'partselect' 'trunc_ln864_328' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3714 [1/1] (0.00ns)   --->   "%zext_ln423_337 = zext i1 %trunc_ln423_33"   --->   Operation 3714 'zext' 'zext_ln423_337' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3715 [1/1] (1.73ns)   --->   "%lhs_608 = add i10 %zext_ln423_337, i10 %trunc_ln864_328"   --->   Operation 3715 'add' 'lhs_608' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3716 [1/1] (0.00ns)   --->   "%r_V_672 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_8, i3 0"   --->   Operation 3716 'bitconcatenate' 'r_V_672' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3717 [1/1] (0.00ns)   --->   "%lhs_609 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_608, i6 0"   --->   Operation 3717 'bitconcatenate' 'lhs_609' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3718 [1/1] (0.00ns)   --->   "%zext_ln1393_88 = zext i12 %r_V_672"   --->   Operation 3718 'zext' 'zext_ln1393_88' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3719 [1/1] (2.07ns)   --->   "%ret_V_324 = add i16 %lhs_609, i16 %zext_ln1393_88"   --->   Operation 3719 'add' 'ret_V_324' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3720 [1/1] (0.00ns)   --->   "%trunc_ln864_329 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_324, i32 6, i32 15"   --->   Operation 3720 'partselect' 'trunc_ln864_329' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3721 [1/1] (0.00ns)   --->   "%zext_ln423_351 = zext i1 %tmp_323"   --->   Operation 3721 'zext' 'zext_ln423_351' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3722 [1/1] (1.73ns)   --->   "%lhs_632 = add i10 %zext_ln423_351, i10 %trunc_ln864_341"   --->   Operation 3722 'add' 'lhs_632' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3723 [1/1] (0.00ns)   --->   "%lhs_633 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_632, i6 0"   --->   Operation 3723 'bitconcatenate' 'lhs_633' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3724 [1/1] (0.00ns)   --->   "%zext_ln1393_98 = zext i14 %r_V_685"   --->   Operation 3724 'zext' 'zext_ln1393_98' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3725 [1/1] (2.07ns)   --->   "%ret_V_337 = add i16 %lhs_633, i16 %zext_ln1393_98"   --->   Operation 3725 'add' 'ret_V_337' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3726 [1/1] (0.00ns)   --->   "%trunc_ln864_342 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_337, i32 6, i32 15"   --->   Operation 3726 'partselect' 'trunc_ln864_342' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3727 [1/1] (0.00ns)   --->   "%zext_ln423_352 = zext i1 %tmp_324"   --->   Operation 3727 'zext' 'zext_ln423_352' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3728 [1/1] (1.73ns)   --->   "%lhs_634 = add i10 %zext_ln423_352, i10 %trunc_ln864_342"   --->   Operation 3728 'add' 'lhs_634' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3729 [1/1] (0.00ns)   --->   "%shl_ln1319_97 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_6, i5 0"   --->   Operation 3729 'bitconcatenate' 'shl_ln1319_97' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3730 [1/1] (0.00ns)   --->   "%zext_ln1319_224 = zext i14 %shl_ln1319_97"   --->   Operation 3730 'zext' 'zext_ln1319_224' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3731 [1/1] (0.00ns)   --->   "%shl_ln1319_98 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_6, i2 0"   --->   Operation 3731 'bitconcatenate' 'shl_ln1319_98' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3732 [1/1] (0.00ns)   --->   "%zext_ln1319_225 = zext i11 %shl_ln1319_98"   --->   Operation 3732 'zext' 'zext_ln1319_225' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3733 [1/1] (0.00ns)   --->   "%zext_ln1319_226 = zext i11 %shl_ln1319_98"   --->   Operation 3733 'zext' 'zext_ln1319_226' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3734 [1/1] (1.81ns)   --->   "%r_V_686 = sub i15 %zext_ln1319_226, i15 %zext_ln1319_224"   --->   Operation 3734 'sub' 'r_V_686' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3735 [1/1] (0.00ns)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_686, i32 5"   --->   Operation 3735 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3736 [1/1] (0.00ns)   --->   "%lhs_667 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_666, i6 0"   --->   Operation 3736 'bitconcatenate' 'lhs_667' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3737 [1/1] (0.00ns)   --->   "%sext_ln1393_165 = sext i10 %r_V_699"   --->   Operation 3737 'sext' 'sext_ln1393_165' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3738 [1/1] (2.07ns)   --->   "%ret_V_355 = add i16 %lhs_667, i16 %sext_ln1393_165"   --->   Operation 3738 'add' 'ret_V_355' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3739 [1/1] (0.00ns)   --->   "%trunc_ln864_360 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_355, i32 6, i32 15"   --->   Operation 3739 'partselect' 'trunc_ln864_360' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3740 [1/1] (0.00ns)   --->   "%zext_ln423_371 = zext i1 %tmp_342"   --->   Operation 3740 'zext' 'zext_ln423_371' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3741 [1/1] (1.73ns)   --->   "%lhs_668 = add i10 %zext_ln423_371, i10 %trunc_ln864_360"   --->   Operation 3741 'add' 'lhs_668' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3742 [1/1] (0.00ns)   --->   "%shl_ln1319_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_17, i3 0"   --->   Operation 3742 'bitconcatenate' 'shl_ln1319_108' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3743 [1/1] (0.00ns)   --->   "%zext_ln1319_239 = zext i12 %shl_ln1319_108"   --->   Operation 3743 'zext' 'zext_ln1319_239' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3744 [1/1] (0.00ns)   --->   "%shl_ln1319_109 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_17, i1 0"   --->   Operation 3744 'bitconcatenate' 'shl_ln1319_109' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3745 [1/1] (0.00ns)   --->   "%zext_ln1319_240 = zext i10 %shl_ln1319_109"   --->   Operation 3745 'zext' 'zext_ln1319_240' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3746 [1/1] (1.54ns)   --->   "%r_V_700 = add i13 %zext_ln1319_239, i13 %zext_ln1319_240"   --->   Operation 3746 'add' 'r_V_700' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3747 [1/1] (0.00ns)   --->   "%lhs_669 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_668, i6 0"   --->   Operation 3747 'bitconcatenate' 'lhs_669' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3748 [1/1] (0.00ns)   --->   "%zext_ln1393_108 = zext i13 %r_V_700"   --->   Operation 3748 'zext' 'zext_ln1393_108' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3749 [1/1] (2.07ns)   --->   "%ret_V_356 = add i16 %lhs_669, i16 %zext_ln1393_108"   --->   Operation 3749 'add' 'ret_V_356' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3750 [1/1] (0.00ns)   --->   "%trunc_ln864_361 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_356, i32 6, i32 15"   --->   Operation 3750 'partselect' 'trunc_ln864_361' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3751 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_700, i32 5"   --->   Operation 3751 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3752 [1/1] (0.00ns)   --->   "%lhs_693 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_692, i6 0"   --->   Operation 3752 'bitconcatenate' 'lhs_693' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln859_26 = sext i13 %r_V_712"   --->   Operation 3753 'sext' 'sext_ln859_26' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3754 [1/1] (2.07ns)   --->   "%ret_V_369 = add i16 %lhs_693, i16 %sext_ln859_26"   --->   Operation 3754 'add' 'ret_V_369' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3755 [1/1] (0.00ns)   --->   "%trunc_ln864_374 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_369, i32 6, i32 15"   --->   Operation 3755 'partselect' 'trunc_ln864_374' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3756 [1/1] (0.00ns)   --->   "%zext_ln423_386 = zext i1 %tmp_356"   --->   Operation 3756 'zext' 'zext_ln423_386' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3757 [1/1] (1.73ns)   --->   "%lhs_694 = add i10 %zext_ln423_386, i10 %trunc_ln864_374"   --->   Operation 3757 'add' 'lhs_694' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3758 [1/1] (0.00ns)   --->   "%lhs_695 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_694, i6 0"   --->   Operation 3758 'bitconcatenate' 'lhs_695' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln1393_173 = sext i14 %r_V_713"   --->   Operation 3759 'sext' 'sext_ln1393_173' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3760 [1/1] (2.07ns)   --->   "%ret_V_370 = add i16 %lhs_695, i16 %sext_ln1393_173"   --->   Operation 3760 'add' 'ret_V_370' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3761 [1/1] (0.00ns)   --->   "%trunc_ln864_375 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_370, i32 6, i32 15"   --->   Operation 3761 'partselect' 'trunc_ln864_375' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3762 [1/1] (0.00ns)   --->   "%zext_ln423_401 = zext i1 %tmp_369"   --->   Operation 3762 'zext' 'zext_ln423_401' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3763 [1/1] (1.73ns)   --->   "%lhs_720 = add i10 %zext_ln423_401, i10 %trunc_ln864_388"   --->   Operation 3763 'add' 'lhs_720' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3764 [1/1] (0.00ns)   --->   "%lhs_721 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_720, i6 0"   --->   Operation 3764 'bitconcatenate' 'lhs_721' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln859_28 = sext i15 %r_V_725"   --->   Operation 3765 'sext' 'sext_ln859_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3766 [1/1] (2.07ns)   --->   "%ret_V_384 = add i16 %lhs_721, i16 %sext_ln859_28"   --->   Operation 3766 'add' 'ret_V_384' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3767 [1/1] (0.00ns)   --->   "%trunc_ln864_389 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_384, i32 6, i32 15"   --->   Operation 3767 'partselect' 'trunc_ln864_389' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3768 [1/1] (0.00ns)   --->   "%zext_ln423_402 = zext i1 %tmp_370"   --->   Operation 3768 'zext' 'zext_ln423_402' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3769 [1/1] (1.73ns)   --->   "%lhs_722 = add i10 %zext_ln423_402, i10 %trunc_ln864_389"   --->   Operation 3769 'add' 'lhs_722' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3770 [1/1] (1.73ns)   --->   "%lhs_752 = add i10 %zext_ln423_368, i10 %trunc_ln864_405"   --->   Operation 3770 'add' 'lhs_752' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3771 [1/1] (1.81ns)   --->   "%r_V_735 = sub i15 %zext_ln1319_224, i15 %zext_ln1319_216"   --->   Operation 3771 'sub' 'r_V_735' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3772 [1/1] (0.00ns)   --->   "%lhs_753 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_752, i6 0"   --->   Operation 3772 'bitconcatenate' 'lhs_753' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3773 [1/1] (0.00ns)   --->   "%sext_ln859_30 = sext i15 %r_V_735"   --->   Operation 3773 'sext' 'sext_ln859_30' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3774 [1/1] (2.07ns)   --->   "%ret_V_401 = add i16 %lhs_753, i16 %sext_ln859_30"   --->   Operation 3774 'add' 'ret_V_401' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3775 [1/1] (0.00ns)   --->   "%trunc_ln864_406 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_401, i32 6, i32 15"   --->   Operation 3775 'partselect' 'trunc_ln864_406' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3776 [1/1] (0.00ns)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_735, i32 5"   --->   Operation 3776 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3777 [1/1] (0.00ns)   --->   "%zext_ln423_416 = zext i1 %tmp_383"   --->   Operation 3777 'zext' 'zext_ln423_416' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3778 [1/1] (1.73ns)   --->   "%lhs_754 = add i10 %zext_ln423_416, i10 %trunc_ln864_406"   --->   Operation 3778 'add' 'lhs_754' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3779 [1/1] (0.00ns)   --->   "%zext_ln423_431 = zext i1 %tmp_396"   --->   Operation 3779 'zext' 'zext_ln423_431' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3780 [1/1] (1.73ns)   --->   "%lhs_782 = add i10 %zext_ln423_431, i10 %trunc_ln864_421"   --->   Operation 3780 'add' 'lhs_782' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3781 [1/1] (1.63ns)   --->   "%r_V_748 = add i12 %zext_ln1319_225, i12 %zext_ln1319_153"   --->   Operation 3781 'add' 'r_V_748' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3782 [1/1] (0.00ns)   --->   "%lhs_783 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_782, i6 0"   --->   Operation 3782 'bitconcatenate' 'lhs_783' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3783 [1/1] (0.00ns)   --->   "%zext_ln1393_128 = zext i12 %r_V_748"   --->   Operation 3783 'zext' 'zext_ln1393_128' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3784 [1/1] (2.07ns)   --->   "%ret_V_416 = add i16 %lhs_783, i16 %zext_ln1393_128"   --->   Operation 3784 'add' 'ret_V_416' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3785 [1/1] (0.00ns)   --->   "%trunc_ln864_422 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_416, i32 6, i32 15"   --->   Operation 3785 'partselect' 'trunc_ln864_422' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3786 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_748, i32 5"   --->   Operation 3786 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3787 [1/1] (0.00ns)   --->   "%zext_ln423_432 = zext i1 %tmp_397"   --->   Operation 3787 'zext' 'zext_ln423_432' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3788 [1/1] (1.73ns)   --->   "%lhs_784 = add i10 %zext_ln423_432, i10 %trunc_ln864_422"   --->   Operation 3788 'add' 'lhs_784' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3789 [1/1] (0.00ns)   --->   "%zext_ln423_445 = zext i1 %tmp_410"   --->   Operation 3789 'zext' 'zext_ln423_445' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3790 [1/1] (1.73ns)   --->   "%lhs_812 = add i10 %zext_ln423_445, i10 %trunc_ln864_436"   --->   Operation 3790 'add' 'lhs_812' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3791 [1/1] (0.00ns)   --->   "%lhs_813 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_812, i6 0"   --->   Operation 3791 'bitconcatenate' 'lhs_813' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln1393_184 = sext i14 %r_V_760"   --->   Operation 3792 'sext' 'sext_ln1393_184' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3793 [1/1] (2.07ns)   --->   "%ret_V_432 = add i16 %lhs_813, i16 %sext_ln1393_184"   --->   Operation 3793 'add' 'ret_V_432' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3794 [1/1] (0.00ns)   --->   "%trunc_ln864_437 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_432, i32 6, i32 15"   --->   Operation 3794 'partselect' 'trunc_ln864_437' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3795 [1/1] (0.00ns)   --->   "%zext_ln423_446 = zext i1 %tmp_411"   --->   Operation 3795 'zext' 'zext_ln423_446' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3796 [1/1] (1.73ns)   --->   "%lhs_814 = add i10 %zext_ln423_446, i10 %trunc_ln864_437"   --->   Operation 3796 'add' 'lhs_814' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3797 [1/1] (0.00ns)   --->   "%shl_ln1319_129 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_8, i1 0"   --->   Operation 3797 'bitconcatenate' 'shl_ln1319_129' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3798 [1/1] (0.00ns)   --->   "%zext_ln1319_269 = zext i10 %shl_ln1319_129"   --->   Operation 3798 'zext' 'zext_ln1319_269' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3799 [1/1] (1.81ns)   --->   "%r_V_774 = add i15 %zext_ln1316_6, i15 %zext_ln1319_269"   --->   Operation 3799 'add' 'r_V_774' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3800 [1/1] (0.00ns)   --->   "%lhs_847 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_846, i6 0"   --->   Operation 3800 'bitconcatenate' 'lhs_847' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3801 [1/1] (0.00ns)   --->   "%zext_ln1393_135 = zext i15 %r_V_774"   --->   Operation 3801 'zext' 'zext_ln1393_135' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3802 [1/1] (2.07ns)   --->   "%ret_V_449 = add i16 %lhs_847, i16 %zext_ln1393_135"   --->   Operation 3802 'add' 'ret_V_449' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3803 [1/1] (0.00ns)   --->   "%trunc_ln864_455 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_449, i32 6, i32 15"   --->   Operation 3803 'partselect' 'trunc_ln864_455' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3804 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_774, i32 5"   --->   Operation 3804 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3805 [1/1] (0.00ns)   --->   "%zext_ln423_464 = zext i1 %tmp_428"   --->   Operation 3805 'zext' 'zext_ln423_464' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3806 [1/1] (1.73ns)   --->   "%lhs_848 = add i10 %zext_ln423_464, i10 %trunc_ln864_455"   --->   Operation 3806 'add' 'lhs_848' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3807 [1/1] (0.00ns)   --->   "%zext_ln423_480 = zext i1 %tmp_443"   --->   Operation 3807 'zext' 'zext_ln423_480' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3808 [1/1] (1.73ns)   --->   "%lhs_878 = add i10 %zext_ln423_480, i10 %trunc_ln864_471"   --->   Operation 3808 'add' 'lhs_878' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3809 [1/1] (0.00ns)   --->   "%lhs_879 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_878, i6 0"   --->   Operation 3809 'bitconcatenate' 'lhs_879' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3810 [1/1] (0.00ns)   --->   "%zext_ln1393_142 = zext i15 %r_V_789"   --->   Operation 3810 'zext' 'zext_ln1393_142' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3811 [1/1] (2.07ns)   --->   "%ret_V_465 = add i16 %lhs_879, i16 %zext_ln1393_142"   --->   Operation 3811 'add' 'ret_V_465' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3812 [1/1] (0.00ns)   --->   "%trunc_ln864_472 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_465, i32 6, i32 15"   --->   Operation 3812 'partselect' 'trunc_ln864_472' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3813 [1/1] (0.00ns)   --->   "%zext_ln423_481 = zext i1 %tmp_444"   --->   Operation 3813 'zext' 'zext_ln423_481' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 3814 [1/1] (1.73ns)   --->   "%lhs_880 = add i10 %zext_ln423_481, i10 %trunc_ln864_472"   --->   Operation 3814 'add' 'lhs_880' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.88>
ST_39 : Operation 3815 [1/1] (0.00ns)   --->   "%zext_ln423_306 = zext i1 %tmp_283"   --->   Operation 3815 'zext' 'zext_ln423_306' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3816 [1/1] (1.73ns)   --->   "%lhs_552 = add i10 %zext_ln423_306, i10 %trunc_ln864_298"   --->   Operation 3816 'add' 'lhs_552' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3817 [1/1] (0.00ns)   --->   "%shl_ln1319_75 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_17, i5 0"   --->   Operation 3817 'bitconcatenate' 'shl_ln1319_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3818 [1/1] (0.00ns)   --->   "%zext_ln1319_168 = zext i14 %shl_ln1319_75"   --->   Operation 3818 'zext' 'zext_ln1319_168' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3819 [1/1] (1.81ns)   --->   "%r_V_647 = add i15 %zext_ln1319_168, i15 %zext_ln1319_166"   --->   Operation 3819 'add' 'r_V_647' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3820 [1/1] (0.00ns)   --->   "%lhs_553 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_552, i6 0"   --->   Operation 3820 'bitconcatenate' 'lhs_553' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3821 [1/1] (0.00ns)   --->   "%zext_ln1393_68 = zext i15 %r_V_647"   --->   Operation 3821 'zext' 'zext_ln1393_68' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3822 [1/1] (2.07ns)   --->   "%ret_V_294 = add i16 %lhs_553, i16 %zext_ln1393_68"   --->   Operation 3822 'add' 'ret_V_294' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3823 [1/1] (0.00ns)   --->   "%trunc_ln864_299 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_294, i32 6, i32 15"   --->   Operation 3823 'partselect' 'trunc_ln864_299' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3824 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_647, i32 5"   --->   Operation 3824 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3825 [1/1] (0.00ns)   --->   "%zext_ln423_307 = zext i1 %tmp_284"   --->   Operation 3825 'zext' 'zext_ln423_307' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3826 [1/1] (1.73ns)   --->   "%lhs_554 = add i10 %zext_ln423_307, i10 %trunc_ln864_299"   --->   Operation 3826 'add' 'lhs_554' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3827 [1/1] (0.00ns)   --->   "%zext_ln423_322 = zext i1 %tmp_297"   --->   Operation 3827 'zext' 'zext_ln423_322' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3828 [1/1] (1.73ns)   --->   "%lhs_582 = add i10 %zext_ln423_322, i10 %trunc_ln864_314"   --->   Operation 3828 'add' 'lhs_582' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3829 [1/1] (0.00ns)   --->   "%shl_ln1319_85 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_10, i4 0"   --->   Operation 3829 'bitconcatenate' 'shl_ln1319_85' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3830 [1/1] (0.00ns)   --->   "%zext_ln1319_199 = zext i13 %shl_ln1319_85"   --->   Operation 3830 'zext' 'zext_ln1319_199' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3831 [1/1] (0.00ns)   --->   "%shl_ln1319_86 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_10, i2 0"   --->   Operation 3831 'bitconcatenate' 'shl_ln1319_86' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3832 [1/1] (0.00ns)   --->   "%zext_ln1319_200 = zext i11 %shl_ln1319_86"   --->   Operation 3832 'zext' 'zext_ln1319_200' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3833 [1/1] (1.67ns)   --->   "%r_V_660 = sub i14 %zext_ln1319_199, i14 %zext_ln1319_200"   --->   Operation 3833 'sub' 'r_V_660' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3834 [1/1] (0.00ns)   --->   "%lhs_583 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_582, i6 0"   --->   Operation 3834 'bitconcatenate' 'lhs_583' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln859_22 = sext i14 %r_V_660"   --->   Operation 3835 'sext' 'sext_ln859_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3836 [1/1] (2.07ns)   --->   "%ret_V_310 = add i16 %lhs_583, i16 %sext_ln859_22"   --->   Operation 3836 'add' 'ret_V_310' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3837 [1/1] (0.00ns)   --->   "%trunc_ln864_315 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_310, i32 6, i32 15"   --->   Operation 3837 'partselect' 'trunc_ln864_315' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3838 [1/1] (0.00ns)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_660, i32 5"   --->   Operation 3838 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3839 [1/1] (0.00ns)   --->   "%zext_ln423_323 = zext i1 %tmp_298"   --->   Operation 3839 'zext' 'zext_ln423_323' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3840 [1/1] (1.73ns)   --->   "%lhs_584 = add i10 %zext_ln423_323, i10 %trunc_ln864_315"   --->   Operation 3840 'add' 'lhs_584' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3841 [1/1] (0.00ns)   --->   "%zext_ln423_338 = zext i1 %tmp_311"   --->   Operation 3841 'zext' 'zext_ln423_338' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3842 [1/1] (1.73ns)   --->   "%lhs_610 = add i10 %zext_ln423_338, i10 %trunc_ln864_329"   --->   Operation 3842 'add' 'lhs_610' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3843 [1/1] (0.00ns)   --->   "%lhs_611 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_610, i6 0"   --->   Operation 3843 'bitconcatenate' 'lhs_611' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3844 [1/1] (0.00ns)   --->   "%zext_ln1393_89 = zext i15 %r_V_673"   --->   Operation 3844 'zext' 'zext_ln1393_89' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3845 [1/1] (2.07ns)   --->   "%ret_V_325 = add i16 %lhs_611, i16 %zext_ln1393_89"   --->   Operation 3845 'add' 'ret_V_325' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3846 [1/1] (0.00ns)   --->   "%trunc_ln864_330 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_325, i32 6, i32 15"   --->   Operation 3846 'partselect' 'trunc_ln864_330' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3847 [1/1] (0.00ns)   --->   "%zext_ln423_339 = zext i1 %tmp_312"   --->   Operation 3847 'zext' 'zext_ln423_339' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3848 [1/1] (1.73ns)   --->   "%lhs_612 = add i10 %zext_ln423_339, i10 %trunc_ln864_330"   --->   Operation 3848 'add' 'lhs_612' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3849 [1/1] (0.00ns)   --->   "%lhs_635 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_634, i6 0"   --->   Operation 3849 'bitconcatenate' 'lhs_635' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln1393_159 = sext i15 %r_V_686"   --->   Operation 3850 'sext' 'sext_ln1393_159' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3851 [1/1] (2.07ns)   --->   "%ret_V_338 = add i16 %lhs_635, i16 %sext_ln1393_159"   --->   Operation 3851 'add' 'ret_V_338' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3852 [1/1] (0.00ns)   --->   "%trunc_ln864_343 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_338, i32 6, i32 15"   --->   Operation 3852 'partselect' 'trunc_ln864_343' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3853 [1/1] (0.00ns)   --->   "%zext_ln423_353 = zext i1 %tmp_325"   --->   Operation 3853 'zext' 'zext_ln423_353' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3854 [1/1] (1.73ns)   --->   "%lhs_636 = add i10 %zext_ln423_353, i10 %trunc_ln864_343"   --->   Operation 3854 'add' 'lhs_636' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3855 [1/1] (0.00ns)   --->   "%lhs_637 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_636, i6 0"   --->   Operation 3855 'bitconcatenate' 'lhs_637' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3856 [1/1] (0.00ns)   --->   "%zext_ln1393_99 = zext i14 %r_V_288"   --->   Operation 3856 'zext' 'zext_ln1393_99' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3857 [1/1] (2.07ns)   --->   "%ret_V_339 = add i16 %lhs_637, i16 %zext_ln1393_99"   --->   Operation 3857 'add' 'ret_V_339' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3858 [1/1] (0.00ns)   --->   "%trunc_ln864_344 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_339, i32 6, i32 15"   --->   Operation 3858 'partselect' 'trunc_ln864_344' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3859 [1/1] (0.00ns)   --->   "%zext_ln423_372 = zext i1 %tmp_343"   --->   Operation 3859 'zext' 'zext_ln423_372' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3860 [1/1] (1.73ns)   --->   "%lhs_670 = add i10 %zext_ln423_372, i10 %trunc_ln864_361"   --->   Operation 3860 'add' 'lhs_670' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3861 [1/1] (0.00ns)   --->   "%shl_ln1319_110 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_10, i3 0"   --->   Operation 3861 'bitconcatenate' 'shl_ln1319_110' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3862 [1/1] (0.00ns)   --->   "%zext_ln1319_241 = zext i12 %shl_ln1319_110"   --->   Operation 3862 'zext' 'zext_ln1319_241' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3863 [1/1] (0.00ns)   --->   "%shl_ln1319_111 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_10, i1 0"   --->   Operation 3863 'bitconcatenate' 'shl_ln1319_111' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3864 [1/1] (0.00ns)   --->   "%zext_ln1319_242 = zext i10 %shl_ln1319_111"   --->   Operation 3864 'zext' 'zext_ln1319_242' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3865 [1/1] (0.00ns)   --->   "%zext_ln1319_243 = zext i10 %shl_ln1319_111"   --->   Operation 3865 'zext' 'zext_ln1319_243' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3866 [1/1] (1.54ns)   --->   "%r_V_701 = add i13 %zext_ln1319_241, i13 %zext_ln1319_243"   --->   Operation 3866 'add' 'r_V_701' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3867 [1/1] (0.00ns)   --->   "%lhs_671 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_670, i6 0"   --->   Operation 3867 'bitconcatenate' 'lhs_671' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3868 [1/1] (0.00ns)   --->   "%zext_ln1393_109 = zext i13 %r_V_701"   --->   Operation 3868 'zext' 'zext_ln1393_109' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3869 [1/1] (2.07ns)   --->   "%ret_V_357 = add i16 %lhs_671, i16 %zext_ln1393_109"   --->   Operation 3869 'add' 'ret_V_357' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3870 [1/1] (0.00ns)   --->   "%trunc_ln864_362 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_357, i32 6, i32 15"   --->   Operation 3870 'partselect' 'trunc_ln864_362' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3871 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_701, i32 5"   --->   Operation 3871 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3872 [1/1] (0.00ns)   --->   "%zext_ln423_373 = zext i1 %tmp_344"   --->   Operation 3872 'zext' 'zext_ln423_373' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3873 [1/1] (1.73ns)   --->   "%lhs_672 = add i10 %zext_ln423_373, i10 %trunc_ln864_362"   --->   Operation 3873 'add' 'lhs_672' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3874 [1/1] (0.00ns)   --->   "%zext_ln423_387 = zext i1 %tmp_357"   --->   Operation 3874 'zext' 'zext_ln423_387' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3875 [1/1] (1.73ns)   --->   "%lhs_696 = add i10 %zext_ln423_387, i10 %trunc_ln864_375"   --->   Operation 3875 'add' 'lhs_696' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3876 [1/1] (0.00ns)   --->   "%lhs_697 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_696, i6 0"   --->   Operation 3876 'bitconcatenate' 'lhs_697' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3877 [1/1] (0.00ns)   --->   "%zext_ln1393_113 = zext i14 %r_V_320"   --->   Operation 3877 'zext' 'zext_ln1393_113' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3878 [1/1] (2.07ns)   --->   "%ret_V_371 = add i16 %lhs_697, i16 %zext_ln1393_113"   --->   Operation 3878 'add' 'ret_V_371' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3879 [1/1] (0.00ns)   --->   "%trunc_ln864_376 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_371, i32 6, i32 15"   --->   Operation 3879 'partselect' 'trunc_ln864_376' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3880 [1/1] (0.00ns)   --->   "%zext_ln423_388 = zext i1 %tmp_358"   --->   Operation 3880 'zext' 'zext_ln423_388' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3881 [1/1] (1.73ns)   --->   "%lhs_698 = add i10 %zext_ln423_388, i10 %trunc_ln864_376"   --->   Operation 3881 'add' 'lhs_698' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3882 [1/1] (0.00ns)   --->   "%r_V_715 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_10, i5 0"   --->   Operation 3882 'bitconcatenate' 'r_V_715' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3883 [1/1] (0.00ns)   --->   "%zext_ln1316_7 = zext i14 %r_V_715"   --->   Operation 3883 'zext' 'zext_ln1316_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3884 [1/1] (0.00ns)   --->   "%lhs_723 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_722, i6 0"   --->   Operation 3884 'bitconcatenate' 'lhs_723' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3885 [1/1] (2.07ns)   --->   "%ret_V_385 = add i16 %lhs_723, i16 %sext_ln1393_164"   --->   Operation 3885 'add' 'ret_V_385' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3886 [1/1] (0.00ns)   --->   "%trunc_ln864_390 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_385, i32 6, i32 15"   --->   Operation 3886 'partselect' 'trunc_ln864_390' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3887 [1/1] (1.73ns)   --->   "%lhs_724 = add i10 %zext_ln423_369, i10 %trunc_ln864_390"   --->   Operation 3887 'add' 'lhs_724' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3888 [1/1] (0.00ns)   --->   "%lhs_725 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_724, i6 0"   --->   Operation 3888 'bitconcatenate' 'lhs_725' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3889 [1/1] (2.07ns)   --->   "%ret_V_386 = add i16 %lhs_725, i16 %zext_ln1393_99"   --->   Operation 3889 'add' 'ret_V_386' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3890 [1/1] (0.00ns)   --->   "%trunc_ln864_391 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_386, i32 6, i32 15"   --->   Operation 3890 'partselect' 'trunc_ln864_391' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3891 [1/1] (0.00ns)   --->   "%lhs_755 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_754, i6 0"   --->   Operation 3891 'bitconcatenate' 'lhs_755' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3892 [1/1] (0.00ns)   --->   "%zext_ln1393_126 = zext i14 %r_V_736"   --->   Operation 3892 'zext' 'zext_ln1393_126' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3893 [1/1] (2.07ns)   --->   "%ret_V_402 = add i16 %lhs_755, i16 %zext_ln1393_126"   --->   Operation 3893 'add' 'ret_V_402' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3894 [1/1] (0.00ns)   --->   "%trunc_ln864_407 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_402, i32 6, i32 15"   --->   Operation 3894 'partselect' 'trunc_ln864_407' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3895 [1/1] (0.00ns)   --->   "%zext_ln423_417 = zext i1 %tmp_384"   --->   Operation 3895 'zext' 'zext_ln423_417' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3896 [1/1] (1.73ns)   --->   "%lhs_756 = add i10 %zext_ln423_417, i10 %trunc_ln864_407"   --->   Operation 3896 'add' 'lhs_756' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3897 [1/1] (0.00ns)   --->   "%shl_ln1319_123 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_8, i4 0"   --->   Operation 3897 'bitconcatenate' 'shl_ln1319_123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3898 [1/1] (0.00ns)   --->   "%zext_ln1319_263 = zext i13 %shl_ln1319_123"   --->   Operation 3898 'zext' 'zext_ln1319_263' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3899 [1/1] (0.00ns)   --->   "%shl_ln1319_124 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_8, i2 0"   --->   Operation 3899 'bitconcatenate' 'shl_ln1319_124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3900 [1/1] (0.00ns)   --->   "%zext_ln1319_264 = zext i11 %shl_ln1319_124"   --->   Operation 3900 'zext' 'zext_ln1319_264' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3901 [1/1] (1.67ns)   --->   "%r_V_737 = sub i14 %zext_ln1319_264, i14 %zext_ln1319_263"   --->   Operation 3901 'sub' 'r_V_737' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3902 [1/1] (0.00ns)   --->   "%lhs_757 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_756, i6 0"   --->   Operation 3902 'bitconcatenate' 'lhs_757' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln1393_177 = sext i14 %r_V_737"   --->   Operation 3903 'sext' 'sext_ln1393_177' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3904 [1/1] (2.07ns)   --->   "%ret_V_403 = add i16 %lhs_757, i16 %sext_ln1393_177"   --->   Operation 3904 'add' 'ret_V_403' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3905 [1/1] (0.00ns)   --->   "%trunc_ln864_408 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_403, i32 6, i32 15"   --->   Operation 3905 'partselect' 'trunc_ln864_408' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3906 [1/1] (0.00ns)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_737, i32 5"   --->   Operation 3906 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3907 [1/1] (0.00ns)   --->   "%lhs_785 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_784, i6 0"   --->   Operation 3907 'bitconcatenate' 'lhs_785' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3908 [1/1] (0.00ns)   --->   "%zext_ln1393_129 = zext i12 %r_V_749"   --->   Operation 3908 'zext' 'zext_ln1393_129' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3909 [1/1] (2.07ns)   --->   "%ret_V_417 = add i16 %lhs_785, i16 %zext_ln1393_129"   --->   Operation 3909 'add' 'ret_V_417' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3910 [1/1] (0.00ns)   --->   "%trunc_ln864_423 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_417, i32 6, i32 15"   --->   Operation 3910 'partselect' 'trunc_ln864_423' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3911 [1/1] (0.00ns)   --->   "%zext_ln423_433 = zext i1 %tmp_398"   --->   Operation 3911 'zext' 'zext_ln423_433' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3912 [1/1] (1.73ns)   --->   "%lhs_786 = add i10 %zext_ln423_433, i10 %trunc_ln864_423"   --->   Operation 3912 'add' 'lhs_786' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3913 [1/1] (0.00ns)   --->   "%lhs_787 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_786, i6 0"   --->   Operation 3913 'bitconcatenate' 'lhs_787' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln1393_181 = sext i15 %r_V_750"   --->   Operation 3914 'sext' 'sext_ln1393_181' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3915 [1/1] (2.07ns)   --->   "%ret_V_418 = add i16 %lhs_787, i16 %sext_ln1393_181"   --->   Operation 3915 'add' 'ret_V_418' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3916 [1/1] (0.00ns)   --->   "%trunc_ln864_424 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_418, i32 6, i32 15"   --->   Operation 3916 'partselect' 'trunc_ln864_424' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3917 [1/1] (0.00ns)   --->   "%lhs_815 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_814, i6 0"   --->   Operation 3917 'bitconcatenate' 'lhs_815' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3918 [1/1] (0.00ns)   --->   "%zext_ln1393_131 = zext i14 %r_V_761"   --->   Operation 3918 'zext' 'zext_ln1393_131' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3919 [1/1] (2.07ns)   --->   "%ret_V_433 = add i16 %lhs_815, i16 %zext_ln1393_131"   --->   Operation 3919 'add' 'ret_V_433' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3920 [1/1] (0.00ns)   --->   "%trunc_ln864_438 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_433, i32 6, i32 15"   --->   Operation 3920 'partselect' 'trunc_ln864_438' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3921 [1/1] (0.00ns)   --->   "%zext_ln423_447 = zext i1 %tmp_412"   --->   Operation 3921 'zext' 'zext_ln423_447' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3922 [1/1] (1.73ns)   --->   "%lhs_816 = add i10 %zext_ln423_447, i10 %trunc_ln864_438"   --->   Operation 3922 'add' 'lhs_816' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3923 [1/1] (0.00ns)   --->   "%lhs_817 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_816, i6 0"   --->   Operation 3923 'bitconcatenate' 'lhs_817' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln1393_185 = sext i15 %r_V_762"   --->   Operation 3924 'sext' 'sext_ln1393_185' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3925 [1/1] (2.07ns)   --->   "%ret_V_434 = add i16 %lhs_817, i16 %sext_ln1393_185"   --->   Operation 3925 'add' 'ret_V_434' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3926 [1/1] (0.00ns)   --->   "%trunc_ln864_439 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_434, i32 6, i32 15"   --->   Operation 3926 'partselect' 'trunc_ln864_439' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3927 [1/1] (1.54ns)   --->   "%sub_ln1319_166 = sub i13 0, i13 %zext_ln1319_241"   --->   Operation 3927 'sub' 'sub_ln1319_166' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln1319_96 = sext i13 %sub_ln1319_166"   --->   Operation 3928 'sext' 'sext_ln1319_96' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3929 [1/1] (1.67ns)   --->   "%r_V_764 = sub i14 %sext_ln1319_96, i14 %zext_ln1319_170"   --->   Operation 3929 'sub' 'r_V_764' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3930 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_764, i32 5"   --->   Operation 3930 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3931 [1/1] (0.00ns)   --->   "%lhs_849 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_848, i6 0"   --->   Operation 3931 'bitconcatenate' 'lhs_849' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3932 [1/1] (0.00ns)   --->   "%zext_ln1393_136 = zext i15 %r_V_775"   --->   Operation 3932 'zext' 'zext_ln1393_136' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3933 [1/1] (2.07ns)   --->   "%ret_V_450 = add i16 %lhs_849, i16 %zext_ln1393_136"   --->   Operation 3933 'add' 'ret_V_450' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3934 [1/1] (0.00ns)   --->   "%trunc_ln864_456 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_450, i32 6, i32 15"   --->   Operation 3934 'partselect' 'trunc_ln864_456' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3935 [1/1] (0.00ns)   --->   "%zext_ln423_465 = zext i1 %tmp_429"   --->   Operation 3935 'zext' 'zext_ln423_465' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3936 [1/1] (1.73ns)   --->   "%lhs_850 = add i10 %zext_ln423_465, i10 %trunc_ln864_456"   --->   Operation 3936 'add' 'lhs_850' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3937 [1/1] (1.81ns)   --->   "%r_V_776 = add i15 %zext_ln1316_7, i15 %zext_ln1319_242"   --->   Operation 3937 'add' 'r_V_776' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3938 [1/1] (0.00ns)   --->   "%lhs_851 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_850, i6 0"   --->   Operation 3938 'bitconcatenate' 'lhs_851' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3939 [1/1] (0.00ns)   --->   "%zext_ln1393_137 = zext i15 %r_V_776"   --->   Operation 3939 'zext' 'zext_ln1393_137' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3940 [1/1] (2.07ns)   --->   "%ret_V_451 = add i16 %lhs_851, i16 %zext_ln1393_137"   --->   Operation 3940 'add' 'ret_V_451' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3941 [1/1] (0.00ns)   --->   "%trunc_ln864_457 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_451, i32 6, i32 15"   --->   Operation 3941 'partselect' 'trunc_ln864_457' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3942 [1/1] (0.00ns)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_776, i32 5"   --->   Operation 3942 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3943 [1/1] (0.00ns)   --->   "%lhs_881 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_880, i6 0"   --->   Operation 3943 'bitconcatenate' 'lhs_881' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3944 [1/1] (0.00ns)   --->   "%zext_ln1393_143 = zext i14 %r_V_790"   --->   Operation 3944 'zext' 'zext_ln1393_143' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3945 [1/1] (2.07ns)   --->   "%ret_V_466 = add i16 %lhs_881, i16 %zext_ln1393_143"   --->   Operation 3945 'add' 'ret_V_466' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3946 [1/1] (0.00ns)   --->   "%trunc_ln864_473 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_466, i32 6, i32 15"   --->   Operation 3946 'partselect' 'trunc_ln864_473' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3947 [1/1] (0.00ns)   --->   "%zext_ln423_482 = zext i1 %tmp_445"   --->   Operation 3947 'zext' 'zext_ln423_482' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3948 [1/1] (1.73ns)   --->   "%lhs_882 = add i10 %zext_ln423_482, i10 %trunc_ln864_473"   --->   Operation 3948 'add' 'lhs_882' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3949 [1/1] (0.00ns)   --->   "%lhs_883 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_882, i6 0"   --->   Operation 3949 'bitconcatenate' 'lhs_883' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3950 [1/1] (0.00ns)   --->   "%zext_ln1393_144 = zext i14 %r_V_791"   --->   Operation 3950 'zext' 'zext_ln1393_144' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 3951 [1/1] (2.07ns)   --->   "%ret_V_467 = add i16 %lhs_883, i16 %zext_ln1393_144"   --->   Operation 3951 'add' 'ret_V_467' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3952 [1/1] (0.00ns)   --->   "%trunc_ln864_474 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_467, i32 6, i32 15"   --->   Operation 3952 'partselect' 'trunc_ln864_474' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 3953 [1/1] (0.00ns)   --->   "%lhs_555 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_554, i6 0"   --->   Operation 3953 'bitconcatenate' 'lhs_555' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3954 [1/1] (0.00ns)   --->   "%zext_ln1393_69 = zext i15 %r_V_648"   --->   Operation 3954 'zext' 'zext_ln1393_69' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3955 [1/1] (2.07ns)   --->   "%ret_V_295 = add i16 %lhs_555, i16 %zext_ln1393_69"   --->   Operation 3955 'add' 'ret_V_295' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3956 [1/1] (0.00ns)   --->   "%trunc_ln864_300 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_295, i32 6, i32 15"   --->   Operation 3956 'partselect' 'trunc_ln864_300' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3957 [1/1] (0.00ns)   --->   "%zext_ln423_308 = zext i1 %tmp_285"   --->   Operation 3957 'zext' 'zext_ln423_308' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3958 [1/1] (1.73ns)   --->   "%lhs_556 = add i10 %zext_ln423_308, i10 %trunc_ln864_300"   --->   Operation 3958 'add' 'lhs_556' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3959 [1/1] (0.00ns)   --->   "%zext_ln1319_173 = zext i9 %h2_activ_V_12"   --->   Operation 3959 'zext' 'zext_ln1319_173' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3960 [1/1] (0.00ns)   --->   "%shl_ln1319_76 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_12, i5 0"   --->   Operation 3960 'bitconcatenate' 'shl_ln1319_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3961 [1/1] (0.00ns)   --->   "%zext_ln1319_176 = zext i14 %shl_ln1319_76"   --->   Operation 3961 'zext' 'zext_ln1319_176' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3962 [1/1] (0.00ns)   --->   "%shl_ln1319_77 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_12, i3 0"   --->   Operation 3962 'bitconcatenate' 'shl_ln1319_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3963 [1/1] (0.00ns)   --->   "%zext_ln1319_178 = zext i12 %shl_ln1319_77"   --->   Operation 3963 'zext' 'zext_ln1319_178' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3964 [1/1] (1.81ns)   --->   "%r_V_649 = add i15 %zext_ln1319_176, i15 %zext_ln1319_178"   --->   Operation 3964 'add' 'r_V_649' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3965 [1/1] (0.00ns)   --->   "%lhs_557 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_556, i6 0"   --->   Operation 3965 'bitconcatenate' 'lhs_557' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3966 [1/1] (0.00ns)   --->   "%zext_ln1393_70 = zext i15 %r_V_649"   --->   Operation 3966 'zext' 'zext_ln1393_70' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3967 [1/1] (2.07ns)   --->   "%ret_V_296 = add i16 %lhs_557, i16 %zext_ln1393_70"   --->   Operation 3967 'add' 'ret_V_296' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3968 [1/1] (0.00ns)   --->   "%trunc_ln864_301 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_296, i32 6, i32 15"   --->   Operation 3968 'partselect' 'trunc_ln864_301' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3969 [1/1] (0.00ns)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_649, i32 5"   --->   Operation 3969 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3970 [1/1] (0.00ns)   --->   "%lhs_585 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_584, i6 0"   --->   Operation 3970 'bitconcatenate' 'lhs_585' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3971 [1/1] (0.00ns)   --->   "%zext_ln1393_80 = zext i13 %r_V_661"   --->   Operation 3971 'zext' 'zext_ln1393_80' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3972 [1/1] (2.07ns)   --->   "%ret_V_311 = add i16 %lhs_585, i16 %zext_ln1393_80"   --->   Operation 3972 'add' 'ret_V_311' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3973 [1/1] (0.00ns)   --->   "%trunc_ln864_316 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_311, i32 6, i32 15"   --->   Operation 3973 'partselect' 'trunc_ln864_316' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3974 [1/1] (0.00ns)   --->   "%zext_ln423_324 = zext i1 %tmp_299"   --->   Operation 3974 'zext' 'zext_ln423_324' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3975 [1/1] (1.73ns)   --->   "%lhs_586 = add i10 %zext_ln423_324, i10 %trunc_ln864_316"   --->   Operation 3975 'add' 'lhs_586' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3976 [1/1] (0.00ns)   --->   "%lhs_587 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_586, i6 0"   --->   Operation 3976 'bitconcatenate' 'lhs_587' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3977 [1/1] (0.00ns)   --->   "%zext_ln1393_81 = zext i15 %r_V_662"   --->   Operation 3977 'zext' 'zext_ln1393_81' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3978 [1/1] (2.07ns)   --->   "%ret_V_312 = add i16 %lhs_587, i16 %zext_ln1393_81"   --->   Operation 3978 'add' 'ret_V_312' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3979 [1/1] (0.00ns)   --->   "%trunc_ln864_317 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_312, i32 6, i32 15"   --->   Operation 3979 'partselect' 'trunc_ln864_317' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3980 [1/1] (0.00ns)   --->   "%lhs_613 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_612, i6 0"   --->   Operation 3980 'bitconcatenate' 'lhs_613' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3981 [1/1] (0.00ns)   --->   "%zext_ln1393_90 = zext i15 %r_V_674"   --->   Operation 3981 'zext' 'zext_ln1393_90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3982 [1/1] (2.07ns)   --->   "%ret_V_326 = add i16 %lhs_613, i16 %zext_ln1393_90"   --->   Operation 3982 'add' 'ret_V_326' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3983 [1/1] (0.00ns)   --->   "%trunc_ln864_331 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_326, i32 6, i32 15"   --->   Operation 3983 'partselect' 'trunc_ln864_331' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3984 [1/1] (0.00ns)   --->   "%zext_ln423_340 = zext i1 %tmp_313"   --->   Operation 3984 'zext' 'zext_ln423_340' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3985 [1/1] (1.73ns)   --->   "%lhs_614 = add i10 %zext_ln423_340, i10 %trunc_ln864_331"   --->   Operation 3985 'add' 'lhs_614' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3986 [1/1] (0.00ns)   --->   "%shl_ln1319_93 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_11, i5 0"   --->   Operation 3986 'bitconcatenate' 'shl_ln1319_93' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3987 [1/1] (0.00ns)   --->   "%zext_ln1319_218 = zext i14 %shl_ln1319_93"   --->   Operation 3987 'zext' 'zext_ln1319_218' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3988 [1/1] (0.00ns)   --->   "%shl_ln1319_94 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_11, i2 0"   --->   Operation 3988 'bitconcatenate' 'shl_ln1319_94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3989 [1/1] (0.00ns)   --->   "%zext_ln1319_219 = zext i11 %shl_ln1319_94"   --->   Operation 3989 'zext' 'zext_ln1319_219' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3990 [1/1] (0.00ns)   --->   "%zext_ln1319_221 = zext i11 %shl_ln1319_94"   --->   Operation 3990 'zext' 'zext_ln1319_221' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3991 [1/1] (1.81ns)   --->   "%r_V_675 = sub i15 %zext_ln1319_218, i15 %zext_ln1319_221"   --->   Operation 3991 'sub' 'r_V_675' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3992 [1/1] (0.00ns)   --->   "%lhs_615 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_614, i6 0"   --->   Operation 3992 'bitconcatenate' 'lhs_615' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3993 [1/1] (0.00ns)   --->   "%sext_ln859_23 = sext i15 %r_V_675"   --->   Operation 3993 'sext' 'sext_ln859_23' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3994 [1/1] (2.07ns)   --->   "%ret_V_327 = add i16 %lhs_615, i16 %sext_ln859_23"   --->   Operation 3994 'add' 'ret_V_327' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3995 [1/1] (0.00ns)   --->   "%trunc_ln864_332 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_327, i32 6, i32 15"   --->   Operation 3995 'partselect' 'trunc_ln864_332' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3996 [1/1] (0.00ns)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_675, i32 5"   --->   Operation 3996 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3997 [1/1] (0.00ns)   --->   "%zext_ln423_354 = zext i1 %tmp_326"   --->   Operation 3997 'zext' 'zext_ln423_354' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 3998 [1/1] (1.73ns)   --->   "%lhs_638 = add i10 %zext_ln423_354, i10 %trunc_ln864_344"   --->   Operation 3998 'add' 'lhs_638' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3999 [1/1] (0.00ns)   --->   "%lhs_639 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_638, i6 0"   --->   Operation 3999 'bitconcatenate' 'lhs_639' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4000 [1/1] (0.00ns)   --->   "%zext_ln1393_100 = zext i15 %r_V_687"   --->   Operation 4000 'zext' 'zext_ln1393_100' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4001 [1/1] (2.07ns)   --->   "%ret_V_340 = add i16 %lhs_639, i16 %zext_ln1393_100"   --->   Operation 4001 'add' 'ret_V_340' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4002 [1/1] (0.00ns)   --->   "%trunc_ln864_345 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_340, i32 6, i32 15"   --->   Operation 4002 'partselect' 'trunc_ln864_345' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4003 [1/1] (0.00ns)   --->   "%zext_ln423_355 = zext i1 %tmp_327"   --->   Operation 4003 'zext' 'zext_ln423_355' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4004 [1/1] (1.73ns)   --->   "%lhs_640 = add i10 %zext_ln423_355, i10 %trunc_ln864_345"   --->   Operation 4004 'add' 'lhs_640' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4005 [1/1] (0.00ns)   --->   "%zext_ln1319_238 = zext i12 %shl_ln1319_108"   --->   Operation 4005 'zext' 'zext_ln1319_238' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4006 [1/1] (0.00ns)   --->   "%lhs_673 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_672, i6 0"   --->   Operation 4006 'bitconcatenate' 'lhs_673' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4007 [1/1] (0.00ns)   --->   "%sext_ln1393_166 = sext i15 %r_V_702"   --->   Operation 4007 'sext' 'sext_ln1393_166' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4008 [1/1] (2.07ns)   --->   "%ret_V_358 = add i16 %lhs_673, i16 %sext_ln1393_166"   --->   Operation 4008 'add' 'ret_V_358' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4009 [1/1] (0.00ns)   --->   "%trunc_ln864_363 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_358, i32 6, i32 15"   --->   Operation 4009 'partselect' 'trunc_ln864_363' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4010 [1/1] (0.00ns)   --->   "%zext_ln423_374 = zext i1 %tmp_345"   --->   Operation 4010 'zext' 'zext_ln423_374' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4011 [1/1] (1.73ns)   --->   "%lhs_674 = add i10 %zext_ln423_374, i10 %trunc_ln864_363"   --->   Operation 4011 'add' 'lhs_674' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4012 [1/1] (0.00ns)   --->   "%shl_ln1319_112 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_12, i2 0"   --->   Operation 4012 'bitconcatenate' 'shl_ln1319_112' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4013 [1/1] (0.00ns)   --->   "%zext_ln1319_244 = zext i11 %shl_ln1319_112"   --->   Operation 4013 'zext' 'zext_ln1319_244' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4014 [1/1] (0.00ns)   --->   "%zext_ln1319_245 = zext i11 %shl_ln1319_112"   --->   Operation 4014 'zext' 'zext_ln1319_245' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4015 [1/1] (1.63ns)   --->   "%sub_ln1319_132 = sub i12 0, i12 %zext_ln1319_245"   --->   Operation 4015 'sub' 'sub_ln1319_132' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln1319_91 = sext i12 %sub_ln1319_132"   --->   Operation 4016 'sext' 'sext_ln1319_91' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4017 [1/1] (1.54ns)   --->   "%r_V_703 = sub i13 %sext_ln1319_91, i13 %zext_ln1319_173"   --->   Operation 4017 'sub' 'r_V_703' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4018 [1/1] (0.00ns)   --->   "%lhs_675 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_674, i6 0"   --->   Operation 4018 'bitconcatenate' 'lhs_675' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4019 [1/1] (0.00ns)   --->   "%sext_ln1393_167 = sext i13 %r_V_703"   --->   Operation 4019 'sext' 'sext_ln1393_167' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4020 [1/1] (2.07ns)   --->   "%ret_V_359 = add i16 %lhs_675, i16 %sext_ln1393_167"   --->   Operation 4020 'add' 'ret_V_359' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4021 [1/1] (0.00ns)   --->   "%trunc_ln864_364 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_359, i32 6, i32 15"   --->   Operation 4021 'partselect' 'trunc_ln864_364' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4022 [1/1] (0.00ns)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_703, i32 5"   --->   Operation 4022 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4023 [1/1] (0.00ns)   --->   "%lhs_699 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_698, i6 0"   --->   Operation 4023 'bitconcatenate' 'lhs_699' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4024 [1/1] (0.00ns)   --->   "%zext_ln1393_114 = zext i14 %r_V_714"   --->   Operation 4024 'zext' 'zext_ln1393_114' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4025 [1/1] (2.07ns)   --->   "%ret_V_372 = add i16 %lhs_699, i16 %zext_ln1393_114"   --->   Operation 4025 'add' 'ret_V_372' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4026 [1/1] (0.00ns)   --->   "%trunc_ln864_377 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_372, i32 6, i32 15"   --->   Operation 4026 'partselect' 'trunc_ln864_377' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4027 [1/1] (0.00ns)   --->   "%zext_ln423_389 = zext i1 %tmp_359"   --->   Operation 4027 'zext' 'zext_ln423_389' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4028 [1/1] (1.73ns)   --->   "%lhs_700 = add i10 %zext_ln423_389, i10 %trunc_ln864_377"   --->   Operation 4028 'add' 'lhs_700' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4029 [1/1] (0.00ns)   --->   "%lhs_701 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_700, i6 0"   --->   Operation 4029 'bitconcatenate' 'lhs_701' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4030 [1/1] (0.00ns)   --->   "%zext_ln1393_115 = zext i14 %r_V_715"   --->   Operation 4030 'zext' 'zext_ln1393_115' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4031 [1/1] (2.07ns)   --->   "%ret_V_373 = add i16 %lhs_701, i16 %zext_ln1393_115"   --->   Operation 4031 'add' 'ret_V_373' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4032 [1/1] (0.00ns)   --->   "%trunc_ln864_378 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_373, i32 6, i32 15"   --->   Operation 4032 'partselect' 'trunc_ln864_378' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4033 [1/1] (1.73ns)   --->   "%lhs_726 = add i10 %zext_ln423_354, i10 %trunc_ln864_391"   --->   Operation 4033 'add' 'lhs_726' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4034 [1/1] (0.00ns)   --->   "%lhs_727 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_726, i6 0"   --->   Operation 4034 'bitconcatenate' 'lhs_727' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4035 [1/1] (2.07ns)   --->   "%ret_V_387 = add i16 %lhs_727, i16 %zext_ln1393_113"   --->   Operation 4035 'add' 'ret_V_387' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4036 [1/1] (0.00ns)   --->   "%trunc_ln864_392 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_387, i32 6, i32 15"   --->   Operation 4036 'partselect' 'trunc_ln864_392' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4037 [1/1] (1.73ns)   --->   "%lhs_728 = add i10 %zext_ln423_388, i10 %trunc_ln864_392"   --->   Operation 4037 'add' 'lhs_728' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4038 [1/1] (0.00ns)   --->   "%shl_ln1319_118 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_17, i4 0"   --->   Operation 4038 'bitconcatenate' 'shl_ln1319_118' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4039 [1/1] (0.00ns)   --->   "%zext_ln1319_257 = zext i13 %shl_ln1319_118"   --->   Operation 4039 'zext' 'zext_ln1319_257' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4040 [1/1] (0.00ns)   --->   "%shl_ln1319_119 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_17, i2 0"   --->   Operation 4040 'bitconcatenate' 'shl_ln1319_119' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4041 [1/1] (0.00ns)   --->   "%zext_ln1319_258 = zext i11 %shl_ln1319_119"   --->   Operation 4041 'zext' 'zext_ln1319_258' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4042 [1/1] (0.00ns)   --->   "%zext_ln1319_259 = zext i11 %shl_ln1319_119"   --->   Operation 4042 'zext' 'zext_ln1319_259' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4043 [1/1] (1.67ns)   --->   "%r_V_726 = sub i14 %zext_ln1319_257, i14 %zext_ln1319_259"   --->   Operation 4043 'sub' 'r_V_726' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4044 [1/1] (0.00ns)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_726, i32 5"   --->   Operation 4044 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4045 [1/1] (1.81ns)   --->   "%r_V_729 = add i15 %zext_ln1319_176, i15 %zext_ln1319_244"   --->   Operation 4045 'add' 'r_V_729' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4046 [1/1] (0.00ns)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_729, i32 5"   --->   Operation 4046 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4047 [1/1] (0.00ns)   --->   "%zext_ln423_418 = zext i1 %tmp_385"   --->   Operation 4047 'zext' 'zext_ln423_418' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4048 [1/1] (1.73ns)   --->   "%lhs_758 = add i10 %zext_ln423_418, i10 %trunc_ln864_408"   --->   Operation 4048 'add' 'lhs_758' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4049 [1/1] (1.81ns)   --->   "%r_V_738 = sub i15 0, i15 %zext_ln1319_168"   --->   Operation 4049 'sub' 'r_V_738' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln1316_1 = sext i15 %r_V_738"   --->   Operation 4050 'sext' 'sext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4051 [1/1] (0.00ns)   --->   "%lhs_759 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_758, i6 0"   --->   Operation 4051 'bitconcatenate' 'lhs_759' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4052 [1/1] (2.07ns)   --->   "%ret_V_404 = add i16 %lhs_759, i16 %sext_ln1316_1"   --->   Operation 4052 'add' 'ret_V_404' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4053 [1/1] (0.00ns)   --->   "%trunc_ln864_409 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_404, i32 6, i32 15"   --->   Operation 4053 'partselect' 'trunc_ln864_409' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4054 [1/1] (0.00ns)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_738, i32 5"   --->   Operation 4054 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4055 [1/1] (0.00ns)   --->   "%zext_ln423_419 = zext i1 %tmp_386"   --->   Operation 4055 'zext' 'zext_ln423_419' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4056 [1/1] (1.73ns)   --->   "%lhs_760 = add i10 %zext_ln423_419, i10 %trunc_ln864_409"   --->   Operation 4056 'add' 'lhs_760' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4057 [1/1] (0.00ns)   --->   "%zext_ln423_434 = zext i1 %tmp_399"   --->   Operation 4057 'zext' 'zext_ln423_434' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4058 [1/1] (1.73ns)   --->   "%lhs_788 = add i10 %zext_ln423_434, i10 %trunc_ln864_424"   --->   Operation 4058 'add' 'lhs_788' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4059 [1/1] (1.94ns)   --->   "%r_V_751 = sub i16 %sext_ln1316_1, i16 %zext_ln1319_238"   --->   Operation 4059 'sub' 'r_V_751' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4060 [1/1] (0.00ns)   --->   "%lhs_789 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_788, i6 0"   --->   Operation 4060 'bitconcatenate' 'lhs_789' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4061 [1/1] (2.07ns)   --->   "%ret_V_419 = add i16 %lhs_789, i16 %r_V_751"   --->   Operation 4061 'add' 'ret_V_419' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4062 [1/1] (0.00ns)   --->   "%trunc_ln864_425 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_419, i32 6, i32 15"   --->   Operation 4062 'partselect' 'trunc_ln864_425' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4063 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_751, i32 5"   --->   Operation 4063 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4064 [1/1] (0.00ns)   --->   "%zext_ln423_448 = zext i1 %tmp_413"   --->   Operation 4064 'zext' 'zext_ln423_448' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4065 [1/1] (1.73ns)   --->   "%lhs_818 = add i10 %zext_ln423_448, i10 %trunc_ln864_439"   --->   Operation 4065 'add' 'lhs_818' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4066 [1/1] (1.67ns)   --->   "%sub_ln1319_164 = sub i14 0, i14 %zext_ln1319_257"   --->   Operation 4066 'sub' 'sub_ln1319_164' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln1319_95 = sext i14 %sub_ln1319_164"   --->   Operation 4067 'sext' 'sext_ln1319_95' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4068 [1/1] (1.81ns)   --->   "%r_V_763 = sub i15 %sext_ln1319_95, i15 %zext_ln1319_258"   --->   Operation 4068 'sub' 'r_V_763' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4069 [1/1] (0.00ns)   --->   "%lhs_819 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_818, i6 0"   --->   Operation 4069 'bitconcatenate' 'lhs_819' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln1393_186 = sext i15 %r_V_763"   --->   Operation 4070 'sext' 'sext_ln1393_186' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4071 [1/1] (2.07ns)   --->   "%ret_V_435 = add i16 %lhs_819, i16 %sext_ln1393_186"   --->   Operation 4071 'add' 'ret_V_435' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4072 [1/1] (0.00ns)   --->   "%trunc_ln864_440 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_435, i32 6, i32 15"   --->   Operation 4072 'partselect' 'trunc_ln864_440' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4073 [1/1] (0.00ns)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_763, i32 5"   --->   Operation 4073 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4074 [1/1] (0.00ns)   --->   "%zext_ln423_449 = zext i1 %tmp_414"   --->   Operation 4074 'zext' 'zext_ln423_449' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4075 [1/1] (1.73ns)   --->   "%lhs_820 = add i10 %zext_ln423_449, i10 %trunc_ln864_440"   --->   Operation 4075 'add' 'lhs_820' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4076 [1/1] (0.00ns)   --->   "%zext_ln423_466 = zext i1 %tmp_430"   --->   Operation 4076 'zext' 'zext_ln423_466' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4077 [1/1] (1.73ns)   --->   "%lhs_852 = add i10 %zext_ln423_466, i10 %trunc_ln864_457"   --->   Operation 4077 'add' 'lhs_852' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4078 [1/1] (1.63ns)   --->   "%r_V_777 = sub i12 0, i12 %zext_ln1319_219"   --->   Operation 4078 'sub' 'r_V_777' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4079 [1/1] (0.00ns)   --->   "%lhs_853 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_852, i6 0"   --->   Operation 4079 'bitconcatenate' 'lhs_853' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln1393_191 = sext i12 %r_V_777"   --->   Operation 4080 'sext' 'sext_ln1393_191' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4081 [1/1] (2.07ns)   --->   "%ret_V_452 = add i16 %lhs_853, i16 %sext_ln1393_191"   --->   Operation 4081 'add' 'ret_V_452' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4082 [1/1] (0.00ns)   --->   "%trunc_ln864_458 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_452, i32 6, i32 15"   --->   Operation 4082 'partselect' 'trunc_ln864_458' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4083 [1/1] (0.00ns)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_777, i32 5"   --->   Operation 4083 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4084 [1/1] (0.00ns)   --->   "%zext_ln423_467 = zext i1 %tmp_431"   --->   Operation 4084 'zext' 'zext_ln423_467' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4085 [1/1] (1.73ns)   --->   "%lhs_854 = add i10 %zext_ln423_467, i10 %trunc_ln864_458"   --->   Operation 4085 'add' 'lhs_854' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4086 [1/1] (0.00ns)   --->   "%zext_ln423_483 = zext i1 %tmp_446"   --->   Operation 4086 'zext' 'zext_ln423_483' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4087 [1/1] (1.73ns)   --->   "%lhs_884 = add i10 %zext_ln423_483, i10 %trunc_ln864_474"   --->   Operation 4087 'add' 'lhs_884' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4088 [1/1] (0.00ns)   --->   "%lhs_885 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_884, i6 0"   --->   Operation 4088 'bitconcatenate' 'lhs_885' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4089 [1/1] (0.00ns)   --->   "%zext_ln1393_145 = zext i15 %r_V_792"   --->   Operation 4089 'zext' 'zext_ln1393_145' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4090 [1/1] (2.07ns)   --->   "%ret_V_468 = add i16 %lhs_885, i16 %zext_ln1393_145"   --->   Operation 4090 'add' 'ret_V_468' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4091 [1/1] (0.00ns)   --->   "%trunc_ln864_475 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_468, i32 6, i32 15"   --->   Operation 4091 'partselect' 'trunc_ln864_475' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4092 [1/1] (0.00ns)   --->   "%zext_ln423_484 = zext i1 %tmp_447"   --->   Operation 4092 'zext' 'zext_ln423_484' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 4093 [1/1] (1.73ns)   --->   "%lhs_886 = add i10 %zext_ln423_484, i10 %trunc_ln864_475"   --->   Operation 4093 'add' 'lhs_886' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.98>
ST_41 : Operation 4094 [1/1] (0.00ns)   --->   "%zext_ln1319_169 = zext i9 %h2_activ_V_10"   --->   Operation 4094 'zext' 'zext_ln1319_169' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4095 [1/1] (0.00ns)   --->   "%zext_ln1319_177 = zext i12 %shl_ln1319_77"   --->   Operation 4095 'zext' 'zext_ln1319_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4096 [1/1] (0.00ns)   --->   "%zext_ln423_309 = zext i1 %tmp_286"   --->   Operation 4096 'zext' 'zext_ln423_309' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4097 [1/1] (1.73ns)   --->   "%lhs_558 = add i10 %zext_ln423_309, i10 %trunc_ln864_301"   --->   Operation 4097 'add' 'lhs_558' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4098 [1/1] (0.00ns)   --->   "%zext_ln1319_180 = zext i9 %h2_activ_V_13"   --->   Operation 4098 'zext' 'zext_ln1319_180' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4099 [1/1] (0.00ns)   --->   "%zext_ln1319_181 = zext i9 %h2_activ_V_13"   --->   Operation 4099 'zext' 'zext_ln1319_181' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4100 [1/1] (0.00ns)   --->   "%lhs_559 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_558, i6 0"   --->   Operation 4100 'bitconcatenate' 'lhs_559' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4101 [1/1] (0.00ns)   --->   "%sext_ln1393_150 = sext i15 %r_V_650"   --->   Operation 4101 'sext' 'sext_ln1393_150' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4102 [1/1] (2.07ns)   --->   "%ret_V_297 = add i16 %lhs_559, i16 %sext_ln1393_150"   --->   Operation 4102 'add' 'ret_V_297' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4103 [1/1] (0.00ns)   --->   "%trunc_ln864_302 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_297, i32 6, i32 15"   --->   Operation 4103 'partselect' 'trunc_ln864_302' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4104 [1/1] (0.00ns)   --->   "%zext_ln423_310 = zext i1 %tmp_287"   --->   Operation 4104 'zext' 'zext_ln423_310' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4105 [1/1] (1.73ns)   --->   "%lhs_560 = add i10 %zext_ln423_310, i10 %trunc_ln864_302"   --->   Operation 4105 'add' 'lhs_560' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4106 [1/1] (0.00ns)   --->   "%zext_ln423_325 = zext i1 %tmp_300"   --->   Operation 4106 'zext' 'zext_ln423_325' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4107 [1/1] (1.73ns)   --->   "%lhs_588 = add i10 %zext_ln423_325, i10 %trunc_ln864_317"   --->   Operation 4107 'add' 'lhs_588' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4108 [1/1] (0.00ns)   --->   "%shl_ln1319_87 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_13, i5 0"   --->   Operation 4108 'bitconcatenate' 'shl_ln1319_87' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4109 [1/1] (0.00ns)   --->   "%zext_ln1319_204 = zext i14 %shl_ln1319_87"   --->   Operation 4109 'zext' 'zext_ln1319_204' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4110 [1/1] (0.00ns)   --->   "%shl_ln1319_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_13, i1 0"   --->   Operation 4110 'bitconcatenate' 'shl_ln1319_88' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4111 [1/1] (0.00ns)   --->   "%zext_ln1319_205 = zext i10 %shl_ln1319_88"   --->   Operation 4111 'zext' 'zext_ln1319_205' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4112 [1/1] (0.00ns)   --->   "%zext_ln1319_206 = zext i10 %shl_ln1319_88"   --->   Operation 4112 'zext' 'zext_ln1319_206' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4113 [1/1] (0.00ns)   --->   "%zext_ln1319_207 = zext i10 %shl_ln1319_88"   --->   Operation 4113 'zext' 'zext_ln1319_207' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4114 [1/1] (1.81ns)   --->   "%r_V_663 = sub i15 %zext_ln1319_207, i15 %zext_ln1319_204"   --->   Operation 4114 'sub' 'r_V_663' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4115 [1/1] (0.00ns)   --->   "%lhs_589 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_588, i6 0"   --->   Operation 4115 'bitconcatenate' 'lhs_589' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln1393_153 = sext i15 %r_V_663"   --->   Operation 4116 'sext' 'sext_ln1393_153' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4117 [1/1] (2.07ns)   --->   "%ret_V_313 = add i16 %lhs_589, i16 %sext_ln1393_153"   --->   Operation 4117 'add' 'ret_V_313' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4118 [1/1] (0.00ns)   --->   "%trunc_ln864_318 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_313, i32 6, i32 15"   --->   Operation 4118 'partselect' 'trunc_ln864_318' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4119 [1/1] (0.00ns)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_663, i32 5"   --->   Operation 4119 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4120 [1/1] (0.00ns)   --->   "%zext_ln423_326 = zext i1 %tmp_301"   --->   Operation 4120 'zext' 'zext_ln423_326' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4121 [1/1] (1.73ns)   --->   "%lhs_590 = add i10 %zext_ln423_326, i10 %trunc_ln864_318"   --->   Operation 4121 'add' 'lhs_590' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4122 [1/1] (0.00ns)   --->   "%zext_ln423_341 = zext i1 %tmp_314"   --->   Operation 4122 'zext' 'zext_ln423_341' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4123 [1/1] (1.73ns)   --->   "%lhs_616 = add i10 %zext_ln423_341, i10 %trunc_ln864_332"   --->   Operation 4123 'add' 'lhs_616' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4124 [1/1] (0.00ns)   --->   "%lhs_617 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_616, i6 0"   --->   Operation 4124 'bitconcatenate' 'lhs_617' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4125 [1/1] (0.00ns)   --->   "%zext_ln1393_91 = zext i15 %r_V_676"   --->   Operation 4125 'zext' 'zext_ln1393_91' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4126 [1/1] (2.07ns)   --->   "%ret_V_328 = add i16 %lhs_617, i16 %zext_ln1393_91"   --->   Operation 4126 'add' 'ret_V_328' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4127 [1/1] (0.00ns)   --->   "%trunc_ln864_333 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_328, i32 6, i32 15"   --->   Operation 4127 'partselect' 'trunc_ln864_333' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4128 [1/1] (0.00ns)   --->   "%zext_ln423_342 = zext i1 %tmp_315"   --->   Operation 4128 'zext' 'zext_ln423_342' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4129 [1/1] (1.73ns)   --->   "%lhs_618 = add i10 %zext_ln423_342, i10 %trunc_ln864_333"   --->   Operation 4129 'add' 'lhs_618' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4130 [1/1] (0.00ns)   --->   "%shl_ln1319_95 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_13, i3 0"   --->   Operation 4130 'bitconcatenate' 'shl_ln1319_95' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4131 [1/1] (0.00ns)   --->   "%zext_ln1319_222 = zext i12 %shl_ln1319_95"   --->   Operation 4131 'zext' 'zext_ln1319_222' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4132 [1/1] (1.54ns)   --->   "%r_V_677 = add i13 %zext_ln1319_222, i13 %zext_ln1319_180"   --->   Operation 4132 'add' 'r_V_677' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4133 [1/1] (0.00ns)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_677, i32 5"   --->   Operation 4133 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4134 [1/1] (0.00ns)   --->   "%lhs_641 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_640, i6 0"   --->   Operation 4134 'bitconcatenate' 'lhs_641' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4135 [1/1] (0.00ns)   --->   "%zext_ln1393_101 = zext i13 %r_V_688"   --->   Operation 4135 'zext' 'zext_ln1393_101' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4136 [1/1] (2.07ns)   --->   "%ret_V_341 = add i16 %lhs_641, i16 %zext_ln1393_101"   --->   Operation 4136 'add' 'ret_V_341' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4137 [1/1] (0.00ns)   --->   "%trunc_ln864_346 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_341, i32 6, i32 15"   --->   Operation 4137 'partselect' 'trunc_ln864_346' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4138 [1/1] (0.00ns)   --->   "%zext_ln423_356 = zext i1 %tmp_328"   --->   Operation 4138 'zext' 'zext_ln423_356' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4139 [1/1] (1.73ns)   --->   "%lhs_642 = add i10 %zext_ln423_356, i10 %trunc_ln864_346"   --->   Operation 4139 'add' 'lhs_642' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4140 [1/1] (0.00ns)   --->   "%lhs_643 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_642, i6 0"   --->   Operation 4140 'bitconcatenate' 'lhs_643' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4141 [1/1] (0.00ns)   --->   "%zext_ln1393_102 = zext i15 %r_V_689"   --->   Operation 4141 'zext' 'zext_ln1393_102' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4142 [1/1] (2.07ns)   --->   "%ret_V_342 = add i16 %lhs_643, i16 %zext_ln1393_102"   --->   Operation 4142 'add' 'ret_V_342' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4143 [1/1] (0.00ns)   --->   "%trunc_ln864_347 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_342, i32 6, i32 15"   --->   Operation 4143 'partselect' 'trunc_ln864_347' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4144 [1/1] (0.00ns)   --->   "%shl_ln1319_99 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_13, i4 0"   --->   Operation 4144 'bitconcatenate' 'shl_ln1319_99' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4145 [1/1] (0.00ns)   --->   "%zext_ln1319_227 = zext i13 %shl_ln1319_99"   --->   Operation 4145 'zext' 'zext_ln1319_227' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4146 [1/1] (1.67ns)   --->   "%sub_ln1319_122 = sub i14 0, i14 %zext_ln1319_227"   --->   Operation 4146 'sub' 'sub_ln1319_122' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln1319_88 = sext i14 %sub_ln1319_122"   --->   Operation 4147 'sext' 'sext_ln1319_88' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4148 [1/1] (1.81ns)   --->   "%r_V_691 = sub i15 %sext_ln1319_88, i15 %zext_ln1319_207"   --->   Operation 4148 'sub' 'r_V_691' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4149 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_691, i32 5"   --->   Operation 4149 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4150 [1/1] (0.00ns)   --->   "%zext_ln423_375 = zext i1 %tmp_346"   --->   Operation 4150 'zext' 'zext_ln423_375' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4151 [1/1] (1.73ns)   --->   "%lhs_676 = add i10 %zext_ln423_375, i10 %trunc_ln864_364"   --->   Operation 4151 'add' 'lhs_676' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4152 [1/1] (1.82ns)   --->   "%r_V_704 = sub i10 0, i10 %zext_ln1319_181"   --->   Operation 4152 'sub' 'r_V_704' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4153 [1/1] (0.00ns)   --->   "%lhs_677 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_676, i6 0"   --->   Operation 4153 'bitconcatenate' 'lhs_677' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln1393_168 = sext i10 %r_V_704"   --->   Operation 4154 'sext' 'sext_ln1393_168' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4155 [1/1] (2.07ns)   --->   "%ret_V_360 = add i16 %lhs_677, i16 %sext_ln1393_168"   --->   Operation 4155 'add' 'ret_V_360' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4156 [1/1] (0.00ns)   --->   "%trunc_ln864_365 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_360, i32 6, i32 15"   --->   Operation 4156 'partselect' 'trunc_ln864_365' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4157 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %r_V_704, i32 5"   --->   Operation 4157 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4158 [1/1] (0.00ns)   --->   "%zext_ln423_376 = zext i1 %tmp_347"   --->   Operation 4158 'zext' 'zext_ln423_376' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4159 [1/1] (1.73ns)   --->   "%lhs_678 = add i10 %zext_ln423_376, i10 %trunc_ln864_365"   --->   Operation 4159 'add' 'lhs_678' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4160 [1/1] (0.00ns)   --->   "%zext_ln423_390 = zext i1 %trunc_ln423_37"   --->   Operation 4160 'zext' 'zext_ln423_390' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4161 [1/1] (1.73ns)   --->   "%lhs_702 = add i10 %zext_ln423_390, i10 %trunc_ln864_378"   --->   Operation 4161 'add' 'lhs_702' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4162 [1/1] (0.00ns)   --->   "%lhs_703 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_702, i6 0"   --->   Operation 4162 'bitconcatenate' 'lhs_703' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4163 [1/1] (0.00ns)   --->   "%zext_ln1393_116 = zext i15 %r_V_716"   --->   Operation 4163 'zext' 'zext_ln1393_116' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4164 [1/1] (2.07ns)   --->   "%ret_V_374 = add i16 %lhs_703, i16 %zext_ln1393_116"   --->   Operation 4164 'add' 'ret_V_374' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4165 [1/1] (0.00ns)   --->   "%trunc_ln864_379 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_374, i32 6, i32 15"   --->   Operation 4165 'partselect' 'trunc_ln864_379' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4166 [1/1] (0.00ns)   --->   "%zext_ln423_391 = zext i1 %tmp_360"   --->   Operation 4166 'zext' 'zext_ln423_391' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4167 [1/1] (1.73ns)   --->   "%lhs_704 = add i10 %zext_ln423_391, i10 %trunc_ln864_379"   --->   Operation 4167 'add' 'lhs_704' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4168 [1/1] (0.00ns)   --->   "%lhs_729 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_728, i6 0"   --->   Operation 4168 'bitconcatenate' 'lhs_729' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln859_29 = sext i14 %r_V_726"   --->   Operation 4169 'sext' 'sext_ln859_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4170 [1/1] (2.07ns)   --->   "%ret_V_388 = add i16 %lhs_729, i16 %sext_ln859_29"   --->   Operation 4170 'add' 'ret_V_388' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4171 [1/1] (0.00ns)   --->   "%trunc_ln864_393 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_388, i32 6, i32 15"   --->   Operation 4171 'partselect' 'trunc_ln864_393' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4172 [1/1] (0.00ns)   --->   "%zext_ln423_403 = zext i1 %tmp_371"   --->   Operation 4172 'zext' 'zext_ln423_403' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4173 [1/1] (1.73ns)   --->   "%lhs_730 = add i10 %zext_ln423_403, i10 %trunc_ln864_393"   --->   Operation 4173 'add' 'lhs_730' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4174 [1/1] (0.00ns)   --->   "%shl_ln1319_120 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %h2_activ_V_10, i6 0"   --->   Operation 4174 'bitconcatenate' 'shl_ln1319_120' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4175 [1/1] (0.00ns)   --->   "%zext_ln1319_260 = zext i15 %shl_ln1319_120"   --->   Operation 4175 'zext' 'zext_ln1319_260' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4176 [1/1] (1.94ns)   --->   "%r_V_727 = sub i16 %zext_ln1319_260, i16 %zext_ln1319_169"   --->   Operation 4176 'sub' 'r_V_727' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4177 [1/1] (0.00ns)   --->   "%lhs_731 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_730, i6 0"   --->   Operation 4177 'bitconcatenate' 'lhs_731' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4178 [1/1] (2.07ns)   --->   "%ret_V_389 = add i16 %lhs_731, i16 %r_V_727"   --->   Operation 4178 'add' 'ret_V_389' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4179 [1/1] (0.00ns)   --->   "%trunc_ln864_394 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_389, i32 6, i32 15"   --->   Operation 4179 'partselect' 'trunc_ln864_394' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4180 [1/1] (0.00ns)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_727, i32 5"   --->   Operation 4180 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4181 [1/1] (1.67ns)   --->   "%r_V_336 = add i14 %zext_ln1319_227, i14 %zext_ln1319_206"   --->   Operation 4181 'add' 'r_V_336' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4182 [1/1] (0.00ns)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_336, i32 5"   --->   Operation 4182 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_150 = sub i16 0, i16 %zext_ln1319_260"   --->   Operation 4183 'sub' 'sub_ln1319_150' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 4184 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%r_V_739 = sub i16 %sub_ln1319_150, i16 %zext_ln1319_169"   --->   Operation 4184 'sub' 'r_V_739' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 4185 [1/1] (0.00ns)   --->   "%lhs_761 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_760, i6 0"   --->   Operation 4185 'bitconcatenate' 'lhs_761' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4186 [1/1] (2.07ns)   --->   "%ret_V_405 = add i16 %lhs_761, i16 %r_V_739"   --->   Operation 4186 'add' 'ret_V_405' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4187 [1/1] (0.00ns)   --->   "%trunc_ln864_410 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_405, i32 6, i32 15"   --->   Operation 4187 'partselect' 'trunc_ln864_410' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4188 [1/1] (0.00ns)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_739, i32 5"   --->   Operation 4188 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4189 [1/1] (0.00ns)   --->   "%zext_ln423_435 = zext i1 %tmp_400"   --->   Operation 4189 'zext' 'zext_ln423_435' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4190 [1/1] (1.73ns)   --->   "%lhs_790 = add i10 %zext_ln423_435, i10 %trunc_ln864_425"   --->   Operation 4190 'add' 'lhs_790' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4191 [1/1] (0.00ns)   --->   "%lhs_821 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_820, i6 0"   --->   Operation 4191 'bitconcatenate' 'lhs_821' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4192 [1/1] (0.00ns)   --->   "%sext_ln1393_187 = sext i14 %r_V_764"   --->   Operation 4192 'sext' 'sext_ln1393_187' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4193 [1/1] (2.07ns)   --->   "%ret_V_436 = add i16 %lhs_821, i16 %sext_ln1393_187"   --->   Operation 4193 'add' 'ret_V_436' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4194 [1/1] (0.00ns)   --->   "%trunc_ln864_441 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_436, i32 6, i32 15"   --->   Operation 4194 'partselect' 'trunc_ln864_441' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4195 [1/1] (0.00ns)   --->   "%zext_ln423_450 = zext i1 %tmp_415"   --->   Operation 4195 'zext' 'zext_ln423_450' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4196 [1/1] (1.73ns)   --->   "%lhs_822 = add i10 %zext_ln423_450, i10 %trunc_ln864_441"   --->   Operation 4196 'add' 'lhs_822' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4197 [1/1] (0.00ns)   --->   "%shl_ln1319_130 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %h2_activ_V_12, i6 0"   --->   Operation 4197 'bitconcatenate' 'shl_ln1319_130' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4198 [1/1] (0.00ns)   --->   "%zext_ln1319_270 = zext i15 %shl_ln1319_130"   --->   Operation 4198 'zext' 'zext_ln1319_270' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_778 = add i16 %zext_ln1319_270, i16 %zext_ln1319_177"   --->   Operation 4199 'add' 'r_V_778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 4200 [1/1] (0.00ns)   --->   "%lhs_855 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_854, i6 0"   --->   Operation 4200 'bitconcatenate' 'lhs_855' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4201 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%ret_V_453 = add i16 %lhs_855, i16 %r_V_778"   --->   Operation 4201 'add' 'ret_V_453' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 4202 [1/1] (0.00ns)   --->   "%trunc_ln864_459 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_453, i32 6, i32 15"   --->   Operation 4202 'partselect' 'trunc_ln864_459' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4203 [1/1] (0.00ns)   --->   "%zext_ln423_468 = zext i1 %tmp_432"   --->   Operation 4203 'zext' 'zext_ln423_468' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4204 [1/1] (1.73ns)   --->   "%lhs_856 = add i10 %zext_ln423_468, i10 %trunc_ln864_459"   --->   Operation 4204 'add' 'lhs_856' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4205 [1/1] (1.54ns)   --->   "%r_V_779 = sub i13 %zext_ln1319_205, i13 %zext_ln1319_222"   --->   Operation 4205 'sub' 'r_V_779' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4206 [1/1] (0.00ns)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_779, i32 5"   --->   Operation 4206 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4207 [1/1] (1.67ns)   --->   "%r_V_793 = sub i14 %zext_ln1319_227, i14 %zext_ln1319_206"   --->   Operation 4207 'sub' 'r_V_793' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4208 [1/1] (0.00ns)   --->   "%lhs_887 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_886, i6 0"   --->   Operation 4208 'bitconcatenate' 'lhs_887' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln859_34 = sext i14 %r_V_793"   --->   Operation 4209 'sext' 'sext_ln859_34' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4210 [1/1] (2.07ns)   --->   "%ret_V_469 = add i16 %lhs_887, i16 %sext_ln859_34"   --->   Operation 4210 'add' 'ret_V_469' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4211 [1/1] (0.00ns)   --->   "%trunc_ln864_476 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_469, i32 6, i32 15"   --->   Operation 4211 'partselect' 'trunc_ln864_476' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4212 [1/1] (0.00ns)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_793, i32 5"   --->   Operation 4212 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4213 [1/1] (0.00ns)   --->   "%zext_ln423_485 = zext i1 %tmp_448"   --->   Operation 4213 'zext' 'zext_ln423_485' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 4214 [1/1] (1.73ns)   --->   "%lhs_888 = add i10 %zext_ln423_485, i10 %trunc_ln864_476"   --->   Operation 4214 'add' 'lhs_888' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.88>
ST_42 : Operation 4215 [1/1] (0.00ns)   --->   "%zext_ln1319_172 = zext i9 %h2_activ_V_12"   --->   Operation 4215 'zext' 'zext_ln1319_172' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4216 [1/1] (0.00ns)   --->   "%zext_ln1319_185 = zext i9 %h2_activ_V_14"   --->   Operation 4216 'zext' 'zext_ln1319_185' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4217 [1/1] (0.00ns)   --->   "%shl_ln1319_78 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_14, i3 0"   --->   Operation 4217 'bitconcatenate' 'shl_ln1319_78' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4218 [1/1] (0.00ns)   --->   "%zext_ln1319_186 = zext i12 %shl_ln1319_78"   --->   Operation 4218 'zext' 'zext_ln1319_186' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4219 [1/1] (0.00ns)   --->   "%r_V_794 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_14, i1 0"   --->   Operation 4219 'bitconcatenate' 'r_V_794' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4220 [1/1] (0.00ns)   --->   "%zext_ln1319_187 = zext i10 %r_V_794"   --->   Operation 4220 'zext' 'zext_ln1319_187' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4221 [1/1] (1.54ns)   --->   "%r_V_651 = sub i13 %zext_ln1319_187, i13 %zext_ln1319_186"   --->   Operation 4221 'sub' 'r_V_651' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4222 [1/1] (0.00ns)   --->   "%lhs_561 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_560, i6 0"   --->   Operation 4222 'bitconcatenate' 'lhs_561' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln1393_151 = sext i13 %r_V_651"   --->   Operation 4223 'sext' 'sext_ln1393_151' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4224 [1/1] (2.07ns)   --->   "%ret_V_298 = add i16 %lhs_561, i16 %sext_ln1393_151"   --->   Operation 4224 'add' 'ret_V_298' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4225 [1/1] (0.00ns)   --->   "%trunc_ln864_303 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_298, i32 6, i32 15"   --->   Operation 4225 'partselect' 'trunc_ln864_303' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4226 [1/1] (0.00ns)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_651, i32 5"   --->   Operation 4226 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4227 [1/1] (0.00ns)   --->   "%zext_ln423_311 = zext i1 %tmp_288"   --->   Operation 4227 'zext' 'zext_ln423_311' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4228 [1/1] (1.73ns)   --->   "%lhs_562 = add i10 %zext_ln423_311, i10 %trunc_ln864_303"   --->   Operation 4228 'add' 'lhs_562' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4229 [1/1] (0.00ns)   --->   "%zext_ln1319_190 = zext i9 %h2_activ_V_15"   --->   Operation 4229 'zext' 'zext_ln1319_190' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4230 [1/1] (0.00ns)   --->   "%zext_ln1393_79 = zext i9 %h2_activ_V_11"   --->   Operation 4230 'zext' 'zext_ln1393_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4231 [1/1] (0.00ns)   --->   "%lhs_591 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_590, i6 0"   --->   Operation 4231 'bitconcatenate' 'lhs_591' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4232 [1/1] (0.00ns)   --->   "%zext_ln1393_82 = zext i14 %r_V_664"   --->   Operation 4232 'zext' 'zext_ln1393_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4233 [1/1] (2.07ns)   --->   "%ret_V_314 = add i16 %lhs_591, i16 %zext_ln1393_82"   --->   Operation 4233 'add' 'ret_V_314' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4234 [1/1] (0.00ns)   --->   "%trunc_ln864_319 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_314, i32 6, i32 15"   --->   Operation 4234 'partselect' 'trunc_ln864_319' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4235 [1/1] (0.00ns)   --->   "%zext_ln423_327 = zext i1 %tmp_302"   --->   Operation 4235 'zext' 'zext_ln423_327' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4236 [1/1] (1.73ns)   --->   "%lhs_592 = add i10 %zext_ln423_327, i10 %trunc_ln864_319"   --->   Operation 4236 'add' 'lhs_592' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4237 [1/1] (0.00ns)   --->   "%zext_ln1319_220 = zext i11 %shl_ln1319_94"   --->   Operation 4237 'zext' 'zext_ln1319_220' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4238 [1/1] (0.00ns)   --->   "%lhs_619 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_618, i6 0"   --->   Operation 4238 'bitconcatenate' 'lhs_619' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4239 [1/1] (0.00ns)   --->   "%zext_ln1393_92 = zext i13 %r_V_677"   --->   Operation 4239 'zext' 'zext_ln1393_92' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4240 [1/1] (2.07ns)   --->   "%ret_V_329 = add i16 %lhs_619, i16 %zext_ln1393_92"   --->   Operation 4240 'add' 'ret_V_329' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4241 [1/1] (0.00ns)   --->   "%trunc_ln864_334 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_329, i32 6, i32 15"   --->   Operation 4241 'partselect' 'trunc_ln864_334' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4242 [1/1] (0.00ns)   --->   "%zext_ln423_343 = zext i1 %tmp_316"   --->   Operation 4242 'zext' 'zext_ln423_343' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4243 [1/1] (1.73ns)   --->   "%lhs_620 = add i10 %zext_ln423_343, i10 %trunc_ln864_334"   --->   Operation 4243 'add' 'lhs_620' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4244 [1/1] (0.00ns)   --->   "%shl_ln1319_96 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_14, i5 0"   --->   Operation 4244 'bitconcatenate' 'shl_ln1319_96' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4245 [1/1] (0.00ns)   --->   "%zext_ln1319_223 = zext i14 %shl_ln1319_96"   --->   Operation 4245 'zext' 'zext_ln1319_223' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4246 [1/1] (1.81ns)   --->   "%r_V_678 = add i15 %zext_ln1319_223, i15 %zext_ln1319_183"   --->   Operation 4246 'add' 'r_V_678' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4247 [1/1] (0.00ns)   --->   "%lhs_621 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_620, i6 0"   --->   Operation 4247 'bitconcatenate' 'lhs_621' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4248 [1/1] (0.00ns)   --->   "%zext_ln1393_93 = zext i15 %r_V_678"   --->   Operation 4248 'zext' 'zext_ln1393_93' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4249 [1/1] (2.07ns)   --->   "%ret_V_330 = add i16 %lhs_621, i16 %zext_ln1393_93"   --->   Operation 4249 'add' 'ret_V_330' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4250 [1/1] (0.00ns)   --->   "%trunc_ln864_335 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_330, i32 6, i32 15"   --->   Operation 4250 'partselect' 'trunc_ln864_335' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4251 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_678, i32 5"   --->   Operation 4251 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4252 [1/1] (0.00ns)   --->   "%zext_ln423_357 = zext i1 %tmp_329"   --->   Operation 4252 'zext' 'zext_ln423_357' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4253 [1/1] (1.73ns)   --->   "%lhs_644 = add i10 %zext_ln423_357, i10 %trunc_ln864_347"   --->   Operation 4253 'add' 'lhs_644' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4254 [1/1] (0.00ns)   --->   "%lhs_645 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_644, i6 0"   --->   Operation 4254 'bitconcatenate' 'lhs_645' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4255 [1/1] (0.00ns)   --->   "%zext_ln1393_103 = zext i14 %r_V_690"   --->   Operation 4255 'zext' 'zext_ln1393_103' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4256 [1/1] (2.07ns)   --->   "%ret_V_343 = add i16 %lhs_645, i16 %zext_ln1393_103"   --->   Operation 4256 'add' 'ret_V_343' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4257 [1/1] (0.00ns)   --->   "%trunc_ln864_348 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_343, i32 6, i32 15"   --->   Operation 4257 'partselect' 'trunc_ln864_348' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4258 [1/1] (0.00ns)   --->   "%zext_ln423_358 = zext i1 %tmp_330"   --->   Operation 4258 'zext' 'zext_ln423_358' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4259 [1/1] (1.73ns)   --->   "%lhs_646 = add i10 %zext_ln423_358, i10 %trunc_ln864_348"   --->   Operation 4259 'add' 'lhs_646' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4260 [1/1] (1.82ns)   --->   "%r_V_705 = sub i10 0, i10 %zext_ln1319_185"   --->   Operation 4260 'sub' 'r_V_705' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4261 [1/1] (0.00ns)   --->   "%lhs_679 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_678, i6 0"   --->   Operation 4261 'bitconcatenate' 'lhs_679' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4262 [1/1] (0.00ns)   --->   "%sext_ln1393_169 = sext i10 %r_V_705"   --->   Operation 4262 'sext' 'sext_ln1393_169' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4263 [1/1] (2.07ns)   --->   "%ret_V_361 = add i16 %lhs_679, i16 %sext_ln1393_169"   --->   Operation 4263 'add' 'ret_V_361' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4264 [1/1] (0.00ns)   --->   "%trunc_ln864_366 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_361, i32 6, i32 15"   --->   Operation 4264 'partselect' 'trunc_ln864_366' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4265 [1/1] (0.00ns)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %r_V_705, i32 5"   --->   Operation 4265 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4266 [1/1] (0.00ns)   --->   "%zext_ln423_377 = zext i1 %tmp_348"   --->   Operation 4266 'zext' 'zext_ln423_377' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4267 [1/1] (1.73ns)   --->   "%lhs_680 = add i10 %zext_ln423_377, i10 %trunc_ln864_366"   --->   Operation 4267 'add' 'lhs_680' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4268 [1/1] (0.00ns)   --->   "%shl_ln1319_113 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %h2_activ_V_15, i3 0"   --->   Operation 4268 'bitconcatenate' 'shl_ln1319_113' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4269 [1/1] (0.00ns)   --->   "%zext_ln1319_247 = zext i12 %shl_ln1319_113"   --->   Operation 4269 'zext' 'zext_ln1319_247' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4270 [1/1] (1.54ns)   --->   "%r_V_311 = add i13 %zext_ln1319_247, i13 %zext_ln1319_190"   --->   Operation 4270 'add' 'r_V_311' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4271 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_311, i32 5"   --->   Operation 4271 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4272 [3/3] (1.05ns) (grouped into DSP with root node ret_V_375)   --->   "%r_V_717 = mul i16 %zext_ln1319_172, i16 67"   --->   Operation 4272 'mul' 'r_V_717' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 4273 [1/1] (0.00ns)   --->   "%zext_ln423_404 = zext i1 %tmp_372"   --->   Operation 4273 'zext' 'zext_ln423_404' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4274 [1/1] (1.73ns)   --->   "%lhs_732 = add i10 %zext_ln423_404, i10 %trunc_ln864_394"   --->   Operation 4274 'add' 'lhs_732' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4275 [1/1] (0.00ns)   --->   "%shl_ln1319_121 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_11, i4 0"   --->   Operation 4275 'bitconcatenate' 'shl_ln1319_121' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4276 [1/1] (0.00ns)   --->   "%zext_ln1319_261 = zext i13 %shl_ln1319_121"   --->   Operation 4276 'zext' 'zext_ln1319_261' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4277 [1/1] (1.67ns)   --->   "%r_V_728 = add i14 %zext_ln1319_261, i14 %zext_ln1319_220"   --->   Operation 4277 'add' 'r_V_728' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4278 [1/1] (0.00ns)   --->   "%lhs_733 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_732, i6 0"   --->   Operation 4278 'bitconcatenate' 'lhs_733' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4279 [1/1] (0.00ns)   --->   "%zext_ln1393_118 = zext i14 %r_V_728"   --->   Operation 4279 'zext' 'zext_ln1393_118' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4280 [1/1] (2.07ns)   --->   "%ret_V_390 = add i16 %lhs_733, i16 %zext_ln1393_118"   --->   Operation 4280 'add' 'ret_V_390' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4281 [1/1] (0.00ns)   --->   "%trunc_ln864_395 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_390, i32 6, i32 15"   --->   Operation 4281 'partselect' 'trunc_ln864_395' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4282 [1/1] (0.00ns)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_728, i32 5"   --->   Operation 4282 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4283 [1/1] (0.00ns)   --->   "%zext_ln423_405 = zext i1 %tmp_373"   --->   Operation 4283 'zext' 'zext_ln423_405' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4284 [1/1] (1.73ns)   --->   "%lhs_734 = add i10 %zext_ln423_405, i10 %trunc_ln864_395"   --->   Operation 4284 'add' 'lhs_734' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4285 [1/1] (0.00ns)   --->   "%zext_ln423_420 = zext i1 %tmp_387"   --->   Operation 4285 'zext' 'zext_ln423_420' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4286 [1/1] (1.73ns)   --->   "%lhs_762 = add i10 %zext_ln423_420, i10 %trunc_ln864_410"   --->   Operation 4286 'add' 'lhs_762' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4287 [3/3] (1.05ns) (grouped into DSP with root node ret_V_406)   --->   "%r_V_740 = mul i16 %zext_ln1393_79, i16 65486"   --->   Operation 4287 'mul' 'r_V_740' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 4288 [3/3] (1.05ns) (grouped into DSP with root node ret_V_420)   --->   "%r_V_752 = mul i16 %zext_ln1319_169, i16 65491"   --->   Operation 4288 'mul' 'r_V_752' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 4289 [1/1] (0.00ns)   --->   "%lhs_857 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_856, i6 0"   --->   Operation 4289 'bitconcatenate' 'lhs_857' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4290 [1/1] (0.00ns)   --->   "%sext_ln1393_192 = sext i13 %r_V_779"   --->   Operation 4290 'sext' 'sext_ln1393_192' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4291 [1/1] (2.07ns)   --->   "%ret_V_454 = add i16 %lhs_857, i16 %sext_ln1393_192"   --->   Operation 4291 'add' 'ret_V_454' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4292 [1/1] (0.00ns)   --->   "%trunc_ln864_460 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_454, i32 6, i32 15"   --->   Operation 4292 'partselect' 'trunc_ln864_460' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4293 [1/1] (0.00ns)   --->   "%zext_ln423_469 = zext i1 %tmp_433"   --->   Operation 4293 'zext' 'zext_ln423_469' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4294 [1/1] (1.73ns)   --->   "%lhs_858 = add i10 %zext_ln423_469, i10 %trunc_ln864_460"   --->   Operation 4294 'add' 'lhs_858' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4295 [1/1] (0.00ns)   --->   "%lhs_889 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_888, i6 0"   --->   Operation 4295 'bitconcatenate' 'lhs_889' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4296 [1/1] (0.00ns)   --->   "%zext_ln1393_146 = zext i10 %r_V_794"   --->   Operation 4296 'zext' 'zext_ln1393_146' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4297 [1/1] (2.07ns)   --->   "%ret_V_470 = add i16 %lhs_889, i16 %zext_ln1393_146"   --->   Operation 4297 'add' 'ret_V_470' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4298 [1/1] (0.00ns)   --->   "%trunc_ln864_477 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_470, i32 6, i32 15"   --->   Operation 4298 'partselect' 'trunc_ln864_477' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4299 [1/1] (0.00ns)   --->   "%zext_ln423_486 = zext i1 %tmp_449"   --->   Operation 4299 'zext' 'zext_ln423_486' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 4300 [1/1] (1.73ns)   --->   "%lhs_890 = add i10 %zext_ln423_486, i10 %trunc_ln864_477"   --->   Operation 4300 'add' 'lhs_890' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.54>
ST_43 : Operation 4301 [1/1] (0.00ns)   --->   "%zext_ln1319_179 = zext i9 %h2_activ_V_13"   --->   Operation 4301 'zext' 'zext_ln1319_179' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4302 [1/1] (0.00ns)   --->   "%zext_ln1319_188 = zext i9 %h2_activ_V_15"   --->   Operation 4302 'zext' 'zext_ln1319_188' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4303 [1/1] (0.00ns)   --->   "%lhs_563 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_562, i6 0"   --->   Operation 4303 'bitconcatenate' 'lhs_563' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4304 [1/1] (0.00ns)   --->   "%zext_ln1393_72 = zext i14 %r_V_652"   --->   Operation 4304 'zext' 'zext_ln1393_72' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4305 [1/1] (2.07ns)   --->   "%ret_V_299 = add i16 %lhs_563, i16 %zext_ln1393_72"   --->   Operation 4305 'add' 'ret_V_299' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4306 [1/1] (0.00ns)   --->   "%trunc_ln864_304 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_299, i32 6, i32 15"   --->   Operation 4306 'partselect' 'trunc_ln864_304' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4307 [1/1] (0.00ns)   --->   "%zext_ln423_312 = zext i1 %tmp_289"   --->   Operation 4307 'zext' 'zext_ln423_312' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4308 [1/1] (0.00ns)   --->   "%trunc_ln423_30 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_299, i32 6, i32 14"   --->   Operation 4308 'partselect' 'trunc_ln423_30' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4309 [1/1] (0.00ns)   --->   "%zext_ln423_313 = zext i1 %tmp_289"   --->   Operation 4309 'zext' 'zext_ln423_313' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4310 [1/1] (1.73ns)   --->   "%h3_V = add i10 %zext_ln423_312, i10 %trunc_ln864_304"   --->   Operation 4310 'add' 'h3_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4311 [1/1] (1.82ns)   --->   "%add_ln87 = add i9 %zext_ln423_313, i9 %trunc_ln423_30" [Forward_propagation.cpp:87]   --->   Operation 4311 'add' 'add_ln87' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4312 [1/1] (1.77ns)   --->   "%icmp_ln1695_28 = icmp_sgt  i10 %h3_V, i10 0"   --->   Operation 4312 'icmp' 'icmp_ln1695_28' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4313 [1/1] (0.96ns)   --->   "%h3_activ_V = select i1 %icmp_ln1695_28, i9 %add_ln87, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4313 'select' 'h3_activ_V' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4314 [1/1] (0.00ns)   --->   "%zext_ln423_344 = zext i1 %tmp_317"   --->   Operation 4314 'zext' 'zext_ln423_344' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4315 [1/1] (1.73ns)   --->   "%lhs_622 = add i10 %zext_ln423_344, i10 %trunc_ln864_335"   --->   Operation 4315 'add' 'lhs_622' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4316 [1/1] (0.00ns)   --->   "%lhs_623 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_622, i6 0"   --->   Operation 4316 'bitconcatenate' 'lhs_623' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4317 [1/1] (0.00ns)   --->   "%zext_ln1393_94 = zext i15 %r_V_679"   --->   Operation 4317 'zext' 'zext_ln1393_94' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4318 [1/1] (2.07ns)   --->   "%ret_V_331 = add i16 %lhs_623, i16 %zext_ln1393_94"   --->   Operation 4318 'add' 'ret_V_331' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4319 [1/1] (0.00ns)   --->   "%trunc_ln864_336 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_331, i32 6, i32 15"   --->   Operation 4319 'partselect' 'trunc_ln864_336' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4320 [1/1] (0.00ns)   --->   "%zext_ln423_345 = zext i1 %tmp_318"   --->   Operation 4320 'zext' 'zext_ln423_345' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4321 [1/1] (0.00ns)   --->   "%trunc_ln423_34 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_331, i32 6, i32 14"   --->   Operation 4321 'partselect' 'trunc_ln423_34' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4322 [1/1] (0.00ns)   --->   "%zext_ln423_346 = zext i1 %tmp_318"   --->   Operation 4322 'zext' 'zext_ln423_346' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4323 [1/1] (1.73ns)   --->   "%h3_V_2 = add i10 %zext_ln423_345, i10 %trunc_ln864_336"   --->   Operation 4323 'add' 'h3_V_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4324 [1/1] (1.82ns)   --->   "%add_ln87_2 = add i9 %zext_ln423_346, i9 %trunc_ln423_34" [Forward_propagation.cpp:87]   --->   Operation 4324 'add' 'add_ln87_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4325 [1/1] (0.00ns)   --->   "%lhs_647 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_646, i6 0"   --->   Operation 4325 'bitconcatenate' 'lhs_647' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4326 [1/1] (0.00ns)   --->   "%sext_ln1393_160 = sext i15 %r_V_691"   --->   Operation 4326 'sext' 'sext_ln1393_160' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4327 [1/1] (2.07ns)   --->   "%ret_V_344 = add i16 %lhs_647, i16 %sext_ln1393_160"   --->   Operation 4327 'add' 'ret_V_344' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4328 [1/1] (0.00ns)   --->   "%trunc_ln864_349 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_344, i32 6, i32 15"   --->   Operation 4328 'partselect' 'trunc_ln864_349' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4329 [1/1] (0.00ns)   --->   "%zext_ln423_359 = zext i1 %tmp_331"   --->   Operation 4329 'zext' 'zext_ln423_359' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4330 [1/1] (1.73ns)   --->   "%lhs_648 = add i10 %zext_ln423_359, i10 %trunc_ln864_349"   --->   Operation 4330 'add' 'lhs_648' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4331 [1/1] (0.00ns)   --->   "%shl_ln1319_100 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_14, i4 0"   --->   Operation 4331 'bitconcatenate' 'shl_ln1319_100' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4332 [1/1] (0.00ns)   --->   "%zext_ln1319_228 = zext i13 %shl_ln1319_100"   --->   Operation 4332 'zext' 'zext_ln1319_228' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4333 [1/1] (1.67ns)   --->   "%sub_ln1319_124 = sub i14 0, i14 %zext_ln1319_228"   --->   Operation 4333 'sub' 'sub_ln1319_124' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4334 [1/1] (0.00ns)   --->   "%sext_ln1319_89 = sext i14 %sub_ln1319_124"   --->   Operation 4334 'sext' 'sext_ln1319_89' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4335 [1/1] (0.00ns)   --->   "%shl_ln1319_101 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %h2_activ_V_14, i2 0"   --->   Operation 4335 'bitconcatenate' 'shl_ln1319_101' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4336 [1/1] (0.00ns)   --->   "%zext_ln1319_229 = zext i11 %shl_ln1319_101"   --->   Operation 4336 'zext' 'zext_ln1319_229' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4337 [1/1] (0.00ns)   --->   "%zext_ln1319_230 = zext i11 %shl_ln1319_101"   --->   Operation 4337 'zext' 'zext_ln1319_230' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4338 [1/1] (0.00ns)   --->   "%zext_ln1319_231 = zext i11 %shl_ln1319_101"   --->   Operation 4338 'zext' 'zext_ln1319_231' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4339 [1/1] (1.81ns)   --->   "%r_V_692 = sub i15 %sext_ln1319_89, i15 %zext_ln1319_231"   --->   Operation 4339 'sub' 'r_V_692' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4340 [1/1] (0.00ns)   --->   "%lhs_649 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_648, i6 0"   --->   Operation 4340 'bitconcatenate' 'lhs_649' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln1393_161 = sext i15 %r_V_692"   --->   Operation 4341 'sext' 'sext_ln1393_161' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4342 [1/1] (2.07ns)   --->   "%ret_V_345 = add i16 %lhs_649, i16 %sext_ln1393_161"   --->   Operation 4342 'add' 'ret_V_345' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4343 [1/1] (0.00ns)   --->   "%trunc_ln864_350 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_345, i32 6, i32 15"   --->   Operation 4343 'partselect' 'trunc_ln864_350' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4344 [1/1] (0.00ns)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_692, i32 5"   --->   Operation 4344 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4345 [1/1] (0.00ns)   --->   "%lhs_681 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_680, i6 0"   --->   Operation 4345 'bitconcatenate' 'lhs_681' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4346 [1/1] (0.00ns)   --->   "%zext_ln1393_110 = zext i13 %r_V_311"   --->   Operation 4346 'zext' 'zext_ln1393_110' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4347 [1/1] (2.07ns)   --->   "%ret_V_362 = add i16 %lhs_681, i16 %zext_ln1393_110"   --->   Operation 4347 'add' 'ret_V_362' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4348 [1/1] (0.00ns)   --->   "%trunc_ln864_367 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_362, i32 6, i32 15"   --->   Operation 4348 'partselect' 'trunc_ln864_367' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4349 [1/1] (0.00ns)   --->   "%zext_ln423_378 = zext i1 %tmp_349"   --->   Operation 4349 'zext' 'zext_ln423_378' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4350 [1/1] (0.00ns)   --->   "%trunc_ln423_36 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_362, i32 6, i32 14"   --->   Operation 4350 'partselect' 'trunc_ln423_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4351 [1/1] (0.00ns)   --->   "%zext_ln423_379 = zext i1 %tmp_349"   --->   Operation 4351 'zext' 'zext_ln423_379' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4352 [1/1] (1.73ns)   --->   "%h3_V_4 = add i10 %zext_ln423_378, i10 %trunc_ln864_367"   --->   Operation 4352 'add' 'h3_V_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4353 [1/1] (1.82ns)   --->   "%add_ln87_4 = add i9 %zext_ln423_379, i9 %trunc_ln423_36" [Forward_propagation.cpp:87]   --->   Operation 4353 'add' 'add_ln87_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4354 [1/1] (1.77ns)   --->   "%icmp_ln1695_32 = icmp_sgt  i10 %h3_V_4, i10 0"   --->   Operation 4354 'icmp' 'icmp_ln1695_32' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4355 [1/1] (0.96ns)   --->   "%h3_activ_V_15 = select i1 %icmp_ln1695_32, i9 %add_ln87_4, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4355 'select' 'h3_activ_V_15' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 4356 [2/3] (1.05ns) (grouped into DSP with root node ret_V_375)   --->   "%r_V_717 = mul i16 %zext_ln1319_172, i16 67"   --->   Operation 4356 'mul' 'r_V_717' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 4357 [3/3] (1.05ns) (grouped into DSP with root node ret_V_376)   --->   "%r_V_718 = mul i16 %zext_ln1319_179, i16 76"   --->   Operation 4357 'mul' 'r_V_718' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 4358 [1/1] (0.00ns)   --->   "%lhs_735 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_734, i6 0"   --->   Operation 4358 'bitconcatenate' 'lhs_735' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4359 [1/1] (0.00ns)   --->   "%zext_ln1393_119 = zext i15 %r_V_729"   --->   Operation 4359 'zext' 'zext_ln1393_119' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4360 [1/1] (2.07ns)   --->   "%ret_V_391 = add i16 %lhs_735, i16 %zext_ln1393_119"   --->   Operation 4360 'add' 'ret_V_391' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4361 [1/1] (0.00ns)   --->   "%trunc_ln864_396 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_391, i32 6, i32 15"   --->   Operation 4361 'partselect' 'trunc_ln864_396' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4362 [1/1] (0.00ns)   --->   "%zext_ln423_406 = zext i1 %tmp_374"   --->   Operation 4362 'zext' 'zext_ln423_406' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4363 [1/1] (1.73ns)   --->   "%lhs_736 = add i10 %zext_ln423_406, i10 %trunc_ln864_396"   --->   Operation 4363 'add' 'lhs_736' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4364 [1/1] (0.00ns)   --->   "%lhs_737 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_736, i6 0"   --->   Operation 4364 'bitconcatenate' 'lhs_737' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4365 [1/1] (0.00ns)   --->   "%zext_ln1393_120 = zext i14 %r_V_336"   --->   Operation 4365 'zext' 'zext_ln1393_120' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4366 [1/1] (2.07ns)   --->   "%ret_V_392 = add i16 %lhs_737, i16 %zext_ln1393_120"   --->   Operation 4366 'add' 'ret_V_392' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4367 [1/1] (0.00ns)   --->   "%trunc_ln864_397 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_392, i32 6, i32 15"   --->   Operation 4367 'partselect' 'trunc_ln864_397' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4368 [1/1] (1.67ns)   --->   "%r_V_730 = add i14 %zext_ln1319_228, i14 %zext_ln1319_184"   --->   Operation 4368 'add' 'r_V_730' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4369 [1/1] (0.00ns)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_730, i32 5"   --->   Operation 4369 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4370 [2/3] (1.05ns) (grouped into DSP with root node ret_V_406)   --->   "%r_V_740 = mul i16 %zext_ln1393_79, i16 65486"   --->   Operation 4370 'mul' 'r_V_740' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 4371 [3/3] (1.05ns) (grouped into DSP with root node ret_V_407)   --->   "%mul_ln1393_6 = mul i16 %zext_ln1319_172, i16 65427"   --->   Operation 4371 'mul' 'mul_ln1393_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 4372 [2/3] (1.05ns) (grouped into DSP with root node ret_V_420)   --->   "%r_V_752 = mul i16 %zext_ln1319_169, i16 65491"   --->   Operation 4372 'mul' 'r_V_752' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 4373 [1/1] (0.00ns)   --->   "%shl_ln1319_126 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %h2_activ_V_11, i6 0"   --->   Operation 4373 'bitconcatenate' 'shl_ln1319_126' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4374 [1/1] (0.00ns)   --->   "%zext_ln1319_266 = zext i15 %shl_ln1319_126"   --->   Operation 4374 'zext' 'zext_ln1319_266' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_157 = sub i16 0, i16 %zext_ln1319_266"   --->   Operation 4375 'sub' 'sub_ln1319_157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 4376 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%r_V_753 = sub i16 %sub_ln1319_157, i16 %zext_ln1393_79"   --->   Operation 4376 'sub' 'r_V_753' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 4377 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_753, i32 5"   --->   Operation 4377 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4378 [1/1] (1.67ns)   --->   "%r_V_755 = sub i14 %zext_ln1319_228, i14 %zext_ln1319_230"   --->   Operation 4378 'sub' 'r_V_755' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4379 [1/1] (0.00ns)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_755, i32 5"   --->   Operation 4379 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4380 [3/3] (1.05ns) (grouped into DSP with root node ret_V_437)   --->   "%mul_ln1393_9 = mul i16 %zext_ln1393_79, i16 65462"   --->   Operation 4380 'mul' 'mul_ln1393_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 4381 [1/1] (1.63ns)   --->   "%r_V_780 = sub i12 0, i12 %zext_ln1319_229"   --->   Operation 4381 'sub' 'r_V_780' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4382 [1/1] (0.00ns)   --->   "%lhs_859 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_858, i6 0"   --->   Operation 4382 'bitconcatenate' 'lhs_859' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4383 [1/1] (0.00ns)   --->   "%sext_ln1393_193 = sext i12 %r_V_780"   --->   Operation 4383 'sext' 'sext_ln1393_193' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4384 [1/1] (2.07ns)   --->   "%ret_V_455 = add i16 %lhs_859, i16 %sext_ln1393_193"   --->   Operation 4384 'add' 'ret_V_455' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4385 [1/1] (0.00ns)   --->   "%trunc_ln864_461 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_455, i32 6, i32 15"   --->   Operation 4385 'partselect' 'trunc_ln864_461' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4386 [1/1] (0.00ns)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %r_V_780, i32 5"   --->   Operation 4386 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4387 [1/1] (0.00ns)   --->   "%zext_ln423_470 = zext i1 %tmp_434"   --->   Operation 4387 'zext' 'zext_ln423_470' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4388 [1/1] (1.73ns)   --->   "%lhs_860 = add i10 %zext_ln423_470, i10 %trunc_ln864_461"   --->   Operation 4388 'add' 'lhs_860' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4389 [1/1] (1.82ns)   --->   "%r_V_781 = sub i10 0, i10 %zext_ln1319_188"   --->   Operation 4389 'sub' 'r_V_781' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4390 [1/1] (0.00ns)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %r_V_781, i32 5"   --->   Operation 4390 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4391 [1/1] (0.00ns)   --->   "%lhs_891 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_890, i6 0"   --->   Operation 4391 'bitconcatenate' 'lhs_891' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4392 [1/1] (2.07ns)   --->   "%ret_V_471 = add i16 %lhs_891, i16 %zext_ln1393_110"   --->   Operation 4392 'add' 'ret_V_471' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4393 [1/1] (0.00ns)   --->   "%trunc_ln864_478 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_471, i32 6, i32 15"   --->   Operation 4393 'partselect' 'trunc_ln864_478' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4394 [1/1] (0.00ns)   --->   "%trunc_ln423_44 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_471, i32 6, i32 14"   --->   Operation 4394 'partselect' 'trunc_ln423_44' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 4395 [1/1] (1.73ns)   --->   "%h3_V_11 = add i10 %zext_ln423_378, i10 %trunc_ln864_478"   --->   Operation 4395 'add' 'h3_V_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4396 [1/1] (1.82ns)   --->   "%add_ln87_10 = add i9 %zext_ln423_379, i9 %trunc_ln423_44" [Forward_propagation.cpp:87]   --->   Operation 4396 'add' 'add_ln87_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4397 [1/1] (1.77ns)   --->   "%icmp_ln1695_39 = icmp_sgt  i10 %h3_V_11, i10 0"   --->   Operation 4397 'icmp' 'icmp_ln1695_39' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 4398 [1/1] (0.00ns)   --->   "%shl_ln1319_89 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h2_activ_V_15, i4 0"   --->   Operation 4398 'bitconcatenate' 'shl_ln1319_89' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4399 [1/1] (0.00ns)   --->   "%zext_ln1319_208 = zext i13 %shl_ln1319_89"   --->   Operation 4399 'zext' 'zext_ln1319_208' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4400 [1/1] (1.67ns)   --->   "%r_V_665 = sub i14 0, i14 %zext_ln1319_208"   --->   Operation 4400 'sub' 'r_V_665' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4401 [1/1] (0.00ns)   --->   "%lhs_593 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_592, i6 0"   --->   Operation 4401 'bitconcatenate' 'lhs_593' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln1393_154 = sext i14 %r_V_665"   --->   Operation 4402 'sext' 'sext_ln1393_154' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4403 [1/1] (2.07ns)   --->   "%ret_V_315 = add i16 %lhs_593, i16 %sext_ln1393_154"   --->   Operation 4403 'add' 'ret_V_315' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4404 [1/1] (0.00ns)   --->   "%trunc_ln864_320 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_315, i32 6, i32 15"   --->   Operation 4404 'partselect' 'trunc_ln864_320' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4405 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_665, i32 5"   --->   Operation 4405 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4406 [1/1] (0.00ns)   --->   "%zext_ln423_328 = zext i1 %tmp_303"   --->   Operation 4406 'zext' 'zext_ln423_328' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4407 [1/1] (0.00ns)   --->   "%trunc_ln423_32 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_315, i32 6, i32 14"   --->   Operation 4407 'partselect' 'trunc_ln423_32' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4408 [1/1] (0.00ns)   --->   "%zext_ln423_329 = zext i1 %tmp_303"   --->   Operation 4408 'zext' 'zext_ln423_329' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4409 [1/1] (1.73ns)   --->   "%h3_V_1 = add i10 %zext_ln423_328, i10 %trunc_ln864_320"   --->   Operation 4409 'add' 'h3_V_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4410 [1/1] (1.82ns)   --->   "%add_ln87_1 = add i9 %zext_ln423_329, i9 %trunc_ln423_32" [Forward_propagation.cpp:87]   --->   Operation 4410 'add' 'add_ln87_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4411 [1/1] (1.77ns)   --->   "%icmp_ln1695_29 = icmp_sgt  i10 %h3_V_1, i10 0"   --->   Operation 4411 'icmp' 'icmp_ln1695_29' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4412 [1/1] (1.77ns)   --->   "%icmp_ln1695_30 = icmp_sgt  i10 %h3_V_2, i10 0"   --->   Operation 4412 'icmp' 'icmp_ln1695_30' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4413 [1/1] (0.96ns)   --->   "%h3_activ_V_13 = select i1 %icmp_ln1695_30, i9 %add_ln87_2, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4413 'select' 'h3_activ_V_13' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4414 [1/1] (0.00ns)   --->   "%zext_ln423_360 = zext i1 %tmp_332"   --->   Operation 4414 'zext' 'zext_ln423_360' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4415 [1/1] (1.73ns)   --->   "%lhs_650 = add i10 %zext_ln423_360, i10 %trunc_ln864_350"   --->   Operation 4415 'add' 'lhs_650' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4416 [1/1] (0.00ns)   --->   "%shl_ln1319_102 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h2_activ_V_15, i1 0"   --->   Operation 4416 'bitconcatenate' 'shl_ln1319_102' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4417 [1/1] (0.00ns)   --->   "%zext_ln1319_232 = zext i10 %shl_ln1319_102"   --->   Operation 4417 'zext' 'zext_ln1319_232' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4418 [1/1] (1.67ns)   --->   "%r_V_693 = add i14 %zext_ln1319_208, i14 %zext_ln1319_232"   --->   Operation 4418 'add' 'r_V_693' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4419 [1/1] (0.00ns)   --->   "%lhs_651 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_650, i6 0"   --->   Operation 4419 'bitconcatenate' 'lhs_651' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4420 [1/1] (0.00ns)   --->   "%zext_ln1393_104 = zext i14 %r_V_693"   --->   Operation 4420 'zext' 'zext_ln1393_104' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4421 [1/1] (2.07ns)   --->   "%ret_V_346 = add i16 %lhs_651, i16 %zext_ln1393_104"   --->   Operation 4421 'add' 'ret_V_346' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4422 [1/1] (0.00ns)   --->   "%trunc_ln864_351 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_346, i32 6, i32 15"   --->   Operation 4422 'partselect' 'trunc_ln864_351' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4423 [1/1] (0.00ns)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_693, i32 5"   --->   Operation 4423 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4424 [1/1] (0.00ns)   --->   "%zext_ln423_361 = zext i1 %tmp_333"   --->   Operation 4424 'zext' 'zext_ln423_361' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4425 [1/1] (0.00ns)   --->   "%trunc_ln423_35 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_346, i32 6, i32 14"   --->   Operation 4425 'partselect' 'trunc_ln423_35' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4426 [1/1] (0.00ns)   --->   "%zext_ln423_362 = zext i1 %tmp_333"   --->   Operation 4426 'zext' 'zext_ln423_362' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4427 [1/1] (1.73ns)   --->   "%h3_V_3 = add i10 %zext_ln423_361, i10 %trunc_ln864_351"   --->   Operation 4427 'add' 'h3_V_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4428 [1/1] (1.82ns)   --->   "%add_ln87_3 = add i9 %zext_ln423_362, i9 %trunc_ln423_35" [Forward_propagation.cpp:87]   --->   Operation 4428 'add' 'add_ln87_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4429 [1/1] (0.00ns)   --->   "%zext_ln1319_246 = zext i12 %shl_ln1319_113"   --->   Operation 4429 'zext' 'zext_ln1319_246' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4430 [1/3] (0.00ns) (grouped into DSP with root node ret_V_375)   --->   "%r_V_717 = mul i16 %zext_ln1319_172, i16 67"   --->   Operation 4430 'mul' 'r_V_717' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4431 [1/1] (0.00ns)   --->   "%lhs_705 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_704, i6 0"   --->   Operation 4431 'bitconcatenate' 'lhs_705' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4432 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_375 = add i16 %lhs_705, i16 %r_V_717"   --->   Operation 4432 'add' 'ret_V_375' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4433 [2/3] (1.05ns) (grouped into DSP with root node ret_V_376)   --->   "%r_V_718 = mul i16 %zext_ln1319_179, i16 76"   --->   Operation 4433 'mul' 'r_V_718' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4434 [1/1] (0.00ns)   --->   "%zext_ln423_407 = zext i1 %tmp_375"   --->   Operation 4434 'zext' 'zext_ln423_407' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4435 [1/1] (1.73ns)   --->   "%lhs_738 = add i10 %zext_ln423_407, i10 %trunc_ln864_397"   --->   Operation 4435 'add' 'lhs_738' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4436 [1/1] (0.00ns)   --->   "%lhs_739 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_738, i6 0"   --->   Operation 4436 'bitconcatenate' 'lhs_739' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4437 [1/1] (0.00ns)   --->   "%zext_ln1393_121 = zext i14 %r_V_730"   --->   Operation 4437 'zext' 'zext_ln1393_121' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4438 [1/1] (2.07ns)   --->   "%ret_V_393 = add i16 %lhs_739, i16 %zext_ln1393_121"   --->   Operation 4438 'add' 'ret_V_393' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4439 [1/1] (0.00ns)   --->   "%trunc_ln864_398 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_393, i32 6, i32 15"   --->   Operation 4439 'partselect' 'trunc_ln864_398' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4440 [1/1] (0.00ns)   --->   "%zext_ln423_408 = zext i1 %tmp_376"   --->   Operation 4440 'zext' 'zext_ln423_408' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4441 [1/1] (1.73ns)   --->   "%lhs_740 = add i10 %zext_ln423_408, i10 %trunc_ln864_398"   --->   Operation 4441 'add' 'lhs_740' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4442 [1/1] (0.00ns)   --->   "%shl_ln1319_122 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h2_activ_V_15, i5 0"   --->   Operation 4442 'bitconcatenate' 'shl_ln1319_122' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4443 [1/1] (0.00ns)   --->   "%zext_ln1319_262 = zext i14 %shl_ln1319_122"   --->   Operation 4443 'zext' 'zext_ln1319_262' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4444 [1/1] (1.81ns)   --->   "%r_V_731 = add i15 %zext_ln1319_262, i15 %zext_ln1319_246"   --->   Operation 4444 'add' 'r_V_731' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4445 [1/1] (0.00ns)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_731, i32 5"   --->   Operation 4445 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4446 [1/3] (0.00ns) (grouped into DSP with root node ret_V_406)   --->   "%r_V_740 = mul i16 %zext_ln1393_79, i16 65486"   --->   Operation 4446 'mul' 'r_V_740' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4447 [1/1] (0.00ns)   --->   "%lhs_763 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_762, i6 0"   --->   Operation 4447 'bitconcatenate' 'lhs_763' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4448 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_406 = add i16 %lhs_763, i16 %r_V_740"   --->   Operation 4448 'add' 'ret_V_406' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4449 [2/3] (1.05ns) (grouped into DSP with root node ret_V_407)   --->   "%mul_ln1393_6 = mul i16 %zext_ln1319_172, i16 65427"   --->   Operation 4449 'mul' 'mul_ln1393_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4450 [3/3] (1.05ns) (grouped into DSP with root node ret_V_408)   --->   "%r_V_741 = mul i16 %zext_ln1319_179, i16 65475"   --->   Operation 4450 'mul' 'r_V_741' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4451 [1/3] (0.00ns) (grouped into DSP with root node ret_V_420)   --->   "%r_V_752 = mul i16 %zext_ln1319_169, i16 65491"   --->   Operation 4451 'mul' 'r_V_752' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4452 [1/1] (0.00ns)   --->   "%lhs_791 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_790, i6 0"   --->   Operation 4452 'bitconcatenate' 'lhs_791' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4453 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_420 = add i16 %lhs_791, i16 %r_V_752"   --->   Operation 4453 'add' 'ret_V_420' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4454 [3/3] (1.05ns) (grouped into DSP with root node ret_V_422)   --->   "%mul_ln1393_7 = mul i16 %zext_ln1319_172, i16 65469"   --->   Operation 4454 'mul' 'mul_ln1393_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4455 [1/1] (1.81ns)   --->   "%sub_ln1319_159 = sub i15 0, i15 %zext_ln1319_204"   --->   Operation 4455 'sub' 'sub_ln1319_159' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4456 [1/1] (0.00ns)   --->   "%sext_ln1319_94 = sext i15 %sub_ln1319_159"   --->   Operation 4456 'sext' 'sext_ln1319_94' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4457 [1/1] (1.94ns)   --->   "%r_V_754 = sub i16 %sext_ln1319_94, i16 %zext_ln1319_179"   --->   Operation 4457 'sub' 'r_V_754' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4458 [1/1] (0.00ns)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_754, i32 5"   --->   Operation 4458 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4459 [2/3] (1.05ns) (grouped into DSP with root node ret_V_437)   --->   "%mul_ln1393_9 = mul i16 %zext_ln1393_79, i16 65462"   --->   Operation 4459 'mul' 'mul_ln1393_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4460 [3/3] (1.05ns) (grouped into DSP with root node ret_V_438)   --->   "%r_V_765 = mul i16 %zext_ln1319_172, i16 65483"   --->   Operation 4460 'mul' 'r_V_765' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 4461 [1/1] (0.00ns)   --->   "%lhs_861 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_860, i6 0"   --->   Operation 4461 'bitconcatenate' 'lhs_861' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4462 [1/1] (0.00ns)   --->   "%sext_ln1393_194 = sext i10 %r_V_781"   --->   Operation 4462 'sext' 'sext_ln1393_194' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4463 [1/1] (2.07ns)   --->   "%ret_V_456 = add i16 %lhs_861, i16 %sext_ln1393_194"   --->   Operation 4463 'add' 'ret_V_456' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4464 [1/1] (0.00ns)   --->   "%trunc_ln864_462 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_456, i32 6, i32 15"   --->   Operation 4464 'partselect' 'trunc_ln864_462' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4465 [1/1] (0.00ns)   --->   "%zext_ln423_471 = zext i1 %tmp_435"   --->   Operation 4465 'zext' 'zext_ln423_471' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4466 [1/1] (0.00ns)   --->   "%trunc_ln423_43 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_456, i32 6, i32 14"   --->   Operation 4466 'partselect' 'trunc_ln423_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4467 [1/1] (0.00ns)   --->   "%zext_ln423_472 = zext i1 %tmp_435"   --->   Operation 4467 'zext' 'zext_ln423_472' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4468 [1/1] (1.73ns)   --->   "%h3_V_10 = add i10 %zext_ln423_471, i10 %trunc_ln864_462"   --->   Operation 4468 'add' 'h3_V_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4469 [1/1] (1.82ns)   --->   "%add_ln87_9 = add i9 %zext_ln423_472, i9 %trunc_ln423_43" [Forward_propagation.cpp:87]   --->   Operation 4469 'add' 'add_ln87_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4470 [1/1] (1.77ns)   --->   "%icmp_ln1695_38 = icmp_sgt  i10 %h3_V_10, i10 0"   --->   Operation 4470 'icmp' 'icmp_ln1695_38' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4471 [1/1] (0.96ns)   --->   "%h3_activ_V_21 = select i1 %icmp_ln1695_38, i9 %add_ln87_9, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4471 'select' 'h3_activ_V_21' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 4472 [1/1] (0.00ns)   --->   "%zext_ln1316_8 = zext i9 %h3_activ_V"   --->   Operation 4472 'zext' 'zext_ln1316_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4473 [1/1] (4.35ns)   --->   "%r_V_795 = mul i15 %zext_ln1316_8, i15 50"   --->   Operation 4473 'mul' 'r_V_795' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4474 [1/1] (0.00ns)   --->   "%trunc_ln864_479 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_795, i32 6, i32 14"   --->   Operation 4474 'partselect' 'trunc_ln864_479' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4475 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_795, i32 5"   --->   Operation 4475 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4476 [1/1] (0.00ns)   --->   "%trunc_ln874 = trunc i15 %r_V_795"   --->   Operation 4476 'trunc' 'trunc_ln874' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4477 [1/1] (1.36ns)   --->   "%r = icmp_ne  i5 %trunc_ln874, i5 0"   --->   Operation 4477 'icmp' 'r' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4478 [1/1] (0.97ns)   --->   "%and_ln414 = and i1 %r, i1 %p_Result_s"   --->   Operation 4478 'and' 'and_ln414' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4479 [1/1] (0.00ns)   --->   "%zext_ln1316_9 = zext i9 %h3_activ_V_13"   --->   Operation 4479 'zext' 'zext_ln1316_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4480 [1/1] (4.35ns)   --->   "%r_V_797 = mul i15 %zext_ln1316_9, i15 50"   --->   Operation 4480 'mul' 'r_V_797' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4481 [1/1] (0.00ns)   --->   "%trunc_ln864_481 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_797, i32 6, i32 14"   --->   Operation 4481 'partselect' 'trunc_ln864_481' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4482 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_797, i32 5"   --->   Operation 4482 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4483 [1/1] (0.00ns)   --->   "%trunc_ln874_2 = trunc i15 %r_V_797"   --->   Operation 4483 'trunc' 'trunc_ln874_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4484 [1/1] (0.00ns)   --->   "%zext_ln1316_11 = zext i9 %h3_activ_V_15"   --->   Operation 4484 'zext' 'zext_ln1316_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4485 [1/1] (4.35ns)   --->   "%r_V_799 = mul i16 %zext_ln1316_11, i16 65499"   --->   Operation 4485 'mul' 'r_V_799' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_799, i32 15"   --->   Operation 4486 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4487 [1/1] (0.00ns)   --->   "%trunc_ln864_483 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_799, i32 6, i32 15"   --->   Operation 4487 'partselect' 'trunc_ln864_483' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_799, i32 5"   --->   Operation 4488 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4489 [1/1] (0.00ns)   --->   "%trunc_ln874_4 = trunc i16 %r_V_799"   --->   Operation 4489 'trunc' 'trunc_ln874_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 4490 [1/1] (1.36ns)   --->   "%r_4 = icmp_ne  i5 %trunc_ln874_4, i5 0"   --->   Operation 4490 'icmp' 'r_4' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%or_ln414 = or i1 %p_Result_4, i1 %r_4"   --->   Operation 4491 'or' 'or_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4492 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln414_4 = and i1 %or_ln414, i1 %p_Result_5"   --->   Operation 4492 'and' 'and_ln414_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.08>
ST_45 : Operation 4493 [1/1] (0.96ns)   --->   "%h3_activ_V_12 = select i1 %icmp_ln1695_29, i9 %add_ln87_1, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4493 'select' 'h3_activ_V_12' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 4494 [1/1] (1.77ns)   --->   "%icmp_ln1695_31 = icmp_sgt  i10 %h3_V_3, i10 0"   --->   Operation 4494 'icmp' 'icmp_ln1695_31' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4495 [1/1] (0.96ns)   --->   "%h3_activ_V_14 = select i1 %icmp_ln1695_31, i9 %add_ln87_3, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4495 'select' 'h3_activ_V_14' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 4496 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_375 = add i16 %lhs_705, i16 %r_V_717"   --->   Operation 4496 'add' 'ret_V_375' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4497 [1/1] (0.00ns)   --->   "%trunc_ln864_380 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_375, i32 6, i32 15"   --->   Operation 4497 'partselect' 'trunc_ln864_380' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4498 [1/1] (0.00ns)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_375, i32 5"   --->   Operation 4498 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4499 [1/1] (0.00ns)   --->   "%zext_ln423_392 = zext i1 %tmp_361"   --->   Operation 4499 'zext' 'zext_ln423_392' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4500 [1/1] (1.73ns)   --->   "%lhs_706 = add i10 %zext_ln423_392, i10 %trunc_ln864_380"   --->   Operation 4500 'add' 'lhs_706' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4501 [1/3] (0.00ns) (grouped into DSP with root node ret_V_376)   --->   "%r_V_718 = mul i16 %zext_ln1319_179, i16 76"   --->   Operation 4501 'mul' 'r_V_718' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4502 [1/1] (0.00ns)   --->   "%lhs_707 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_706, i6 0"   --->   Operation 4502 'bitconcatenate' 'lhs_707' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4503 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_376 = add i16 %lhs_707, i16 %r_V_718"   --->   Operation 4503 'add' 'ret_V_376' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4504 [1/1] (0.00ns)   --->   "%lhs_741 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_740, i6 0"   --->   Operation 4504 'bitconcatenate' 'lhs_741' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4505 [1/1] (0.00ns)   --->   "%zext_ln1393_122 = zext i15 %r_V_731"   --->   Operation 4505 'zext' 'zext_ln1393_122' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4506 [1/1] (2.07ns)   --->   "%ret_V_394 = add i16 %lhs_741, i16 %zext_ln1393_122"   --->   Operation 4506 'add' 'ret_V_394' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4507 [1/1] (0.00ns)   --->   "%trunc_ln864_399 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_394, i32 6, i32 15"   --->   Operation 4507 'partselect' 'trunc_ln864_399' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4508 [1/1] (0.00ns)   --->   "%zext_ln423_409 = zext i1 %tmp_377"   --->   Operation 4508 'zext' 'zext_ln423_409' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4509 [1/1] (0.00ns)   --->   "%trunc_ln423_39 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_394, i32 6, i32 14"   --->   Operation 4509 'partselect' 'trunc_ln423_39' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4510 [1/1] (0.00ns)   --->   "%zext_ln423_410 = zext i1 %tmp_377"   --->   Operation 4510 'zext' 'zext_ln423_410' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4511 [1/1] (1.73ns)   --->   "%h3_V_6 = add i10 %zext_ln423_409, i10 %trunc_ln864_399"   --->   Operation 4511 'add' 'h3_V_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4512 [1/1] (1.82ns)   --->   "%add_ln87_6 = add i9 %zext_ln423_410, i9 %trunc_ln423_39" [Forward_propagation.cpp:87]   --->   Operation 4512 'add' 'add_ln87_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4513 [1/1] (1.77ns)   --->   "%icmp_ln1695_34 = icmp_sgt  i10 %h3_V_6, i10 0"   --->   Operation 4513 'icmp' 'icmp_ln1695_34' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4514 [1/1] (0.96ns)   --->   "%h3_activ_V_17 = select i1 %icmp_ln1695_34, i9 %add_ln87_6, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4514 'select' 'h3_activ_V_17' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 4515 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_406 = add i16 %lhs_763, i16 %r_V_740"   --->   Operation 4515 'add' 'ret_V_406' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4516 [1/1] (0.00ns)   --->   "%trunc_ln864_411 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_406, i32 6, i32 15"   --->   Operation 4516 'partselect' 'trunc_ln864_411' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4517 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_406, i32 5"   --->   Operation 4517 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4518 [1/1] (0.00ns)   --->   "%zext_ln423_421 = zext i1 %tmp_388"   --->   Operation 4518 'zext' 'zext_ln423_421' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4519 [1/1] (1.73ns)   --->   "%lhs_764 = add i10 %zext_ln423_421, i10 %trunc_ln864_411"   --->   Operation 4519 'add' 'lhs_764' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4520 [1/1] (0.00ns)   --->   "%lhs_765 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_764, i6 0"   --->   Operation 4520 'bitconcatenate' 'lhs_765' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4521 [1/3] (0.00ns) (grouped into DSP with root node ret_V_407)   --->   "%mul_ln1393_6 = mul i16 %zext_ln1319_172, i16 65427"   --->   Operation 4521 'mul' 'mul_ln1393_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4522 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_407 = add i16 %lhs_765, i16 %mul_ln1393_6"   --->   Operation 4522 'add' 'ret_V_407' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4523 [2/3] (1.05ns) (grouped into DSP with root node ret_V_408)   --->   "%r_V_741 = mul i16 %zext_ln1319_179, i16 65475"   --->   Operation 4523 'mul' 'r_V_741' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4524 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_420 = add i16 %lhs_791, i16 %r_V_752"   --->   Operation 4524 'add' 'ret_V_420' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4525 [1/1] (0.00ns)   --->   "%trunc_ln864_426 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_420, i32 6, i32 15"   --->   Operation 4525 'partselect' 'trunc_ln864_426' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4526 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_420, i32 5"   --->   Operation 4526 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4527 [1/1] (0.00ns)   --->   "%zext_ln423_436 = zext i1 %tmp_401"   --->   Operation 4527 'zext' 'zext_ln423_436' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4528 [1/1] (1.73ns)   --->   "%lhs_792 = add i10 %zext_ln423_436, i10 %trunc_ln864_426"   --->   Operation 4528 'add' 'lhs_792' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4529 [1/1] (0.00ns)   --->   "%lhs_793 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_792, i6 0"   --->   Operation 4529 'bitconcatenate' 'lhs_793' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4530 [1/1] (2.07ns)   --->   "%ret_V_421 = add i16 %lhs_793, i16 %r_V_753"   --->   Operation 4530 'add' 'ret_V_421' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4531 [1/1] (0.00ns)   --->   "%trunc_ln864_427 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_421, i32 6, i32 15"   --->   Operation 4531 'partselect' 'trunc_ln864_427' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4532 [2/3] (1.05ns) (grouped into DSP with root node ret_V_422)   --->   "%mul_ln1393_7 = mul i16 %zext_ln1319_172, i16 65469"   --->   Operation 4532 'mul' 'mul_ln1393_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4533 [1/3] (0.00ns) (grouped into DSP with root node ret_V_437)   --->   "%mul_ln1393_9 = mul i16 %zext_ln1393_79, i16 65462"   --->   Operation 4533 'mul' 'mul_ln1393_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4534 [1/1] (0.00ns)   --->   "%lhs_823 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_822, i6 0"   --->   Operation 4534 'bitconcatenate' 'lhs_823' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4535 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_437 = add i16 %lhs_823, i16 %mul_ln1393_9"   --->   Operation 4535 'add' 'ret_V_437' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4536 [2/3] (1.05ns) (grouped into DSP with root node ret_V_438)   --->   "%r_V_765 = mul i16 %zext_ln1319_172, i16 65483"   --->   Operation 4536 'mul' 'r_V_765' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4537 [1/1] (0.00ns)   --->   "%zext_ln423_487 = zext i1 %and_ln414"   --->   Operation 4537 'zext' 'zext_ln423_487' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node result_V_24)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_795, i32 6"   --->   Operation 4538 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ans_V = add i9 %trunc_ln864_479, i9 %zext_ln423_487"   --->   Operation 4539 'add' 'ans_V' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node result_V_24)   --->   "%xor_ln141 = xor i1 %tmp_451, i1 %and_ln414" [Forward_propagation.cpp:141]   --->   Operation 4540 'xor' 'xor_ln141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4541 [1/1] (0.00ns)   --->   "%shl_ln1319_133 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %h3_activ_V_12, i4 0"   --->   Operation 4541 'bitconcatenate' 'shl_ln1319_133' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4542 [1/1] (0.00ns)   --->   "%zext_ln1319_273 = zext i13 %shl_ln1319_133"   --->   Operation 4542 'zext' 'zext_ln1319_273' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4543 [1/1] (0.00ns)   --->   "%shl_ln1319_134 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %h3_activ_V_12, i1 0"   --->   Operation 4543 'bitconcatenate' 'shl_ln1319_134' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4544 [1/1] (0.00ns)   --->   "%zext_ln1319_274 = zext i10 %shl_ln1319_134"   --->   Operation 4544 'zext' 'zext_ln1319_274' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4545 [1/1] (0.00ns)   --->   "%trunc_ln1319_10 = trunc i9 %h3_activ_V_12"   --->   Operation 4545 'trunc' 'trunc_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4546 [1/1] (0.00ns)   --->   "%trunc_ln1319_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln1319_10, i1 0"   --->   Operation 4546 'bitconcatenate' 'trunc_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4547 [1/1] (0.00ns)   --->   "%trunc_ln1319_11 = trunc i9 %h3_activ_V_12"   --->   Operation 4547 'trunc' 'trunc_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4548 [1/1] (0.00ns)   --->   "%trunc_ln1319_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln1319_11, i4 0"   --->   Operation 4548 'bitconcatenate' 'trunc_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4549 [1/1] (1.67ns)   --->   "%r_V_796 = add i14 %zext_ln1319_273, i14 %zext_ln1319_274"   --->   Operation 4549 'add' 'r_V_796' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4550 [1/1] (1.82ns)   --->   "%add_ln1316 = add i6 %trunc_ln1319_7, i6 %trunc_ln1319_6"   --->   Operation 4550 'add' 'add_ln1316' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4551 [1/1] (0.00ns)   --->   "%trunc_ln864_480 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_796, i32 6, i32 13"   --->   Operation 4551 'partselect' 'trunc_ln864_480' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4552 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln1316, i32 5"   --->   Operation 4552 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4553 [1/1] (0.00ns)   --->   "%trunc_ln874_1 = trunc i14 %r_V_796"   --->   Operation 4553 'trunc' 'trunc_ln874_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4554 [1/1] (1.36ns)   --->   "%r_1 = icmp_ne  i5 %trunc_ln874_1, i5 0"   --->   Operation 4554 'icmp' 'r_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4555 [1/1] (0.97ns)   --->   "%and_ln414_1 = and i1 %r_1, i1 %p_Result_1"   --->   Operation 4555 'and' 'and_ln414_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4556 [1/1] (0.00ns)   --->   "%zext_ln423_488 = zext i1 %and_ln414_1"   --->   Operation 4556 'zext' 'zext_ln423_488' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4557 [1/1] (1.91ns)   --->   "%ans_V_12 = add i8 %trunc_ln864_480, i8 %zext_ln423_488"   --->   Operation 4557 'add' 'ans_V_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4558 [1/1] (1.36ns)   --->   "%r_2 = icmp_ne  i5 %trunc_ln874_2, i5 0"   --->   Operation 4558 'icmp' 'r_2' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4559 [1/1] (0.97ns)   --->   "%and_ln414_2 = and i1 %r_2, i1 %p_Result_2"   --->   Operation 4559 'and' 'and_ln414_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4560 [1/1] (0.00ns)   --->   "%zext_ln1316_10 = zext i9 %h3_activ_V_14"   --->   Operation 4560 'zext' 'zext_ln1316_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4561 [1/1] (4.35ns)   --->   "%r_V_798 = mul i15 %zext_ln1316_10, i15 37"   --->   Operation 4561 'mul' 'r_V_798' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4562 [1/1] (0.00ns)   --->   "%trunc_ln864_482 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_798, i32 6, i32 14"   --->   Operation 4562 'partselect' 'trunc_ln864_482' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4563 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_798, i32 5"   --->   Operation 4563 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4564 [1/1] (0.00ns)   --->   "%trunc_ln874_3 = trunc i15 %r_V_798"   --->   Operation 4564 'trunc' 'trunc_ln874_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4565 [1/1] (0.00ns)   --->   "%zext_ln1316_17 = zext i9 %h3_activ_V_21"   --->   Operation 4565 'zext' 'zext_ln1316_17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4566 [1/1] (4.35ns)   --->   "%r_V_805 = mul i14 %zext_ln1316_17, i14 25"   --->   Operation 4566 'mul' 'r_V_805' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4567 [1/1] (0.00ns)   --->   "%trunc_ln864_489 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_805, i32 6, i32 13"   --->   Operation 4567 'partselect' 'trunc_ln864_489' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4568 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_805, i32 5"   --->   Operation 4568 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4569 [1/1] (0.00ns)   --->   "%trunc_ln874_10 = trunc i14 %r_V_805"   --->   Operation 4569 'trunc' 'trunc_ln874_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4570 [1/1] (1.36ns)   --->   "%r_10 = icmp_ne  i5 %trunc_ln874_10, i5 0"   --->   Operation 4570 'icmp' 'r_10' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4571 [1/1] (0.97ns)   --->   "%and_ln414_10 = and i1 %r_10, i1 %p_Result_15"   --->   Operation 4571 'and' 'and_ln414_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4572 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%ret_V_472 = add i9 %ans_V, i9 24"   --->   Operation 4572 'add' 'ret_V_472' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node result_V_24)   --->   "%result_V = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %ret_V_472, i32 1, i32 8"   --->   Operation 4573 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node result_V_24)   --->   "%zext_ln423_494 = zext i1 %xor_ln141"   --->   Operation 4574 'zext' 'zext_ln423_494' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 4575 [1/1] (1.91ns) (out node of the LUT)   --->   "%result_V_24 = add i8 %result_V, i8 %zext_ln423_494"   --->   Operation 4575 'add' 'result_V_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.20>
ST_46 : Operation 4576 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_376 = add i16 %lhs_707, i16 %r_V_718"   --->   Operation 4576 'add' 'ret_V_376' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4577 [1/1] (0.00ns)   --->   "%trunc_ln864_381 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_376, i32 6, i32 15"   --->   Operation 4577 'partselect' 'trunc_ln864_381' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4578 [1/1] (0.00ns)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_376, i32 5"   --->   Operation 4578 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4579 [1/1] (0.00ns)   --->   "%zext_ln423_393 = zext i1 %tmp_362"   --->   Operation 4579 'zext' 'zext_ln423_393' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4580 [1/1] (1.73ns)   --->   "%lhs_708 = add i10 %zext_ln423_393, i10 %trunc_ln864_381"   --->   Operation 4580 'add' 'lhs_708' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4581 [1/1] (0.00ns)   --->   "%lhs_709 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_708, i6 0"   --->   Operation 4581 'bitconcatenate' 'lhs_709' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln1393_174 = sext i15 %r_V_719"   --->   Operation 4582 'sext' 'sext_ln1393_174' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4583 [1/1] (2.07ns)   --->   "%ret_V_377 = add i16 %lhs_709, i16 %sext_ln1393_174"   --->   Operation 4583 'add' 'ret_V_377' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4584 [1/1] (0.00ns)   --->   "%trunc_ln864_382 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_377, i32 6, i32 15"   --->   Operation 4584 'partselect' 'trunc_ln864_382' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4585 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_407 = add i16 %lhs_765, i16 %mul_ln1393_6"   --->   Operation 4585 'add' 'ret_V_407' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4586 [1/1] (0.00ns)   --->   "%trunc_ln864_412 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_407, i32 6, i32 15"   --->   Operation 4586 'partselect' 'trunc_ln864_412' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4587 [1/1] (0.00ns)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_407, i32 5"   --->   Operation 4587 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4588 [1/1] (0.00ns)   --->   "%zext_ln423_422 = zext i1 %tmp_389"   --->   Operation 4588 'zext' 'zext_ln423_422' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4589 [1/1] (1.73ns)   --->   "%lhs_766 = add i10 %zext_ln423_422, i10 %trunc_ln864_412"   --->   Operation 4589 'add' 'lhs_766' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4590 [1/3] (0.00ns) (grouped into DSP with root node ret_V_408)   --->   "%r_V_741 = mul i16 %zext_ln1319_179, i16 65475"   --->   Operation 4590 'mul' 'r_V_741' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4591 [1/1] (0.00ns)   --->   "%lhs_767 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_766, i6 0"   --->   Operation 4591 'bitconcatenate' 'lhs_767' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4592 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_408 = add i16 %lhs_767, i16 %r_V_741"   --->   Operation 4592 'add' 'ret_V_408' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4593 [1/1] (0.00ns)   --->   "%zext_ln423_437 = zext i1 %tmp_402"   --->   Operation 4593 'zext' 'zext_ln423_437' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4594 [1/1] (1.73ns)   --->   "%lhs_794 = add i10 %zext_ln423_437, i10 %trunc_ln864_427"   --->   Operation 4594 'add' 'lhs_794' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4595 [1/1] (0.00ns)   --->   "%lhs_795 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_794, i6 0"   --->   Operation 4595 'bitconcatenate' 'lhs_795' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4596 [1/3] (0.00ns) (grouped into DSP with root node ret_V_422)   --->   "%mul_ln1393_7 = mul i16 %zext_ln1319_172, i16 65469"   --->   Operation 4596 'mul' 'mul_ln1393_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4597 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_422 = add i16 %lhs_795, i16 %mul_ln1393_7"   --->   Operation 4597 'add' 'ret_V_422' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4598 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_437 = add i16 %lhs_823, i16 %mul_ln1393_9"   --->   Operation 4598 'add' 'ret_V_437' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4599 [1/1] (0.00ns)   --->   "%trunc_ln864_442 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_437, i32 6, i32 15"   --->   Operation 4599 'partselect' 'trunc_ln864_442' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4600 [1/1] (0.00ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_437, i32 5"   --->   Operation 4600 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4601 [1/1] (0.00ns)   --->   "%zext_ln423_451 = zext i1 %tmp_416"   --->   Operation 4601 'zext' 'zext_ln423_451' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4602 [1/1] (1.73ns)   --->   "%lhs_824 = add i10 %zext_ln423_451, i10 %trunc_ln864_442"   --->   Operation 4602 'add' 'lhs_824' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4603 [1/3] (0.00ns) (grouped into DSP with root node ret_V_438)   --->   "%r_V_765 = mul i16 %zext_ln1319_172, i16 65483"   --->   Operation 4603 'mul' 'r_V_765' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4604 [1/1] (0.00ns)   --->   "%lhs_825 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_824, i6 0"   --->   Operation 4604 'bitconcatenate' 'lhs_825' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4605 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_438 = add i16 %lhs_825, i16 %r_V_765"   --->   Operation 4605 'add' 'ret_V_438' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node result_V_25)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_796, i32 6"   --->   Operation 4606 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node result_V_25)   --->   "%xor_ln141_1 = xor i1 %tmp_453, i1 %and_ln414_1" [Forward_propagation.cpp:141]   --->   Operation 4607 'xor' 'xor_ln141_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4608 [1/1] (0.00ns)   --->   "%zext_ln423_489 = zext i1 %and_ln414_2"   --->   Operation 4608 'zext' 'zext_ln423_489' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node result_V_26)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_797, i32 6"   --->   Operation 4609 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4610 [1/1] (1.82ns)   --->   "%ans_V_13 = add i9 %trunc_ln864_481, i9 %zext_ln423_489"   --->   Operation 4610 'add' 'ans_V_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node result_V_26)   --->   "%xor_ln141_2 = xor i1 %tmp_455, i1 %and_ln414_2" [Forward_propagation.cpp:141]   --->   Operation 4611 'xor' 'xor_ln141_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4612 [1/1] (1.36ns)   --->   "%r_3 = icmp_ne  i5 %trunc_ln874_3, i5 0"   --->   Operation 4612 'icmp' 'r_3' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4613 [1/1] (0.97ns)   --->   "%and_ln414_3 = and i1 %r_3, i1 %p_Result_3"   --->   Operation 4613 'and' 'and_ln414_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4614 [1/1] (0.00ns)   --->   "%zext_ln423_490 = zext i1 %and_ln414_3"   --->   Operation 4614 'zext' 'zext_ln423_490' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4615 [1/1] (1.82ns)   --->   "%ans_V_14 = add i9 %trunc_ln864_482, i9 %zext_ln423_490"   --->   Operation 4615 'add' 'ans_V_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4616 [1/1] (0.00ns)   --->   "%lhs_893 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %result_V_24, i1 0"   --->   Operation 4616 'bitconcatenate' 'lhs_893' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4617 [1/1] (0.00ns)   --->   "%zext_ln1393_147 = zext i9 %lhs_893"   --->   Operation 4617 'zext' 'zext_ln1393_147' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4618 [1/1] (0.00ns)   --->   "%zext_ln1393_148 = zext i8 %ans_V_12"   --->   Operation 4618 'zext' 'zext_ln1393_148' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4619 [1/1] (1.82ns)   --->   "%ret_V_473 = add i10 %zext_ln1393_147, i10 %zext_ln1393_148"   --->   Operation 4619 'add' 'ret_V_473' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node result_V_25)   --->   "%result_V_2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %ret_V_473, i32 1, i32 9"   --->   Operation 4620 'partselect' 'result_V_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node result_V_25)   --->   "%zext_ln423_495 = zext i1 %xor_ln141_1"   --->   Operation 4621 'zext' 'zext_ln423_495' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4622 [1/1] (1.82ns) (out node of the LUT)   --->   "%result_V_25 = add i9 %result_V_2, i9 %zext_ln423_495"   --->   Operation 4622 'add' 'result_V_25' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4623 [1/1] (0.00ns)   --->   "%lhs_895 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %result_V_25, i1 0"   --->   Operation 4623 'bitconcatenate' 'lhs_895' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4624 [1/1] (0.00ns)   --->   "%zext_ln1393_149 = zext i9 %ans_V_13"   --->   Operation 4624 'zext' 'zext_ln1393_149' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4625 [1/1] (1.73ns)   --->   "%ret_V_474 = add i10 %lhs_895, i10 %zext_ln1393_149"   --->   Operation 4625 'add' 'ret_V_474' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node result_V_26)   --->   "%result_V_4 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %ret_V_474, i32 1, i32 9"   --->   Operation 4626 'partselect' 'result_V_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node result_V_26)   --->   "%zext_ln423_496 = zext i1 %xor_ln141_2"   --->   Operation 4627 'zext' 'zext_ln423_496' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 4628 [1/1] (1.82ns) (out node of the LUT)   --->   "%result_V_26 = add i9 %result_V_4, i9 %zext_ln423_496"   --->   Operation 4628 'add' 'result_V_26' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.83>
ST_47 : Operation 4629 [1/1] (0.00ns)   --->   "%zext_ln423_394 = zext i1 %tmp_363"   --->   Operation 4629 'zext' 'zext_ln423_394' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4630 [1/1] (1.73ns)   --->   "%lhs_710 = add i10 %zext_ln423_394, i10 %trunc_ln864_382"   --->   Operation 4630 'add' 'lhs_710' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4631 [1/1] (0.00ns)   --->   "%lhs_711 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_710, i6 0"   --->   Operation 4631 'bitconcatenate' 'lhs_711' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4632 [1/1] (0.00ns)   --->   "%zext_ln1393_117 = zext i15 %r_V_720"   --->   Operation 4632 'zext' 'zext_ln1393_117' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4633 [1/1] (2.07ns)   --->   "%ret_V_378 = add i16 %lhs_711, i16 %zext_ln1393_117"   --->   Operation 4633 'add' 'ret_V_378' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4634 [1/1] (0.00ns)   --->   "%trunc_ln864_383 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_378, i32 6, i32 15"   --->   Operation 4634 'partselect' 'trunc_ln864_383' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4635 [1/1] (0.00ns)   --->   "%zext_ln423_395 = zext i1 %tmp_364"   --->   Operation 4635 'zext' 'zext_ln423_395' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4636 [1/1] (0.00ns)   --->   "%trunc_ln423_38 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_378, i32 6, i32 14"   --->   Operation 4636 'partselect' 'trunc_ln423_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4637 [1/1] (0.00ns)   --->   "%zext_ln423_396 = zext i1 %tmp_364"   --->   Operation 4637 'zext' 'zext_ln423_396' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4638 [1/1] (1.73ns)   --->   "%h3_V_5 = add i10 %zext_ln423_395, i10 %trunc_ln864_383"   --->   Operation 4638 'add' 'h3_V_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4639 [1/1] (1.82ns)   --->   "%add_ln87_5 = add i9 %zext_ln423_396, i9 %trunc_ln423_38" [Forward_propagation.cpp:87]   --->   Operation 4639 'add' 'add_ln87_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4640 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_408 = add i16 %lhs_767, i16 %r_V_741"   --->   Operation 4640 'add' 'ret_V_408' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4641 [1/1] (0.00ns)   --->   "%trunc_ln864_413 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_408, i32 6, i32 15"   --->   Operation 4641 'partselect' 'trunc_ln864_413' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4642 [1/1] (0.00ns)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_408, i32 5"   --->   Operation 4642 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4643 [1/1] (0.00ns)   --->   "%zext_ln423_423 = zext i1 %tmp_390"   --->   Operation 4643 'zext' 'zext_ln423_423' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4644 [1/1] (1.73ns)   --->   "%lhs_768 = add i10 %zext_ln423_423, i10 %trunc_ln864_413"   --->   Operation 4644 'add' 'lhs_768' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4645 [1/1] (1.54ns)   --->   "%r_V_742 = sub i13 0, i13 %zext_ln1319_186"   --->   Operation 4645 'sub' 'r_V_742' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4646 [1/1] (0.00ns)   --->   "%lhs_769 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_768, i6 0"   --->   Operation 4646 'bitconcatenate' 'lhs_769' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln1393_178 = sext i13 %r_V_742"   --->   Operation 4647 'sext' 'sext_ln1393_178' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4648 [1/1] (2.07ns)   --->   "%ret_V_409 = add i16 %lhs_769, i16 %sext_ln1393_178"   --->   Operation 4648 'add' 'ret_V_409' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4649 [1/1] (0.00ns)   --->   "%trunc_ln864_414 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_409, i32 6, i32 15"   --->   Operation 4649 'partselect' 'trunc_ln864_414' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4650 [1/1] (0.00ns)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %r_V_742, i32 5"   --->   Operation 4650 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4651 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_422 = add i16 %lhs_795, i16 %mul_ln1393_7"   --->   Operation 4651 'add' 'ret_V_422' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4652 [1/1] (0.00ns)   --->   "%trunc_ln864_428 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_422, i32 6, i32 15"   --->   Operation 4652 'partselect' 'trunc_ln864_428' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4653 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_422, i32 5"   --->   Operation 4653 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4654 [1/1] (0.00ns)   --->   "%zext_ln423_438 = zext i1 %tmp_403"   --->   Operation 4654 'zext' 'zext_ln423_438' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4655 [1/1] (1.73ns)   --->   "%lhs_796 = add i10 %zext_ln423_438, i10 %trunc_ln864_428"   --->   Operation 4655 'add' 'lhs_796' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4656 [1/1] (0.00ns)   --->   "%lhs_797 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_796, i6 0"   --->   Operation 4656 'bitconcatenate' 'lhs_797' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4657 [1/1] (2.07ns)   --->   "%ret_V_423 = add i16 %lhs_797, i16 %r_V_754"   --->   Operation 4657 'add' 'ret_V_423' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4658 [1/1] (0.00ns)   --->   "%trunc_ln864_429 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_423, i32 6, i32 15"   --->   Operation 4658 'partselect' 'trunc_ln864_429' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4659 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_438 = add i16 %lhs_825, i16 %r_V_765"   --->   Operation 4659 'add' 'ret_V_438' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 4660 [1/1] (0.00ns)   --->   "%trunc_ln864_443 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_438, i32 6, i32 15"   --->   Operation 4660 'partselect' 'trunc_ln864_443' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4661 [1/1] (0.00ns)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_438, i32 5"   --->   Operation 4661 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4662 [1/1] (0.00ns)   --->   "%zext_ln423_452 = zext i1 %tmp_417"   --->   Operation 4662 'zext' 'zext_ln423_452' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4663 [1/1] (1.73ns)   --->   "%lhs_826 = add i10 %zext_ln423_452, i10 %trunc_ln864_443"   --->   Operation 4663 'add' 'lhs_826' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4664 [1/1] (0.00ns)   --->   "%lhs_827 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_826, i6 0"   --->   Operation 4664 'bitconcatenate' 'lhs_827' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4665 [1/1] (2.07ns)   --->   "%ret_V_439 = add i16 %lhs_827, i16 %zext_ln1393_120"   --->   Operation 4665 'add' 'ret_V_439' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4666 [1/1] (0.00ns)   --->   "%trunc_ln864_444 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_439, i32 6, i32 15"   --->   Operation 4666 'partselect' 'trunc_ln864_444' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node result_V_27)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_798, i32 6"   --->   Operation 4667 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node result_V_27)   --->   "%xor_ln141_3 = xor i1 %tmp_457, i1 %and_ln414_3" [Forward_propagation.cpp:141]   --->   Operation 4668 'xor' 'xor_ln141_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4669 [1/1] (0.00ns)   --->   "%zext_ln423_4 = zext i1 %and_ln414_4"   --->   Operation 4669 'zext' 'zext_ln423_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node result_V_28)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_799, i32 6"   --->   Operation 4670 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4671 [1/1] (1.73ns)   --->   "%ans_V_15 = add i10 %trunc_ln864_483, i10 %zext_ln423_4"   --->   Operation 4671 'add' 'ans_V_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node result_V_28)   --->   "%xor_ln141_4 = xor i1 %tmp_460, i1 %and_ln414_4" [Forward_propagation.cpp:141]   --->   Operation 4672 'xor' 'xor_ln141_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4673 [1/1] (0.00ns)   --->   "%lhs_897 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %result_V_26, i1 0"   --->   Operation 4673 'bitconcatenate' 'lhs_897' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4674 [1/1] (0.00ns)   --->   "%zext_ln1393_150 = zext i10 %lhs_897"   --->   Operation 4674 'zext' 'zext_ln1393_150' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4675 [1/1] (0.00ns)   --->   "%zext_ln1393_151 = zext i9 %ans_V_14"   --->   Operation 4675 'zext' 'zext_ln1393_151' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4676 [1/1] (1.73ns)   --->   "%ret_V_475 = add i11 %zext_ln1393_150, i11 %zext_ln1393_151"   --->   Operation 4676 'add' 'ret_V_475' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node result_V_27)   --->   "%result_V_6 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V_475, i32 1, i32 10"   --->   Operation 4677 'partselect' 'result_V_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node result_V_27)   --->   "%zext_ln423_497 = zext i1 %xor_ln141_3"   --->   Operation 4678 'zext' 'zext_ln423_497' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4679 [1/1] (1.73ns) (out node of the LUT)   --->   "%result_V_27 = add i10 %result_V_6, i10 %zext_ln423_497"   --->   Operation 4679 'add' 'result_V_27' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4680 [1/1] (0.00ns)   --->   "%lhs_899 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %result_V_27, i1 0"   --->   Operation 4680 'bitconcatenate' 'lhs_899' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4681 [1/1] (0.00ns)   --->   "%sext_ln1393_197 = sext i10 %ans_V_15"   --->   Operation 4681 'sext' 'sext_ln1393_197' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4682 [1/1] (1.63ns)   --->   "%ret_V_476 = add i11 %lhs_899, i11 %sext_ln1393_197"   --->   Operation 4682 'add' 'ret_V_476' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node result_V_28)   --->   "%result_V_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V_476, i32 1, i32 10"   --->   Operation 4683 'partselect' 'result_V_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node result_V_28)   --->   "%zext_ln423_498 = zext i1 %xor_ln141_4"   --->   Operation 4684 'zext' 'zext_ln423_498' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 4685 [1/1] (1.73ns) (out node of the LUT)   --->   "%result_V_28 = add i10 %result_V_8, i10 %zext_ln423_498"   --->   Operation 4685 'add' 'result_V_28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.53>
ST_48 : Operation 4686 [1/1] (1.77ns)   --->   "%icmp_ln1695_33 = icmp_sgt  i10 %h3_V_5, i10 0"   --->   Operation 4686 'icmp' 'icmp_ln1695_33' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4687 [1/1] (0.96ns)   --->   "%h3_activ_V_16 = select i1 %icmp_ln1695_33, i9 %add_ln87_5, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4687 'select' 'h3_activ_V_16' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 4688 [1/1] (0.00ns)   --->   "%zext_ln423_424 = zext i1 %tmp_391"   --->   Operation 4688 'zext' 'zext_ln423_424' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4689 [1/1] (1.73ns)   --->   "%lhs_770 = add i10 %zext_ln423_424, i10 %trunc_ln864_414"   --->   Operation 4689 'add' 'lhs_770' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4690 [1/1] (0.00ns)   --->   "%zext_ln423_439 = zext i1 %tmp_404"   --->   Operation 4690 'zext' 'zext_ln423_439' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4691 [1/1] (1.73ns)   --->   "%lhs_798 = add i10 %zext_ln423_439, i10 %trunc_ln864_429"   --->   Operation 4691 'add' 'lhs_798' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4692 [1/1] (0.00ns)   --->   "%lhs_799 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_798, i6 0"   --->   Operation 4692 'bitconcatenate' 'lhs_799' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4693 [1/1] (0.00ns)   --->   "%sext_ln859_31 = sext i14 %r_V_755"   --->   Operation 4693 'sext' 'sext_ln859_31' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4694 [1/1] (2.07ns)   --->   "%ret_V_424 = add i16 %lhs_799, i16 %sext_ln859_31"   --->   Operation 4694 'add' 'ret_V_424' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4695 [1/1] (0.00ns)   --->   "%trunc_ln864_430 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_424, i32 6, i32 15"   --->   Operation 4695 'partselect' 'trunc_ln864_430' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4696 [1/1] (0.00ns)   --->   "%zext_ln423_440 = zext i1 %tmp_405"   --->   Operation 4696 'zext' 'zext_ln423_440' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4697 [1/1] (1.73ns)   --->   "%lhs_800 = add i10 %zext_ln423_440, i10 %trunc_ln864_430"   --->   Operation 4697 'add' 'lhs_800' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4698 [1/1] (1.73ns)   --->   "%lhs_828 = add i10 %zext_ln423_407, i10 %trunc_ln864_444"   --->   Operation 4698 'add' 'lhs_828' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4699 [1/1] (0.00ns)   --->   "%lhs_829 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_828, i6 0"   --->   Operation 4699 'bitconcatenate' 'lhs_829' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4700 [1/1] (0.00ns)   --->   "%zext_ln1393_132 = zext i15 %r_V_766"   --->   Operation 4700 'zext' 'zext_ln1393_132' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4701 [1/1] (2.07ns)   --->   "%ret_V_440 = add i16 %lhs_829, i16 %zext_ln1393_132"   --->   Operation 4701 'add' 'ret_V_440' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4702 [1/1] (0.00ns)   --->   "%trunc_ln864_445 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_440, i32 6, i32 15"   --->   Operation 4702 'partselect' 'trunc_ln864_445' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4703 [1/1] (0.00ns)   --->   "%zext_ln423_453 = zext i1 %tmp_418"   --->   Operation 4703 'zext' 'zext_ln423_453' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 4704 [1/1] (1.73ns)   --->   "%lhs_830 = add i10 %zext_ln423_453, i10 %trunc_ln864_445"   --->   Operation 4704 'add' 'lhs_830' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.81>
ST_49 : Operation 4705 [1/1] (0.00ns)   --->   "%shl_ln1319_127 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %h2_activ_V_15, i6 0"   --->   Operation 4705 'bitconcatenate' 'shl_ln1319_127' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 4706 [1/1] (0.00ns)   --->   "%zext_ln1319_267 = zext i15 %shl_ln1319_127"   --->   Operation 4706 'zext' 'zext_ln1319_267' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 4707 [1/1] (0.00ns)   --->   "%lhs_801 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_800, i6 0"   --->   Operation 4707 'bitconcatenate' 'lhs_801' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 4708 [1/1] (2.07ns)   --->   "%ret_V_425 = sub i16 %lhs_801, i16 %zext_ln1319_267"   --->   Operation 4708 'sub' 'ret_V_425' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4709 [1/1] (0.00ns)   --->   "%h3_V_8 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_425, i32 6, i32 15"   --->   Operation 4709 'partselect' 'h3_V_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 4710 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_425, i32 6, i32 14"   --->   Operation 4710 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 4711 [1/1] (1.77ns)   --->   "%icmp_ln1695_36 = icmp_sgt  i10 %h3_V_8, i10 0"   --->   Operation 4711 'icmp' 'icmp_ln1695_36' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4712 [1/1] (0.96ns)   --->   "%h3_activ_V_19 = select i1 %icmp_ln1695_36, i9 %trunc_ln3, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4712 'select' 'h3_activ_V_19' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 50 <SV = 49> <Delay = 0.00>

State 51 <SV = 50> <Delay = 0.00>

State 52 <SV = 51> <Delay = 0.00>

State 53 <SV = 52> <Delay = 6.69>
ST_53 : Operation 4713 [1/1] (0.00ns)   --->   "%zext_ln1393_71 = zext i9 %h2_activ_V_15"   --->   Operation 4713 'zext' 'zext_ln1393_71' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4714 [3/3] (1.05ns) (grouped into DSP with root node ret_V_410)   --->   "%r_V_743 = mul i16 %zext_ln1393_71, i16 65477"   --->   Operation 4714 'mul' 'r_V_743' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4715 [3/3] (1.05ns) (grouped into DSP with root node ret_V_441)   --->   "%mul_ln1393_10 = mul i16 %zext_ln1393_71, i16 65461"   --->   Operation 4715 'mul' 'mul_ln1393_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 4716 [1/1] (0.00ns)   --->   "%zext_ln1316_12 = zext i9 %h3_activ_V_16"   --->   Operation 4716 'zext' 'zext_ln1316_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4717 [1/1] (4.35ns)   --->   "%r_V_800 = mul i17 %zext_ln1316_12, i17 130965"   --->   Operation 4717 'mul' 'r_V_800' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4718 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_800, i32 16"   --->   Operation 4718 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4719 [1/1] (0.00ns)   --->   "%trunc_ln864_484 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %r_V_800, i32 6, i32 15"   --->   Operation 4719 'partselect' 'trunc_ln864_484' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_800, i32 5"   --->   Operation 4720 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4721 [1/1] (0.00ns)   --->   "%trunc_ln874_5 = trunc i17 %r_V_800"   --->   Operation 4721 'trunc' 'trunc_ln874_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4722 [1/1] (1.36ns)   --->   "%r_5 = icmp_ne  i5 %trunc_ln874_5, i5 0"   --->   Operation 4722 'icmp' 'r_5' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%or_ln414_1 = or i1 %p_Result_6, i1 %r_5"   --->   Operation 4723 'or' 'or_ln414_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4724 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln414_5 = and i1 %or_ln414_1, i1 %p_Result_7"   --->   Operation 4724 'and' 'and_ln414_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4725 [1/1] (0.00ns)   --->   "%zext_ln1316_13 = zext i9 %h3_activ_V_17"   --->   Operation 4725 'zext' 'zext_ln1316_13' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4726 [1/1] (4.35ns)   --->   "%r_V_801 = mul i14 %zext_ln1316_13, i14 19"   --->   Operation 4726 'mul' 'r_V_801' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4727 [1/1] (0.00ns)   --->   "%trunc_ln864_485 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %r_V_801, i32 6, i32 13"   --->   Operation 4727 'partselect' 'trunc_ln864_485' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4728 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_801, i32 5"   --->   Operation 4728 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4729 [1/1] (0.00ns)   --->   "%trunc_ln874_6 = trunc i14 %r_V_801"   --->   Operation 4729 'trunc' 'trunc_ln874_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4730 [1/1] (1.36ns)   --->   "%r_6 = icmp_ne  i5 %trunc_ln874_6, i5 0"   --->   Operation 4730 'icmp' 'r_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4731 [1/1] (0.97ns)   --->   "%and_ln414_6 = and i1 %r_6, i1 %p_Result_8"   --->   Operation 4731 'and' 'and_ln414_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.10>
ST_54 : Operation 4732 [2/3] (1.05ns) (grouped into DSP with root node ret_V_410)   --->   "%r_V_743 = mul i16 %zext_ln1393_71, i16 65477"   --->   Operation 4732 'mul' 'r_V_743' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4733 [2/3] (1.05ns) (grouped into DSP with root node ret_V_441)   --->   "%mul_ln1393_10 = mul i16 %zext_ln1393_71, i16 65461"   --->   Operation 4733 'mul' 'mul_ln1393_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 4734 [1/1] (0.00ns)   --->   "%zext_ln423_5 = zext i1 %and_ln414_5"   --->   Operation 4734 'zext' 'zext_ln423_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node result_V_29)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_800, i32 6"   --->   Operation 4735 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4736 [1/1] (1.73ns)   --->   "%ans_V_16 = add i10 %trunc_ln864_484, i10 %zext_ln423_5"   --->   Operation 4736 'add' 'ans_V_16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node result_V_29)   --->   "%xor_ln141_5 = xor i1 %tmp_463, i1 %and_ln414_5" [Forward_propagation.cpp:141]   --->   Operation 4737 'xor' 'xor_ln141_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4738 [1/1] (0.00ns)   --->   "%lhs_901 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %result_V_28, i1 0"   --->   Operation 4738 'bitconcatenate' 'lhs_901' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4739 [1/1] (0.00ns)   --->   "%sext_ln1393_198 = sext i10 %ans_V_16"   --->   Operation 4739 'sext' 'sext_ln1393_198' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4740 [1/1] (1.63ns)   --->   "%ret_V_477 = add i11 %lhs_901, i11 %sext_ln1393_198"   --->   Operation 4740 'add' 'ret_V_477' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node result_V_29)   --->   "%result_V_10 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V_477, i32 1, i32 10"   --->   Operation 4741 'partselect' 'result_V_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node result_V_29)   --->   "%zext_ln423_499 = zext i1 %xor_ln141_5"   --->   Operation 4742 'zext' 'zext_ln423_499' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4743 [1/1] (1.73ns) (out node of the LUT)   --->   "%result_V_29 = add i10 %result_V_10, i10 %zext_ln423_499"   --->   Operation 4743 'add' 'result_V_29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.28>
ST_55 : Operation 4744 [1/3] (0.00ns) (grouped into DSP with root node ret_V_410)   --->   "%r_V_743 = mul i16 %zext_ln1393_71, i16 65477"   --->   Operation 4744 'mul' 'r_V_743' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4745 [1/1] (0.00ns)   --->   "%lhs_771 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_770, i6 0"   --->   Operation 4745 'bitconcatenate' 'lhs_771' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4746 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_410 = add i16 %lhs_771, i16 %r_V_743"   --->   Operation 4746 'add' 'ret_V_410' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4747 [1/3] (0.00ns) (grouped into DSP with root node ret_V_441)   --->   "%mul_ln1393_10 = mul i16 %zext_ln1393_71, i16 65461"   --->   Operation 4747 'mul' 'mul_ln1393_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4748 [1/1] (0.00ns)   --->   "%lhs_831 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %lhs_830, i6 0"   --->   Operation 4748 'bitconcatenate' 'lhs_831' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4749 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_441 = add i16 %lhs_831, i16 %mul_ln1393_10"   --->   Operation 4749 'add' 'ret_V_441' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 4750 [1/1] (0.00ns)   --->   "%zext_ln423_491 = zext i1 %and_ln414_6"   --->   Operation 4750 'zext' 'zext_ln423_491' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4751 [1/1] (0.00ns) (grouped into LUT with out node result_V_30)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_801, i32 6"   --->   Operation 4751 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4752 [1/1] (1.91ns)   --->   "%ans_V_17 = add i8 %trunc_ln864_485, i8 %zext_ln423_491"   --->   Operation 4752 'add' 'ans_V_17' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4753 [1/1] (0.00ns) (grouped into LUT with out node result_V_30)   --->   "%xor_ln141_6 = xor i1 %tmp_465, i1 %and_ln414_6" [Forward_propagation.cpp:141]   --->   Operation 4753 'xor' 'xor_ln141_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4754 [1/1] (0.00ns)   --->   "%lhs_903 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %result_V_29, i1 0"   --->   Operation 4754 'bitconcatenate' 'lhs_903' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4755 [1/1] (0.00ns)   --->   "%zext_ln1393_152 = zext i8 %ans_V_17"   --->   Operation 4755 'zext' 'zext_ln1393_152' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4756 [1/1] (1.63ns)   --->   "%ret_V_478 = add i11 %lhs_903, i11 %zext_ln1393_152"   --->   Operation 4756 'add' 'ret_V_478' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4757 [1/1] (0.00ns) (grouped into LUT with out node result_V_30)   --->   "%result_V_12 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V_478, i32 1, i32 10"   --->   Operation 4757 'partselect' 'result_V_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node result_V_30)   --->   "%zext_ln423_500 = zext i1 %xor_ln141_6"   --->   Operation 4758 'zext' 'zext_ln423_500' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4759 [1/1] (1.73ns) (out node of the LUT)   --->   "%result_V_30 = add i10 %result_V_12, i10 %zext_ln423_500"   --->   Operation 4759 'add' 'result_V_30' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.56>
ST_56 : Operation 4760 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_410 = add i16 %lhs_771, i16 %r_V_743"   --->   Operation 4760 'add' 'ret_V_410' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4761 [1/1] (0.00ns)   --->   "%trunc_ln864_415 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_410, i32 6, i32 15"   --->   Operation 4761 'partselect' 'trunc_ln864_415' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4762 [1/1] (0.00ns)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_410, i32 5"   --->   Operation 4762 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4763 [1/1] (0.00ns)   --->   "%zext_ln423_425 = zext i1 %tmp_392"   --->   Operation 4763 'zext' 'zext_ln423_425' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4764 [1/1] (0.00ns)   --->   "%trunc_ln423_40 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_410, i32 6, i32 14"   --->   Operation 4764 'partselect' 'trunc_ln423_40' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4765 [1/1] (0.00ns)   --->   "%zext_ln423_426 = zext i1 %tmp_392"   --->   Operation 4765 'zext' 'zext_ln423_426' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4766 [1/1] (1.73ns)   --->   "%h3_V_7 = add i10 %zext_ln423_425, i10 %trunc_ln864_415"   --->   Operation 4766 'add' 'h3_V_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4767 [1/1] (1.82ns)   --->   "%add_ln87_7 = add i9 %zext_ln423_426, i9 %trunc_ln423_40" [Forward_propagation.cpp:87]   --->   Operation 4767 'add' 'add_ln87_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4768 [1/1] (1.77ns)   --->   "%icmp_ln1695_35 = icmp_sgt  i10 %h3_V_7, i10 0"   --->   Operation 4768 'icmp' 'icmp_ln1695_35' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4769 [1/1] (0.96ns)   --->   "%h3_activ_V_18 = select i1 %icmp_ln1695_35, i9 %add_ln87_7, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4769 'select' 'h3_activ_V_18' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 4770 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_441 = add i16 %lhs_831, i16 %mul_ln1393_10"   --->   Operation 4770 'add' 'ret_V_441' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 4771 [1/1] (0.00ns)   --->   "%trunc_ln864_446 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_441, i32 6, i32 15"   --->   Operation 4771 'partselect' 'trunc_ln864_446' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4772 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %ret_V_441, i32 5"   --->   Operation 4772 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4773 [1/1] (0.00ns)   --->   "%zext_ln423_454 = zext i1 %tmp_419"   --->   Operation 4773 'zext' 'zext_ln423_454' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4774 [1/1] (0.00ns)   --->   "%trunc_ln423_42 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %ret_V_441, i32 6, i32 14"   --->   Operation 4774 'partselect' 'trunc_ln423_42' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4775 [1/1] (0.00ns)   --->   "%zext_ln423_455 = zext i1 %tmp_419"   --->   Operation 4775 'zext' 'zext_ln423_455' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4776 [1/1] (1.73ns)   --->   "%h3_V_9 = add i10 %zext_ln423_454, i10 %trunc_ln864_446"   --->   Operation 4776 'add' 'h3_V_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4777 [1/1] (1.82ns)   --->   "%add_ln87_8 = add i9 %zext_ln423_455, i9 %trunc_ln423_42" [Forward_propagation.cpp:87]   --->   Operation 4777 'add' 'add_ln87_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4778 [1/1] (1.77ns)   --->   "%icmp_ln1695_37 = icmp_sgt  i10 %h3_V_9, i10 0"   --->   Operation 4778 'icmp' 'icmp_ln1695_37' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4779 [1/1] (0.96ns)   --->   "%h3_activ_V_20 = select i1 %icmp_ln1695_37, i9 %add_ln87_8, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4779 'select' 'h3_activ_V_20' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 56> <Delay = 0.00>

State 58 <SV = 57> <Delay = 0.00>

State 59 <SV = 58> <Delay = 0.00>

State 60 <SV = 59> <Delay = 0.00>

State 61 <SV = 60> <Delay = 0.00>

State 62 <SV = 61> <Delay = 0.00>

State 63 <SV = 62> <Delay = 6.69>
ST_63 : Operation 4780 [1/1] (0.00ns)   --->   "%zext_ln1316_14 = zext i9 %h3_activ_V_18"   --->   Operation 4780 'zext' 'zext_ln1316_14' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4781 [1/1] (4.35ns)   --->   "%r_V_802 = mul i17 %zext_ln1316_14, i17 130959"   --->   Operation 4781 'mul' 'r_V_802' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4782 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_802, i32 16"   --->   Operation 4782 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4783 [1/1] (0.00ns)   --->   "%trunc_ln864_486 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %r_V_802, i32 6, i32 15"   --->   Operation 4783 'partselect' 'trunc_ln864_486' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_802, i32 5"   --->   Operation 4784 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4785 [1/1] (0.00ns)   --->   "%trunc_ln874_7 = trunc i17 %r_V_802"   --->   Operation 4785 'trunc' 'trunc_ln874_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4786 [1/1] (1.36ns)   --->   "%r_7 = icmp_ne  i5 %trunc_ln874_7, i5 0"   --->   Operation 4786 'icmp' 'r_7' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%or_ln414_2 = or i1 %p_Result_9, i1 %r_7"   --->   Operation 4787 'or' 'or_ln414_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4788 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln414_7 = and i1 %or_ln414_2, i1 %p_Result_10"   --->   Operation 4788 'and' 'and_ln414_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4789 [1/1] (0.00ns)   --->   "%shl_ln1319_135 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %h3_activ_V_19, i6 0"   --->   Operation 4789 'bitconcatenate' 'shl_ln1319_135' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4790 [1/1] (0.00ns)   --->   "%zext_ln1319_275 = zext i15 %shl_ln1319_135"   --->   Operation 4790 'zext' 'zext_ln1319_275' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4791 [1/1] (1.94ns)   --->   "%sub_ln1319_179 = sub i16 0, i16 %zext_ln1319_275"   --->   Operation 4791 'sub' 'sub_ln1319_179' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4792 [1/1] (0.00ns)   --->   "%zext_ln1316_16 = zext i9 %h3_activ_V_20"   --->   Operation 4792 'zext' 'zext_ln1316_16' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4793 [1/1] (4.35ns)   --->   "%r_V_804 = mul i16 %zext_ln1316_16, i16 65479"   --->   Operation 4793 'mul' 'r_V_804' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4794 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_9)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_804, i32 15"   --->   Operation 4794 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4795 [1/1] (0.00ns)   --->   "%trunc_ln864_488 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %r_V_804, i32 6, i32 15"   --->   Operation 4795 'partselect' 'trunc_ln864_488' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_9)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_804, i32 5"   --->   Operation 4796 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4797 [1/1] (0.00ns)   --->   "%trunc_ln874_9 = trunc i16 %r_V_804"   --->   Operation 4797 'trunc' 'trunc_ln874_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4798 [1/1] (1.36ns)   --->   "%r_9 = icmp_ne  i5 %trunc_ln874_9, i5 0"   --->   Operation 4798 'icmp' 'r_9' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_9)   --->   "%or_ln414_4 = or i1 %p_Result_13, i1 %r_9"   --->   Operation 4799 'or' 'or_ln414_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4800 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln414_9 = and i1 %or_ln414_4, i1 %p_Result_14"   --->   Operation 4800 'and' 'and_ln414_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.15>
ST_64 : Operation 4801 [1/1] (0.00ns)   --->   "%zext_ln423_7 = zext i1 %and_ln414_7"   --->   Operation 4801 'zext' 'zext_ln423_7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node result_V_31)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_802, i32 6"   --->   Operation 4802 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4803 [1/1] (1.73ns)   --->   "%ans_V_18 = add i10 %trunc_ln864_486, i10 %zext_ln423_7"   --->   Operation 4803 'add' 'ans_V_18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node result_V_31)   --->   "%xor_ln141_7 = xor i1 %tmp_468, i1 %and_ln414_7" [Forward_propagation.cpp:141]   --->   Operation 4804 'xor' 'xor_ln141_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4805 [1/1] (0.00ns)   --->   "%zext_ln1316_15 = zext i9 %h3_activ_V_19"   --->   Operation 4805 'zext' 'zext_ln1316_15' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln1319_98 = sext i16 %sub_ln1319_179"   --->   Operation 4806 'sext' 'sext_ln1319_98' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4807 [1/1] (2.07ns)   --->   "%r_V_803 = sub i17 %sext_ln1319_98, i17 %zext_ln1316_15"   --->   Operation 4807 'sub' 'r_V_803' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_8)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_803, i32 16"   --->   Operation 4808 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4809 [1/1] (0.00ns)   --->   "%trunc_ln864_487 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %r_V_803, i32 6, i32 15"   --->   Operation 4809 'partselect' 'trunc_ln864_487' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_8)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_803, i32 5"   --->   Operation 4810 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4811 [1/1] (0.00ns)   --->   "%trunc_ln874_8 = trunc i17 %r_V_803"   --->   Operation 4811 'trunc' 'trunc_ln874_8' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4812 [1/1] (1.36ns)   --->   "%r_8 = icmp_ne  i5 %trunc_ln874_8, i5 0"   --->   Operation 4812 'icmp' 'r_8' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_8)   --->   "%or_ln414_3 = or i1 %p_Result_11, i1 %r_8"   --->   Operation 4813 'or' 'or_ln414_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4814 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln414_8 = and i1 %or_ln414_3, i1 %p_Result_12"   --->   Operation 4814 'and' 'and_ln414_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4815 [1/1] (0.00ns)   --->   "%zext_ln423_8 = zext i1 %and_ln414_8"   --->   Operation 4815 'zext' 'zext_ln423_8' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4816 [1/1] (1.73ns)   --->   "%ans_V_19 = add i10 %trunc_ln864_487, i10 %zext_ln423_8"   --->   Operation 4816 'add' 'ans_V_19' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4817 [1/1] (0.00ns)   --->   "%lhs_905 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %result_V_30, i1 0"   --->   Operation 4817 'bitconcatenate' 'lhs_905' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4818 [1/1] (0.00ns)   --->   "%sext_ln1393_199 = sext i10 %ans_V_18"   --->   Operation 4818 'sext' 'sext_ln1393_199' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4819 [1/1] (1.63ns)   --->   "%ret_V_479 = add i11 %lhs_905, i11 %sext_ln1393_199"   --->   Operation 4819 'add' 'ret_V_479' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node result_V_31)   --->   "%result_V_14 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V_479, i32 1, i32 10"   --->   Operation 4820 'partselect' 'result_V_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4821 [1/1] (0.00ns) (grouped into LUT with out node result_V_31)   --->   "%zext_ln423_501 = zext i1 %xor_ln141_7"   --->   Operation 4821 'zext' 'zext_ln423_501' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4822 [1/1] (1.73ns) (out node of the LUT)   --->   "%result_V_31 = add i10 %result_V_14, i10 %zext_ln423_501"   --->   Operation 4822 'add' 'result_V_31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.74>
ST_65 : Operation 4823 [1/1] (0.96ns)   --->   "%h3_activ_V_22 = select i1 %icmp_ln1695_39, i9 %add_ln87_10, i9 0" [Forward_propagation.cpp:137]   --->   Operation 4823 'select' 'h3_activ_V_22' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 4824 [1/1] (0.00ns) (grouped into LUT with out node result_V_32)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_803, i32 6"   --->   Operation 4824 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node result_V_32)   --->   "%xor_ln141_8 = xor i1 %tmp_471, i1 %and_ln414_8" [Forward_propagation.cpp:141]   --->   Operation 4825 'xor' 'xor_ln141_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4826 [1/1] (0.00ns)   --->   "%zext_ln423_9 = zext i1 %and_ln414_9"   --->   Operation 4826 'zext' 'zext_ln423_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4827 [1/1] (0.00ns) (grouped into LUT with out node result_V_33)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %r_V_804, i32 6"   --->   Operation 4827 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4828 [1/1] (1.73ns)   --->   "%ans_V_20 = add i10 %trunc_ln864_488, i10 %zext_ln423_9"   --->   Operation 4828 'add' 'ans_V_20' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4829 [1/1] (0.00ns) (grouped into LUT with out node result_V_33)   --->   "%xor_ln141_9 = xor i1 %tmp_474, i1 %and_ln414_9" [Forward_propagation.cpp:141]   --->   Operation 4829 'xor' 'xor_ln141_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4830 [1/1] (0.00ns)   --->   "%zext_ln423_492 = zext i1 %and_ln414_10"   --->   Operation 4830 'zext' 'zext_ln423_492' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4831 [1/1] (1.91ns)   --->   "%ans_V_21 = add i8 %trunc_ln864_489, i8 %zext_ln423_492"   --->   Operation 4831 'add' 'ans_V_21' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4832 [1/1] (0.00ns)   --->   "%trunc_ln1319_12 = trunc i9 %h3_activ_V_22"   --->   Operation 4832 'trunc' 'trunc_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4833 [1/1] (0.00ns)   --->   "%trunc_ln1319_13 = trunc i9 %h3_activ_V_22"   --->   Operation 4833 'trunc' 'trunc_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4834 [1/1] (0.00ns)   --->   "%trunc_ln1319_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln1319_13, i5 0"   --->   Operation 4834 'bitconcatenate' 'trunc_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4835 [1/1] (1.82ns)   --->   "%add_ln1316_1 = add i6 %trunc_ln1319_9, i6 %trunc_ln1319_12"   --->   Operation 4835 'add' 'add_ln1316_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4836 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln1316_1, i32 5"   --->   Operation 4836 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4837 [1/1] (0.00ns)   --->   "%trunc_ln874_11 = trunc i9 %h3_activ_V_22"   --->   Operation 4837 'trunc' 'trunc_ln874_11' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4838 [1/1] (1.36ns)   --->   "%r_11 = icmp_ne  i5 %trunc_ln874_11, i5 0"   --->   Operation 4838 'icmp' 'r_11' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4839 [1/1] (0.97ns)   --->   "%and_ln414_11 = and i1 %r_11, i1 %p_Result_16"   --->   Operation 4839 'and' 'and_ln414_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4840 [1/1] (0.00ns)   --->   "%lhs_907 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %result_V_31, i1 0"   --->   Operation 4840 'bitconcatenate' 'lhs_907' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4841 [1/1] (0.00ns)   --->   "%sext_ln1393_200 = sext i10 %ans_V_19"   --->   Operation 4841 'sext' 'sext_ln1393_200' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4842 [1/1] (1.63ns)   --->   "%ret_V_480 = add i11 %lhs_907, i11 %sext_ln1393_200"   --->   Operation 4842 'add' 'ret_V_480' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node result_V_32)   --->   "%result_V_16 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V_480, i32 1, i32 10"   --->   Operation 4843 'partselect' 'result_V_16' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node result_V_32)   --->   "%zext_ln423_502 = zext i1 %xor_ln141_8"   --->   Operation 4844 'zext' 'zext_ln423_502' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4845 [1/1] (1.73ns) (out node of the LUT)   --->   "%result_V_32 = add i10 %result_V_16, i10 %zext_ln423_502"   --->   Operation 4845 'add' 'result_V_32' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4846 [1/1] (0.00ns)   --->   "%lhs_909 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %result_V_32, i1 0"   --->   Operation 4846 'bitconcatenate' 'lhs_909' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4847 [1/1] (0.00ns)   --->   "%sext_ln1393_201 = sext i10 %ans_V_20"   --->   Operation 4847 'sext' 'sext_ln1393_201' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4848 [1/1] (1.63ns)   --->   "%ret_V_481 = add i11 %lhs_909, i11 %sext_ln1393_201"   --->   Operation 4848 'add' 'ret_V_481' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node result_V_33)   --->   "%result_V_18 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V_481, i32 1, i32 10"   --->   Operation 4849 'partselect' 'result_V_18' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node result_V_33)   --->   "%zext_ln423_503 = zext i1 %xor_ln141_9"   --->   Operation 4850 'zext' 'zext_ln423_503' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4851 [1/1] (1.73ns) (out node of the LUT)   --->   "%result_V_33 = add i10 %result_V_18, i10 %zext_ln423_503"   --->   Operation 4851 'add' 'result_V_33' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.00>
ST_66 : Operation 4852 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 0"   --->   Operation 4852 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4853 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/directives.tcl:7]   --->   Operation 4853 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4854 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [Forward_propagation.cpp:9]   --->   Operation 4854 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4855 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 9, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4855 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4856 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 4856 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4857 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4857 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4858 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4858 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4859 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4859 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4860 [1/1] (0.00ns) (grouped into LUT with out node result_V_34)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %r_V_805, i32 6"   --->   Operation 4860 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node result_V_34)   --->   "%xor_ln141_10 = xor i1 %tmp_476, i1 %and_ln414_10" [Forward_propagation.cpp:141]   --->   Operation 4861 'xor' 'xor_ln141_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4862 [1/1] (0.00ns)   --->   "%zext_ln1316_18 = zext i9 %h3_activ_V_22"   --->   Operation 4862 'zext' 'zext_ln1316_18' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4863 [1/1] (0.00ns)   --->   "%shl_ln1319_136 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %h3_activ_V_22, i5 0"   --->   Operation 4863 'bitconcatenate' 'shl_ln1319_136' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4864 [1/1] (0.00ns)   --->   "%zext_ln1319_276 = zext i14 %shl_ln1319_136"   --->   Operation 4864 'zext' 'zext_ln1319_276' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4865 [1/1] (1.81ns)   --->   "%r_V_806 = add i15 %zext_ln1319_276, i15 %zext_ln1316_18"   --->   Operation 4865 'add' 'r_V_806' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4866 [1/1] (0.00ns)   --->   "%trunc_ln864_490 = partselect i9 @_ssdm_op_PartSelect.i9.i15.i32.i32, i15 %r_V_806, i32 6, i32 14"   --->   Operation 4866 'partselect' 'trunc_ln864_490' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4867 [1/1] (0.00ns)   --->   "%zext_ln423_493 = zext i1 %and_ln414_11"   --->   Operation 4867 'zext' 'zext_ln423_493' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node result_V_23)   --->   "%tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %r_V_806, i32 6"   --->   Operation 4868 'bitselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4869 [1/1] (1.82ns)   --->   "%ans_V_22 = add i9 %trunc_ln864_490, i9 %zext_ln423_493"   --->   Operation 4869 'add' 'ans_V_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node result_V_23)   --->   "%xor_ln141_11 = xor i1 %tmp_478, i1 %and_ln414_11" [Forward_propagation.cpp:141]   --->   Operation 4870 'xor' 'xor_ln141_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4871 [1/1] (0.00ns)   --->   "%lhs_911 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %result_V_33, i1 0"   --->   Operation 4871 'bitconcatenate' 'lhs_911' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4872 [1/1] (0.00ns)   --->   "%zext_ln1393_153 = zext i8 %ans_V_21"   --->   Operation 4872 'zext' 'zext_ln1393_153' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4873 [1/1] (1.63ns)   --->   "%ret_V_482 = add i11 %lhs_911, i11 %zext_ln1393_153"   --->   Operation 4873 'add' 'ret_V_482' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node result_V_34)   --->   "%result_V_20 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V_482, i32 1, i32 10"   --->   Operation 4874 'partselect' 'result_V_20' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node result_V_34)   --->   "%zext_ln423_504 = zext i1 %xor_ln141_10"   --->   Operation 4875 'zext' 'zext_ln423_504' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4876 [1/1] (1.73ns) (out node of the LUT)   --->   "%result_V_34 = add i10 %result_V_20, i10 %zext_ln423_504"   --->   Operation 4876 'add' 'result_V_34' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4877 [1/1] (0.00ns)   --->   "%lhs_913 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %result_V_34, i1 0"   --->   Operation 4877 'bitconcatenate' 'lhs_913' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4878 [1/1] (0.00ns)   --->   "%zext_ln1393_154 = zext i9 %ans_V_22"   --->   Operation 4878 'zext' 'zext_ln1393_154' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4879 [1/1] (1.63ns)   --->   "%ret_V_483 = add i11 %lhs_913, i11 %zext_ln1393_154"   --->   Operation 4879 'add' 'ret_V_483' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node result_V_23)   --->   "%result_V_22 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V_483, i32 1, i32 10"   --->   Operation 4880 'partselect' 'result_V_22' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node result_V_23)   --->   "%zext_ln423_505 = zext i1 %xor_ln141_11"   --->   Operation 4881 'zext' 'zext_ln423_505' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4882 [1/1] (1.73ns) (out node of the LUT)   --->   "%result_V_23 = add i10 %result_V_22, i10 %zext_ln423_505"   --->   Operation 4882 'add' 'result_V_23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4883 [1/1] (0.00ns)   --->   "%ret_ln161 = ret i10 %result_V_23" [Forward_propagation.cpp:161]   --->   Operation 4883 'ret' 'ret_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('X_read', Forward_propagation.cpp:25) on port 'X' (Forward_propagation.cpp:25) [11]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [13]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [13]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [13]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [13]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [13]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [13]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [13]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [14]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [15]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [16]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [17]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [18]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [19]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [20]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [21]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) [22]  (7.3 ns)

 <State 18>: 6.25ns
The critical path consists of the following:
	'mul' operation ('r.V') [376]  (4.17 ns)
	'add' operation ('ret.V') [379]  (2.08 ns)

 <State 19>: 7.09ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695_1') [222]  (1.77 ns)
	'select' operation ('h1_activ.V', Forward_propagation.cpp:107) [223]  (0.968 ns)
	'mul' operation ('r.V') [1310]  (4.35 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln1319_69') [1760]  (1.68 ns)
	'sub' operation ('r.V') [1762]  (1.81 ns)
	'add' operation ('ret.V') [1765]  (2.08 ns)
	'add' operation ('lhs') [1769]  (1.73 ns)

 <State 21>: 5.88ns
The critical path consists of the following:
	'add' operation ('ret.V') [1322]  (2.08 ns)
	'add' operation ('lhs') [1326]  (1.73 ns)
	'add' operation ('ret.V') [1332]  (2.08 ns)

 <State 22>: 5.88ns
The critical path consists of the following:
	'add' operation ('ret.V') [2557]  (2.08 ns)
	'add' operation ('lhs') [2561]  (1.73 ns)
	'add' operation ('ret.V') [2565]  (2.08 ns)

 <State 23>: 6.12ns
The critical path consists of the following:
	'add' operation of DSP[1426] ('ret.V') [1426]  (2.1 ns)
	'add' operation ('lhs') [1430]  (1.92 ns)
	'add' operation of DSP[1434] ('ret.V') [1434]  (2.1 ns)

 <State 24>: 6.99ns
The critical path consists of the following:
	'sub' operation ('sub_ln1319_53') [1565]  (1.64 ns)
	'sub' operation ('r.V') [1567]  (1.55 ns)
	'add' operation ('ret.V') [1570]  (2.08 ns)
	'add' operation ('lhs') [1574]  (1.73 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln1319_63') [1699]  (1.68 ns)
	'sub' operation ('r.V') [1701]  (1.81 ns)
	'add' operation ('ret.V') [1704]  (2.08 ns)
	'add' operation ('lhs') [1708]  (1.73 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln1319_73') [1822]  (1.68 ns)
	'sub' operation ('r.V') [1824]  (1.81 ns)
	'add' operation ('ret.V') [1827]  (2.08 ns)
	'add' operation ('lhs') [1831]  (1.73 ns)

 <State 27>: 5.91ns
The critical path consists of the following:
	'add' operation of DSP[2588] ('ret.V') [2588]  (2.1 ns)
	'add' operation ('lhs') [2592]  (1.73 ns)
	'add' operation ('ret.V') [2595]  (2.08 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln1319_44') [1398]  (1.68 ns)
	'sub' operation ('r.V') [1402]  (1.81 ns)
	'add' operation ('ret.V') [1405]  (2.08 ns)
	'add' operation ('lhs') [1409]  (1.73 ns)

 <State 29>: 7.22ns
The critical path consists of the following:
	'sub' operation ('r.V') [2515]  (1.64 ns)
	'add' operation ('ret.V') [2518]  (2.08 ns)
	'add' operation ('h2.V') [2524]  (1.73 ns)
	'icmp' operation ('icmp_ln1695_25') [2526]  (1.77 ns)

 <State 30>: 7.09ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695_16') [1639]  (1.77 ns)
	'select' operation ('h2_activ.V', Forward_propagation.cpp:122) [1640]  (0.968 ns)
	'mul' operation ('r.V') [2774]  (4.35 ns)

 <State 31>: 7.14ns
The critical path consists of the following:
	'add' operation ('add_ln86_6', Forward_propagation.cpp:86) [1850]  (1.82 ns)
	'select' operation ('h2_activ.V', Forward_propagation.cpp:122) [1852]  (0.968 ns)
	'mul' operation ('r.V') [2793]  (4.35 ns)

 <State 32>: 7.17ns
The critical path consists of the following:
	'sub' operation ('r.V') [4193]  (1.55 ns)
	'add' operation ('add_ln1393_449') [4194]  (1.68 ns)
	'add' operation ('lhs') [4199]  (1.87 ns)
	'add' operation ('ret.V') [4207]  (2.08 ns)

 <State 33>: 7.09ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695_24') [2436]  (1.77 ns)
	'select' operation ('h2_activ.V', Forward_propagation.cpp:122) [2437]  (0.968 ns)
	'mul' operation ('r.V') [3031]  (4.35 ns)

 <State 34>: 7.09ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695_23') [2339]  (1.77 ns)
	'select' operation ('h2_activ.V', Forward_propagation.cpp:122) [2340]  (0.968 ns)
	'mul' operation ('r.V') [3023]  (4.35 ns)

 <State 35>: 6.05ns
The critical path consists of the following:
	'add' operation of DSP[3681] ('ret.V') [3681]  (2.1 ns)
	'add' operation ('lhs') [3686]  (1.87 ns)
	'add' operation ('ret.V') [3691]  (2.08 ns)

 <State 36>: 5.88ns
The critical path consists of the following:
	'add' operation ('ret.V') [2777]  (2.08 ns)
	'add' operation ('lhs') [2781]  (1.73 ns)
	'add' operation ('ret.V') [2784]  (2.08 ns)

 <State 37>: 7.03ns
The critical path consists of the following:
	'sub' operation ('sub_ln1319_118') [3135]  (1.55 ns)
	'sub' operation ('r.V') [3137]  (1.68 ns)
	'add' operation ('ret.V') [3140]  (2.08 ns)
	'add' operation ('lhs') [3144]  (1.73 ns)

 <State 38>: 5.88ns
The critical path consists of the following:
	'add' operation ('ret.V') [2811]  (2.08 ns)
	'add' operation ('lhs') [2815]  (1.73 ns)
	'add' operation ('ret.V') [2823]  (2.08 ns)

 <State 39>: 5.88ns
The critical path consists of the following:
	'add' operation ('ret.V') [3286]  (2.08 ns)
	'add' operation ('lhs') [3290]  (1.73 ns)
	'add' operation ('ret.V') [3294]  (2.08 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln1319_164') [4135]  (1.68 ns)
	'sub' operation ('r.V') [4137]  (1.81 ns)
	'add' operation ('ret.V') [4140]  (2.08 ns)
	'add' operation ('lhs') [4144]  (1.73 ns)

 <State 41>: 5.98ns
The critical path consists of the following:
	'sub' operation ('r.V') [3895]  (3.9 ns)
	'add' operation ('ret.V') [3897]  (2.08 ns)

 <State 42>: 5.88ns
The critical path consists of the following:
	'add' operation ('ret.V') [3203]  (2.08 ns)
	'add' operation ('lhs') [3207]  (1.73 ns)
	'add' operation ('ret.V') [3213]  (2.08 ns)

 <State 43>: 6.55ns
The critical path consists of the following:
	'add' operation ('ret.V') [2904]  (2.08 ns)
	'add' operation ('h3.V') [2910]  (1.73 ns)
	'icmp' operation ('icmp_ln1695_28') [2912]  (1.77 ns)
	'select' operation ('h3_activ.V', Forward_propagation.cpp:137) [2913]  (0.968 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'sub' operation ('r.V') [3063]  (1.68 ns)
	'add' operation ('ret.V') [3066]  (2.08 ns)
	'add' operation ('h3.V') [3072]  (1.73 ns)
	'icmp' operation ('icmp_ln1695_29') [3074]  (1.77 ns)

 <State 45>: 7.09ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1695_31') [3372]  (1.77 ns)
	'select' operation ('h3_activ.V', Forward_propagation.cpp:137) [3373]  (0.968 ns)
	'mul' operation ('r.V') [4500]  (4.35 ns)

 <State 46>: 7.2ns
The critical path consists of the following:
	'add' operation ('ret.V') [4625]  (1.82 ns)
	'add' operation ('result.V') [4628]  (1.82 ns)
	'add' operation ('ret.V') [4631]  (1.73 ns)
	'add' operation ('result.V') [4634]  (1.82 ns)

 <State 47>: 6.83ns
The critical path consists of the following:
	'add' operation ('ret.V') [4638]  (1.73 ns)
	'add' operation ('result.V') [4641]  (1.73 ns)
	'add' operation ('ret.V') [4644]  (1.64 ns)
	'add' operation ('result.V') [4647]  (1.73 ns)

 <State 48>: 5.54ns
The critical path consists of the following:
	'add' operation ('lhs') [4051]  (1.73 ns)
	'add' operation ('ret.V') [4055]  (2.08 ns)
	'add' operation ('lhs') [4059]  (1.73 ns)

 <State 49>: 4.82ns
The critical path consists of the following:
	'sub' operation ('ret.V') [4063]  (2.08 ns)
	'icmp' operation ('icmp_ln1695_36') [4066]  (1.77 ns)
	'select' operation ('h3_activ.V', Forward_propagation.cpp:137) [4067]  (0.968 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 6.69ns
The critical path consists of the following:
	'mul' operation ('r.V') [4524]  (4.35 ns)
	'icmp' operation ('r') [4529]  (1.36 ns)
	'or' operation ('or_ln414_1') [4530]  (0 ns)
	'and' operation ('qb') [4531]  (0.978 ns)

 <State 54>: 5.1ns
The critical path consists of the following:
	'add' operation ('ans.V') [4534]  (1.73 ns)
	'add' operation ('ret.V') [4650]  (1.64 ns)
	'add' operation ('result.V') [4653]  (1.73 ns)

 <State 55>: 5.29ns
The critical path consists of the following:
	'add' operation ('ans.V') [4545]  (1.92 ns)
	'add' operation ('ret.V') [4656]  (1.64 ns)
	'add' operation ('result.V') [4659]  (1.73 ns)

 <State 56>: 6.57ns
The critical path consists of the following:
	'add' operation of DSP[3933] ('ret.V') [3933]  (2.1 ns)
	'add' operation ('h3.V') [3939]  (1.73 ns)
	'icmp' operation ('icmp_ln1695_35') [3941]  (1.77 ns)
	'select' operation ('h3_activ.V', Forward_propagation.cpp:137) [3942]  (0.968 ns)

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 6.69ns
The critical path consists of the following:
	'mul' operation ('r.V') [4548]  (4.35 ns)
	'icmp' operation ('r') [4553]  (1.36 ns)
	'or' operation ('or_ln414_2') [4554]  (0 ns)
	'and' operation ('qb') [4555]  (0.978 ns)

 <State 64>: 6.15ns
The critical path consists of the following:
	'sub' operation ('r.V') [4565]  (2.08 ns)
	'icmp' operation ('r') [4570]  (1.36 ns)
	'or' operation ('or_ln414_3') [4571]  (0 ns)
	'and' operation ('qb') [4572]  (0.978 ns)
	'add' operation ('ans.V') [4575]  (1.73 ns)

 <State 65>: 6.74ns
The critical path consists of the following:
	'add' operation ('ret.V') [4668]  (1.64 ns)
	'add' operation ('result.V') [4671]  (1.73 ns)
	'add' operation ('ret.V') [4674]  (1.64 ns)
	'add' operation ('result.V') [4677]  (1.73 ns)

 <State 66>: 7ns
The critical path consists of the following:
	'add' operation ('r.V') [4607]  (1.81 ns)
	'add' operation ('ans.V') [4616]  (1.82 ns)
	'add' operation ('ret.V') [4686]  (1.64 ns)
	'add' operation ('result.V') [4689]  (1.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
