--- verilog_synth
+++ uhdm_synth
@@ -1,15 +1,15 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-24.10" *)
+(* top =  1  *)
 module carryadd(a, b, y);
-(* src = "dut.sv:5.19-5.20" *)
+(* src = "dut.sv:1.17-1.18" *)
 input [7:0] a;
 wire [7:0] a;
-(* src = "dut.sv:5.22-5.23" *)
+(* src = "dut.sv:1.20-1.21" *)
 input [7:0] b;
 wire [7:0] b;
-(* src = "dut.sv:6.20-6.21" *)
+(* src = "dut.sv:1.23-1.24" *)
 output [7:0] y;
 wire [7:0] y;
 wire _00_;
@@ -44,53 +44,29 @@
 wire _29_;
 wire _30_;
 wire _31_;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[0].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[0].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[0].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[1].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[1].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[1].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[2].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[2].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[2].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[3].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[3].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[3].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[4].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[4].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[4].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[5].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[5].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[5].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[6].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[6].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[6].Y ;
-(* src = "dut.sv:11.8-11.11" *)
 wire \STAGE[7].IN1 ;
-(* src = "dut.sv:11.20-11.23" *)
 wire \STAGE[7].IN2 ;
-(* src = "dut.sv:12.11-12.12" *)
 wire \STAGE[7].Y ;
 \$_XOR_  _32_ (
 .A(b[0]),
