head	1.4;
access;
symbols
	binutils-2_24-branch:1.4.0.26
	binutils-2_24-branchpoint:1.4
	binutils-2_21_1:1.4
	binutils-2_23_2:1.4
	binutils-2_23_1:1.4
	binutils-2_23:1.4
	binutils-2_23-branch:1.4.0.24
	binutils-2_23-branchpoint:1.4
	binutils-2_22_branch:1.4.0.22
	binutils-2_22:1.4
	binutils-2_22-branch:1.4.0.20
	binutils-2_22-branchpoint:1.4
	binutils-2_21:1.4
	binutils-2_21-branch:1.4.0.18
	binutils-2_21-branchpoint:1.4
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.4.0.16
	binutils-arc-20081103-branchpoint:1.4
	binutils-2_20-branch:1.4.0.14
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.4.0.12
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.4.0.10
	arc-20081103-branchpoint:1.4
	binutils-2_19_1:1.4
	binutils-2_19:1.4
	binutils-2_19-branch:1.4.0.8
	binutils-2_19-branchpoint:1.4
	binutils-2_18:1.4
	binutils-2_18-branch:1.4.0.6
	binutils-2_18-branchpoint:1.4
	binutils-csl-coldfire-4_1-32:1.4
	binutils-csl-sourcerygxx-4_1-32:1.4
	binutils-csl-innovasic-fido-3_4_4-33:1.4
	binutils-csl-sourcerygxx-3_4_4-32:1.3.2.1
	binutils-csl-coldfire-4_1-30:1.4
	binutils-csl-sourcerygxx-4_1-30:1.4
	binutils-csl-coldfire-4_1-28:1.4
	binutils-csl-sourcerygxx-4_1-29:1.4
	binutils-csl-sourcerygxx-4_1-28:1.4
	binutils-csl-arm-2006q3-27:1.4
	binutils-csl-sourcerygxx-4_1-27:1.4
	binutils-csl-arm-2006q3-26:1.4
	binutils-csl-sourcerygxx-4_1-26:1.4
	binutils-csl-sourcerygxx-4_1-25:1.4
	binutils-csl-sourcerygxx-4_1-24:1.4
	binutils-csl-sourcerygxx-4_1-23:1.4
	binutils-csl-sourcerygxx-4_1-21:1.4
	binutils-csl-arm-2006q3-21:1.4
	binutils-csl-sourcerygxx-4_1-22:1.4
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.4
	binutils-csl-sourcerygxx-4_1-20:1.4
	binutils-csl-arm-2006q3-19:1.4
	binutils-csl-sourcerygxx-4_1-19:1.4
	binutils-csl-sourcerygxx-4_1-18:1.4
	binutils-csl-renesas-4_1-9:1.4
	binutils-csl-sourcerygxx-3_4_4-25:1.3.2.1
	binutils-csl-renesas-4_1-8:1.4
	binutils-csl-renesas-4_1-7:1.4
	binutils-csl-renesas-4_1-6:1.4
	binutils-csl-sourcerygxx-4_1-17:1.4
	binutils-csl-sourcerygxx-4_1-14:1.4
	binutils-csl-sourcerygxx-4_1-15:1.4
	binutils-csl-sourcerygxx-4_1-13:1.4
	binutils-2_17:1.4
	binutils-csl-sourcerygxx-4_1-12:1.4
	binutils-csl-sourcerygxx-3_4_4-21:1.4
	binutils-csl-wrs-linux-3_4_4-24:1.3.2.1
	binutils-csl-wrs-linux-3_4_4-23:1.3.2.1
	binutils-csl-sourcerygxx-4_1-9:1.4
	binutils-csl-sourcerygxx-4_1-8:1.4
	binutils-csl-sourcerygxx-4_1-7:1.4
	binutils-csl-arm-2006q1-6:1.4
	binutils-csl-sourcerygxx-4_1-6:1.4
	binutils-csl-wrs-linux-3_4_4-22:1.3.2.1
	binutils-csl-coldfire-4_1-11:1.4
	binutils-csl-sourcerygxx-3_4_4-19:1.4
	binutils-csl-coldfire-4_1-10:1.4
	binutils-csl-sourcerygxx-4_1-5:1.4
	binutils-csl-sourcerygxx-4_1-4:1.4
	binutils-csl-wrs-linux-3_4_4-21:1.3.2.1
	binutils-csl-morpho-4_1-4:1.4
	binutils-csl-sourcerygxx-3_4_4-17:1.4
	binutils-csl-wrs-linux-3_4_4-20:1.3.2.1
	binutils-2_17-branch:1.4.0.4
	binutils-2_17-branchpoint:1.4
	binutils-csl-2_17-branch:1.4.0.2
	binutils-csl-2_17-branchpoint:1.4
	binutils-csl-gxxpro-3_4-branch:1.3.2.1.0.4
	binutils-csl-gxxpro-3_4-branchpoint:1.3.2.1
	binutils-2_16_1:1.3.2.1
	binutils-csl-arm-2005q1b:1.3.2.1
	binutils-2_16:1.3.2.1
	binutils-csl-arm-2005q1a:1.3.2.1
	binutils-csl-arm-2005q1-branch:1.3.2.1.0.2
	binutils-csl-arm-2005q1-branchpoint:1.3.2.1
	binutils-2_16-branch:1.3.0.2
	binutils-2_16-branchpoint:1.3
	csl-arm-2004-q3d:1.3
	csl-arm-2004-q3:1.3
	binutils-2_15:1.2
	binutils-2_15-branchpoint:1.2
	csl-arm-2004-q1a:1.3
	csl-arm-2004-q1:1.2
	binutils-2_15-branch:1.2.0.4
	cagney_bfdfile-20040213-branch:1.2.0.2
	cagney_bfdfile-20040213-branchpoint:1.2
	cagney_bigcore-20040122-branch:1.1.0.2
	cagney_bigcore-20040122-branchpoint:1.1
	binutils_latest_snapshot:1.4;
locks; strict;
comment	@# @;


1.4
date	2005.03.09.09.35.00;	author rsandifo;	state Exp;
branches;
next	1.3;

1.3
date	2004.04.22.18.13.56;	author ths;	state Exp;
branches
	1.3.2.1;
next	1.2;

1.2
date	2004.01.25.03.01.42;	author cgd;	state Exp;
branches;
next	1.1;

1.1
date	2004.01.14.18.01.09;	author macro;	state Exp;
branches;
next	;

1.3.2.1
date	2005.03.09.09.50.16;	author rsandifo;	state Exp;
branches;
next	;


desc
@@


1.4
log
@	* config/tc-mips.c (append_insn): Remove cop_interlocks test from
	branch delay code.
@
text
@#objdump: -dr --prefix-addresses -mmips:6000
#name: MIPS2 branch relaxation with swapping
#as: -32 -mips2 -KPIC -relax-branch
#source: relax-swap1.s
#stderr: relax-swap1.l

.*: +file format .*mips.*

Disassembly of section \.text:
0+0000 <[^>]*> b	00000000 <foo>
0+0004 <[^>]*> move	v0,a0
0+0008 <[^>]*> lw	at,2\(gp\)
[ 	]*8: R_MIPS_GOT16	\.text
0+000c <[^>]*> addiu	at,at,860
[ 	]*c: R_MIPS_LO16	\.text
0+0010 <[^>]*> jr	at
0+0014 <[^>]*> move	v0,a0
0+0018 <[^>]*> b	00000000 <foo>
0+001c <[^>]*> lw	v0,0\(a0\)
0+0020 <[^>]*> lw	at,2\(gp\)
[ 	]*20: R_MIPS_GOT16	\.text
0+0024 <[^>]*> addiu	at,at,860
[ 	]*24: R_MIPS_LO16	\.text
0+0028 <[^>]*> jr	at
0+002c <[^>]*> lw	v0,0\(a0\)
0+0030 <[^>]*> b	00000000 <foo>
0+0034 <[^>]*> sw	v0,0\(a0\)
0+0038 <[^>]*> lw	at,2\(gp\)
[ 	]*38: R_MIPS_GOT16	\.text
0+003c <[^>]*> addiu	at,at,860
[ 	]*3c: R_MIPS_LO16	\.text
0+0040 <[^>]*> jr	at
0+0044 <[^>]*> sw	v0,0\(a0\)
0+0048 <[^>]*> move	v0,a0
0+004c <[^>]*> beq	v0,v1,00000000 <foo>
0+0050 <[^>]*> nop
0+0054 <[^>]*> move	v0,a0
0+0058 <[^>]*> bne	v0,v1,0000006c <foo\+0x6c>
0+005c <[^>]*> nop
0+0060 <[^>]*> lw	at,2\(gp\)
[ 	]*60: R_MIPS_GOT16	\.text
0+0064 <[^>]*> addiu	at,at,860
[ 	]*64: R_MIPS_LO16	\.text
0+0068 <[^>]*> jr	at
0+006c <[^>]*> nop
0+0070 <[^>]*> beq	a0,a1,00000000 <foo>
0+0074 <[^>]*> move	v0,a0
0+0078 <[^>]*> bne	a0,a1,0000008c <foo\+0x8c>
0+007c <[^>]*> nop
0+0080 <[^>]*> lw	at,2\(gp\)
[ 	]*80: R_MIPS_GOT16	\.text
0+0084 <[^>]*> addiu	at,at,860
[ 	]*84: R_MIPS_LO16	\.text
0+0088 <[^>]*> jr	at
0+008c <[^>]*> move	v0,a0
0+0090 <[^>]*> addiu	v0,a0,1
0+0094 <[^>]*> beq	v0,v1,00000000 <foo>
0+0098 <[^>]*> nop
0+009c <[^>]*> addiu	v0,a0,1
0+00a0 <[^>]*> bne	v0,v1,000000b4 <foo\+0xb4>
0+00a4 <[^>]*> nop
0+00a8 <[^>]*> lw	at,2\(gp\)
[ 	]*a8: R_MIPS_GOT16	\.text
0+00ac <[^>]*> addiu	at,at,860
[ 	]*ac: R_MIPS_LO16	\.text
0+00b0 <[^>]*> jr	at
0+00b4 <[^>]*> nop
0+00b8 <[^>]*> beq	a0,a1,00000000 <foo>
0+00bc <[^>]*> addiu	v0,a0,1
0+00c0 <[^>]*> bne	a0,a1,000000d4 <foo\+0xd4>
0+00c4 <[^>]*> nop
0+00c8 <[^>]*> lw	at,2\(gp\)
[ 	]*c8: R_MIPS_GOT16	\.text
0+00cc <[^>]*> addiu	at,at,860
[ 	]*cc: R_MIPS_LO16	\.text
0+00d0 <[^>]*> jr	at
0+00d4 <[^>]*> addiu	v0,a0,1
0+00d8 <[^>]*> lw	v0,0\(a0\)
0+00dc <[^>]*> beq	v0,v1,00000000 <foo>
0+00e0 <[^>]*> nop
0+00e4 <[^>]*> lw	v0,0\(a0\)
0+00e8 <[^>]*> bne	v0,v1,000000fc <foo\+0xfc>
0+00ec <[^>]*> nop
0+00f0 <[^>]*> lw	at,2\(gp\)
[ 	]*f0: R_MIPS_GOT16	\.text
0+00f4 <[^>]*> addiu	at,at,860
[ 	]*f4: R_MIPS_LO16	\.text
0+00f8 <[^>]*> jr	at
0+00fc <[^>]*> nop
0+0100 <[^>]*> beq	a0,a1,00000000 <foo>
0+0104 <[^>]*> lw	v0,0\(a0\)
0+0108 <[^>]*> bne	a0,a1,0000011c <foo\+0x11c>
0+010c <[^>]*> nop
0+0110 <[^>]*> lw	at,2\(gp\)
[ 	]*110: R_MIPS_GOT16	\.text
0+0114 <[^>]*> addiu	at,at,860
[ 	]*114: R_MIPS_LO16	\.text
0+0118 <[^>]*> jr	at
0+011c <[^>]*> lw	v0,0\(a0\)
0+0120 <[^>]*> beq	v0,v1,00000000 <foo>
0+0124 <[^>]*> sw	v0,0\(a0\)
0+0128 <[^>]*> bne	v0,v1,0000013c <foo\+0x13c>
0+012c <[^>]*> nop
0+0130 <[^>]*> lw	at,2\(gp\)
[ 	]*130: R_MIPS_GOT16	\.text
0+0134 <[^>]*> addiu	at,at,860
[ 	]*134: R_MIPS_LO16	\.text
0+0138 <[^>]*> jr	at
0+013c <[^>]*> sw	v0,0\(a0\)
0+0140 <[^>]*> beq	a0,a1,00000000 <foo>
0+0144 <[^>]*> sw	v0,0\(a0\)
0+0148 <[^>]*> bne	a0,a1,0000015c <foo\+0x15c>
0+014c <[^>]*> nop
0+0150 <[^>]*> lw	at,2\(gp\)
[ 	]*150: R_MIPS_GOT16	\.text
0+0154 <[^>]*> addiu	at,at,860
[ 	]*154: R_MIPS_LO16	\.text
0+0158 <[^>]*> jr	at
0+015c <[^>]*> sw	v0,0\(a0\)
0+0160 <[^>]*> mfc1	v0,\$f0
0+0164 <[^>]*> move	a2,a3
0+0168 <[^>]*> beq	v0,v1,00000000 <foo>
0+016c <[^>]*> nop
0+0170 <[^>]*> mfc1	v0,\$f0
0+0174 <[^>]*> move	a2,a3
0+0178 <[^>]*> bne	v0,v1,0000018c <foo\+0x18c>
0+017c <[^>]*> nop
0+0180 <[^>]*> lw	at,2\(gp\)
[ 	]*180: R_MIPS_GOT16	\.text
0+0184 <[^>]*> addiu	at,at,860
[ 	]*184: R_MIPS_LO16	\.text
0+0188 <[^>]*> jr	at
0+018c <[^>]*> nop
0+0190 <[^>]*> mfc1	v0,\$f0
0+0194 <[^>]*> beq	a0,a1,00000000 <foo>
0+0198 <[^>]*> move	a2,a3
0+019c <[^>]*> mfc1	v0,\$f0
0+01a0 <[^>]*> bne	a0,a1,000001b4 <foo\+0x1b4>
0+01a4 <[^>]*> nop
0+01a8 <[^>]*> lw	at,2\(gp\)
[ 	]*1a8: R_MIPS_GOT16	\.text
0+01ac <[^>]*> addiu	at,at,860
[ 	]*1ac: R_MIPS_LO16	\.text
0+01b0 <[^>]*> jr	at
0+01b4 <[^>]*> move	a2,a3
0+01b8 <[^>]*> bc1t	00000000 <foo>
0+01bc <[^>]*> move	v0,a0
0+01c0 <[^>]*> bc1f	000001d4 <foo\+0x1d4>
0+01c4 <[^>]*> nop
0+01c8 <[^>]*> lw	at,2\(gp\)
[ 	]*1c8: R_MIPS_GOT16	\.text
0+01cc <[^>]*> addiu	at,at,860
[ 	]*1cc: R_MIPS_LO16	\.text
0+01d0 <[^>]*> jr	at
0+01d4 <[^>]*> move	v0,a0
0+01d8 <[^>]*> move	v0,a0
0+01dc <[^>]*> b	00000000 <foo>
0+01e0 <[^>]*> nop
0+01e4 <[^>]*> move	v0,a0
0+01e8 <[^>]*> lw	at,2\(gp\)
[ 	]*1e8: R_MIPS_GOT16	\.text
0+01ec <[^>]*> addiu	at,at,860
[ 	]*1ec: R_MIPS_LO16	\.text
0+01f0 <[^>]*> jr	at
0+01f4 <[^>]*> nop
0+01f8 <[^>]*> move	v0,a0
0+01fc <[^>]*> b	00000000 <foo>
0+0200 <[^>]*> nop
0+0204 <[^>]*> move	v0,a0
0+0208 <[^>]*> lw	at,2\(gp\)
[ 	]*208: R_MIPS_GOT16	\.text
0+020c <[^>]*> addiu	at,at,860
[ 	]*20c: R_MIPS_LO16	\.text
0+0210 <[^>]*> jr	at
0+0214 <[^>]*> nop
0+0218 <[^>]*> move	a2,a3
0+021c <[^>]*> move	v0,a0
0+0220 <[^>]*> b	00000000 <foo>
0+0224 <[^>]*> nop
0+0228 <[^>]*> move	a2,a3
0+022c <[^>]*> move	v0,a0
0+0230 <[^>]*> lw	at,2\(gp\)
[ 	]*230: R_MIPS_GOT16	\.text
0+0234 <[^>]*> addiu	at,at,860
[ 	]*234: R_MIPS_LO16	\.text
0+0238 <[^>]*> jr	at
0+023c <[^>]*> nop
0+0240 <[^>]*> lw	at,0\(gp\)
[ 	]*240: R_MIPS_GOT16	\.text
0+0244 <[^>]*> addiu	at,at,588
[ 	]*244: R_MIPS_LO16	\.text
0+0248 <[^>]*> sw	v0,0\(at\)
0+024c <[^>]*> b	00000000 <foo>
0+0250 <[^>]*> nop
0+0254 <[^>]*> lw	at,0\(gp\)
[ 	]*254: R_MIPS_GOT16	\.text
0+0258 <[^>]*> addiu	at,at,608
[ 	]*258: R_MIPS_LO16	\.text
0+025c <[^>]*> sw	v0,0\(at\)
0+0260 <[^>]*> lw	at,2\(gp\)
[ 	]*260: R_MIPS_GOT16	\.text
0+0264 <[^>]*> addiu	at,at,860
[ 	]*264: R_MIPS_LO16	\.text
0+0268 <[^>]*> jr	at
0+026c <[^>]*> nop
0+0270 <[^>]*> b	00000000 <foo>
0+0274 <[^>]*> lwc1	\$f0,0\(a0\)
0+0278 <[^>]*> lw	at,2\(gp\)
[ 	]*278: R_MIPS_GOT16	\.text
0+027c <[^>]*> addiu	at,at,860
[ 	]*27c: R_MIPS_LO16	\.text
0+0280 <[^>]*> jr	at
0+0284 <[^>]*> lwc1	\$f0,0\(a0\)
0+0288 <[^>]*> cfc1	v0,\$31
0+028c <[^>]*> b	00000000 <foo>
0+0290 <[^>]*> nop
0+0294 <[^>]*> cfc1	v0,\$31
0+0298 <[^>]*> lw	at,2\(gp\)
[ 	]*298: R_MIPS_GOT16	\.text
0+029c <[^>]*> addiu	at,at,860
[ 	]*29c: R_MIPS_LO16	\.text
0+02a0 <[^>]*> jr	at
0+02a4 <[^>]*> nop
0+02a8 <[^>]*> ctc1	v0,\$31
0+02ac <[^>]*> b	00000000 <foo>
0+02b0 <[^>]*> nop
0+02b4 <[^>]*> ctc1	v0,\$31
0+02b8 <[^>]*> lw	at,2\(gp\)
[ 	]*2b8: R_MIPS_GOT16	\.text
0+02bc <[^>]*> addiu	at,at,860
[ 	]*2bc: R_MIPS_LO16	\.text
0+02c0 <[^>]*> jr	at
0+02c4 <[^>]*> nop
0+02c8 <[^>]*> mtc1	v0,\$f31
0+02cc <[^>]*> b	00000000 <foo>
0+02d0 <[^>]*> nop
0+02d4 <[^>]*> mtc1	v0,\$f31
0+02d8 <[^>]*> lw	at,2\(gp\)
[ 	]*2d8: R_MIPS_GOT16	\.text
0+02dc <[^>]*> addiu	at,at,860
[ 	]*2dc: R_MIPS_LO16	\.text
0+02e0 <[^>]*> jr	at
0+02e4 <[^>]*> nop
0+02e8 <[^>]*> mfhi	v0
0+02ec <[^>]*> b	00000000 <foo>
0+02f0 <[^>]*> nop
0+02f4 <[^>]*> mfhi	v0
0+02f8 <[^>]*> lw	at,2\(gp\)
[ 	]*2f8: R_MIPS_GOT16	\.text
0+02fc <[^>]*> addiu	at,at,860
[ 	]*2fc: R_MIPS_LO16	\.text
0+0300 <[^>]*> jr	at
0+0304 <[^>]*> nop
0+0308 <[^>]*> move	v0,a0
0+030c <[^>]*> jr	v0
0+0310 <[^>]*> nop
0+0314 <[^>]*> jr	a0
0+0318 <[^>]*> move	v0,a0
0+031c <[^>]*> move	v0,a0
0+0320 <[^>]*> jalr	v0
0+0324 <[^>]*> nop
0+0328 <[^>]*> jalr	a0
0+032c <[^>]*> move	v0,a0
0+0330 <[^>]*> move	v0,ra
0+0334 <[^>]*> jalr	v1
0+0338 <[^>]*> nop
0+033c <[^>]*> move	ra,a0
0+0340 <[^>]*> jalr	a1
0+0344 <[^>]*> nop
0+0348 <[^>]*> jalr	v0,v1
0+034c <[^>]*> move	ra,a0
0+0350 <[^>]*> move	v0,ra
0+0354 <[^>]*> jalr	v0,v1
0+0358 <[^>]*> nop
	\.\.\.
	\.\.\.
@


1.3
log
@* config/tc-mips.c (load_delay_nop): New function.
(load_address, macro): Use load_delay_nop() to build a nop
which can be omitted with gpr_interlocks.

* gas/mips/lb-xgot-ilocks.d: Remove nops in load delay slot.
* gas/mips/mips-abi32-pic.d: Likewise.
* gas/mips/mips-abi32-pic2.d: Likewise.
* gas/mips/mips-gp32-fp32-pic.d: Likewise.
* gas/mips/mips-gp32-fp64-pic.d: Likewise.
* gas/mips/mips-gp64-fp32-pic.d: Likewise.
* gas/mips/mips-gp64-fp64-pic.d: Likewise.
* gas/mips/relax-swap1-mips2.d: Likewise.
* gas/mips/lb-svr4pic-ilocks.d: New test.
* gas/mips/mips.exp: Run it.
@
text
@d14 1
a14 1
0+000c <[^>]*> addiu	at,at,868
d22 1
a22 1
0+0024 <[^>]*> addiu	at,at,868
d30 1
a30 1
0+003c <[^>]*> addiu	at,at,868
d42 1
a42 1
0+0064 <[^>]*> addiu	at,at,868
d52 1
a52 1
0+0084 <[^>]*> addiu	at,at,868
d64 1
a64 1
0+00ac <[^>]*> addiu	at,at,868
d74 1
a74 1
0+00cc <[^>]*> addiu	at,at,868
d86 1
a86 1
0+00f4 <[^>]*> addiu	at,at,868
d96 1
a96 1
0+0114 <[^>]*> addiu	at,at,868
d106 1
a106 1
0+0134 <[^>]*> addiu	at,at,868
d116 1
a116 1
0+0154 <[^>]*> addiu	at,at,868
d130 1
a130 1
0+0184 <[^>]*> addiu	at,at,868
d142 1
a142 1
0+01ac <[^>]*> addiu	at,at,868
d146 129
a274 131
0+01b8 <[^>]*> move	v0,a0
0+01bc <[^>]*> bc1t	00000000 <foo>
0+01c0 <[^>]*> nop
0+01c4 <[^>]*> move	v0,a0
0+01c8 <[^>]*> bc1f	000001dc <foo\+0x1dc>
0+01cc <[^>]*> nop
0+01d0 <[^>]*> lw	at,2\(gp\)
[ 	]*1d0: R_MIPS_GOT16	\.text
0+01d4 <[^>]*> addiu	at,at,868
[ 	]*1d4: R_MIPS_LO16	\.text
0+01d8 <[^>]*> jr	at
0+01dc <[^>]*> nop
0+01e0 <[^>]*> move	v0,a0
0+01e4 <[^>]*> b	00000000 <foo>
0+01e8 <[^>]*> nop
0+01ec <[^>]*> move	v0,a0
0+01f0 <[^>]*> lw	at,2\(gp\)
[ 	]*1f0: R_MIPS_GOT16	\.text
0+01f4 <[^>]*> addiu	at,at,868
[ 	]*1f4: R_MIPS_LO16	\.text
0+01f8 <[^>]*> jr	at
0+01fc <[^>]*> nop
0+0200 <[^>]*> move	v0,a0
0+0204 <[^>]*> b	00000000 <foo>
0+0208 <[^>]*> nop
0+020c <[^>]*> move	v0,a0
0+0210 <[^>]*> lw	at,2\(gp\)
[ 	]*210: R_MIPS_GOT16	\.text
0+0214 <[^>]*> addiu	at,at,868
[ 	]*214: R_MIPS_LO16	\.text
0+0218 <[^>]*> jr	at
0+021c <[^>]*> nop
0+0220 <[^>]*> move	a2,a3
0+0224 <[^>]*> move	v0,a0
0+0228 <[^>]*> b	00000000 <foo>
0+022c <[^>]*> nop
0+0230 <[^>]*> move	a2,a3
0+0234 <[^>]*> move	v0,a0
0+0238 <[^>]*> lw	at,2\(gp\)
[ 	]*238: R_MIPS_GOT16	\.text
0+023c <[^>]*> addiu	at,at,868
[ 	]*23c: R_MIPS_LO16	\.text
0+0240 <[^>]*> jr	at
0+0244 <[^>]*> nop
0+0248 <[^>]*> lw	at,0\(gp\)
[ 	]*248: R_MIPS_GOT16	\.text
0+024c <[^>]*> addiu	at,at,596
[ 	]*24c: R_MIPS_LO16	\.text
0+0250 <[^>]*> sw	v0,0\(at\)
0+0254 <[^>]*> b	00000000 <foo>
0+0258 <[^>]*> nop
0+025c <[^>]*> lw	at,0\(gp\)
[ 	]*25c: R_MIPS_GOT16	\.text
0+0260 <[^>]*> addiu	at,at,616
[ 	]*260: R_MIPS_LO16	\.text
0+0264 <[^>]*> sw	v0,0\(at\)
0+0268 <[^>]*> lw	at,2\(gp\)
[ 	]*268: R_MIPS_GOT16	\.text
0+026c <[^>]*> addiu	at,at,868
[ 	]*26c: R_MIPS_LO16	\.text
0+0270 <[^>]*> jr	at
0+0274 <[^>]*> nop
0+0278 <[^>]*> b	00000000 <foo>
0+027c <[^>]*> lwc1	\$f0,0\(a0\)
0+0280 <[^>]*> lw	at,2\(gp\)
[ 	]*280: R_MIPS_GOT16	\.text
0+0284 <[^>]*> addiu	at,at,868
[ 	]*284: R_MIPS_LO16	\.text
0+0288 <[^>]*> jr	at
0+028c <[^>]*> lwc1	\$f0,0\(a0\)
0+0290 <[^>]*> cfc1	v0,\$31
0+0294 <[^>]*> b	00000000 <foo>
0+0298 <[^>]*> nop
0+029c <[^>]*> cfc1	v0,\$31
0+02a0 <[^>]*> lw	at,2\(gp\)
[ 	]*2a0: R_MIPS_GOT16	\.text
0+02a4 <[^>]*> addiu	at,at,868
[ 	]*2a4: R_MIPS_LO16	\.text
0+02a8 <[^>]*> jr	at
0+02ac <[^>]*> nop
0+02b0 <[^>]*> ctc1	v0,\$31
0+02b4 <[^>]*> b	00000000 <foo>
0+02b8 <[^>]*> nop
0+02bc <[^>]*> ctc1	v0,\$31
0+02c0 <[^>]*> lw	at,2\(gp\)
[ 	]*2c0: R_MIPS_GOT16	\.text
0+02c4 <[^>]*> addiu	at,at,868
[ 	]*2c4: R_MIPS_LO16	\.text
0+02c8 <[^>]*> jr	at
0+02cc <[^>]*> nop
0+02d0 <[^>]*> mtc1	v0,\$f31
0+02d4 <[^>]*> b	00000000 <foo>
0+02d8 <[^>]*> nop
0+02dc <[^>]*> mtc1	v0,\$f31
0+02e0 <[^>]*> lw	at,2\(gp\)
[ 	]*2e0: R_MIPS_GOT16	\.text
0+02e4 <[^>]*> addiu	at,at,868
[ 	]*2e4: R_MIPS_LO16	\.text
0+02e8 <[^>]*> jr	at
0+02ec <[^>]*> nop
0+02f0 <[^>]*> mfhi	v0
0+02f4 <[^>]*> b	00000000 <foo>
0+02f8 <[^>]*> nop
0+02fc <[^>]*> mfhi	v0
0+0300 <[^>]*> lw	at,2\(gp\)
[ 	]*300: R_MIPS_GOT16	\.text
0+0304 <[^>]*> addiu	at,at,868
[ 	]*304: R_MIPS_LO16	\.text
0+0308 <[^>]*> jr	at
0+030c <[^>]*> nop
0+0310 <[^>]*> move	v0,a0
0+0314 <[^>]*> jr	v0
0+0318 <[^>]*> nop
0+031c <[^>]*> jr	a0
0+0320 <[^>]*> move	v0,a0
0+0324 <[^>]*> move	v0,a0
0+0328 <[^>]*> jalr	v0
0+032c <[^>]*> nop
0+0330 <[^>]*> jalr	a0
0+0334 <[^>]*> move	v0,a0
0+0338 <[^>]*> move	v0,ra
0+033c <[^>]*> jalr	v1
0+0340 <[^>]*> nop
0+0344 <[^>]*> move	ra,a0
0+0348 <[^>]*> jalr	a1
0+034c <[^>]*> nop
0+0350 <[^>]*> jalr	v0,v1
0+0354 <[^>]*> move	ra,a0
0+0358 <[^>]*> move	v0,ra
0+035c <[^>]*> jalr	v0,v1
0+0360 <[^>]*> nop
@


1.3.2.1
log
@	* config/tc-mips.c (append_insn): Remove cop_interlocks test from
	branch delay code.
@
text
@d14 1
a14 1
0+000c <[^>]*> addiu	at,at,860
d22 1
a22 1
0+0024 <[^>]*> addiu	at,at,860
d30 1
a30 1
0+003c <[^>]*> addiu	at,at,860
d42 1
a42 1
0+0064 <[^>]*> addiu	at,at,860
d52 1
a52 1
0+0084 <[^>]*> addiu	at,at,860
d64 1
a64 1
0+00ac <[^>]*> addiu	at,at,860
d74 1
a74 1
0+00cc <[^>]*> addiu	at,at,860
d86 1
a86 1
0+00f4 <[^>]*> addiu	at,at,860
d96 1
a96 1
0+0114 <[^>]*> addiu	at,at,860
d106 1
a106 1
0+0134 <[^>]*> addiu	at,at,860
d116 1
a116 1
0+0154 <[^>]*> addiu	at,at,860
d130 1
a130 1
0+0184 <[^>]*> addiu	at,at,860
d142 1
a142 1
0+01ac <[^>]*> addiu	at,at,860
d146 131
a276 129
0+01b8 <[^>]*> bc1t	00000000 <foo>
0+01bc <[^>]*> move	v0,a0
0+01c0 <[^>]*> bc1f	000001d4 <foo\+0x1d4>
0+01c4 <[^>]*> nop
0+01c8 <[^>]*> lw	at,2\(gp\)
[ 	]*1c8: R_MIPS_GOT16	\.text
0+01cc <[^>]*> addiu	at,at,860
[ 	]*1cc: R_MIPS_LO16	\.text
0+01d0 <[^>]*> jr	at
0+01d4 <[^>]*> move	v0,a0
0+01d8 <[^>]*> move	v0,a0
0+01dc <[^>]*> b	00000000 <foo>
0+01e0 <[^>]*> nop
0+01e4 <[^>]*> move	v0,a0
0+01e8 <[^>]*> lw	at,2\(gp\)
[ 	]*1e8: R_MIPS_GOT16	\.text
0+01ec <[^>]*> addiu	at,at,860
[ 	]*1ec: R_MIPS_LO16	\.text
0+01f0 <[^>]*> jr	at
0+01f4 <[^>]*> nop
0+01f8 <[^>]*> move	v0,a0
0+01fc <[^>]*> b	00000000 <foo>
0+0200 <[^>]*> nop
0+0204 <[^>]*> move	v0,a0
0+0208 <[^>]*> lw	at,2\(gp\)
[ 	]*208: R_MIPS_GOT16	\.text
0+020c <[^>]*> addiu	at,at,860
[ 	]*20c: R_MIPS_LO16	\.text
0+0210 <[^>]*> jr	at
0+0214 <[^>]*> nop
0+0218 <[^>]*> move	a2,a3
0+021c <[^>]*> move	v0,a0
0+0220 <[^>]*> b	00000000 <foo>
0+0224 <[^>]*> nop
0+0228 <[^>]*> move	a2,a3
0+022c <[^>]*> move	v0,a0
0+0230 <[^>]*> lw	at,2\(gp\)
[ 	]*230: R_MIPS_GOT16	\.text
0+0234 <[^>]*> addiu	at,at,860
[ 	]*234: R_MIPS_LO16	\.text
0+0238 <[^>]*> jr	at
0+023c <[^>]*> nop
0+0240 <[^>]*> lw	at,0\(gp\)
[ 	]*240: R_MIPS_GOT16	\.text
0+0244 <[^>]*> addiu	at,at,588
[ 	]*244: R_MIPS_LO16	\.text
0+0248 <[^>]*> sw	v0,0\(at\)
0+024c <[^>]*> b	00000000 <foo>
0+0250 <[^>]*> nop
0+0254 <[^>]*> lw	at,0\(gp\)
[ 	]*254: R_MIPS_GOT16	\.text
0+0258 <[^>]*> addiu	at,at,608
[ 	]*258: R_MIPS_LO16	\.text
0+025c <[^>]*> sw	v0,0\(at\)
0+0260 <[^>]*> lw	at,2\(gp\)
[ 	]*260: R_MIPS_GOT16	\.text
0+0264 <[^>]*> addiu	at,at,860
[ 	]*264: R_MIPS_LO16	\.text
0+0268 <[^>]*> jr	at
0+026c <[^>]*> nop
0+0270 <[^>]*> b	00000000 <foo>
0+0274 <[^>]*> lwc1	\$f0,0\(a0\)
0+0278 <[^>]*> lw	at,2\(gp\)
[ 	]*278: R_MIPS_GOT16	\.text
0+027c <[^>]*> addiu	at,at,860
[ 	]*27c: R_MIPS_LO16	\.text
0+0280 <[^>]*> jr	at
0+0284 <[^>]*> lwc1	\$f0,0\(a0\)
0+0288 <[^>]*> cfc1	v0,\$31
0+028c <[^>]*> b	00000000 <foo>
0+0290 <[^>]*> nop
0+0294 <[^>]*> cfc1	v0,\$31
0+0298 <[^>]*> lw	at,2\(gp\)
[ 	]*298: R_MIPS_GOT16	\.text
0+029c <[^>]*> addiu	at,at,860
[ 	]*29c: R_MIPS_LO16	\.text
0+02a0 <[^>]*> jr	at
0+02a4 <[^>]*> nop
0+02a8 <[^>]*> ctc1	v0,\$31
0+02ac <[^>]*> b	00000000 <foo>
0+02b0 <[^>]*> nop
0+02b4 <[^>]*> ctc1	v0,\$31
0+02b8 <[^>]*> lw	at,2\(gp\)
[ 	]*2b8: R_MIPS_GOT16	\.text
0+02bc <[^>]*> addiu	at,at,860
[ 	]*2bc: R_MIPS_LO16	\.text
0+02c0 <[^>]*> jr	at
0+02c4 <[^>]*> nop
0+02c8 <[^>]*> mtc1	v0,\$f31
0+02cc <[^>]*> b	00000000 <foo>
0+02d0 <[^>]*> nop
0+02d4 <[^>]*> mtc1	v0,\$f31
0+02d8 <[^>]*> lw	at,2\(gp\)
[ 	]*2d8: R_MIPS_GOT16	\.text
0+02dc <[^>]*> addiu	at,at,860
[ 	]*2dc: R_MIPS_LO16	\.text
0+02e0 <[^>]*> jr	at
0+02e4 <[^>]*> nop
0+02e8 <[^>]*> mfhi	v0
0+02ec <[^>]*> b	00000000 <foo>
0+02f0 <[^>]*> nop
0+02f4 <[^>]*> mfhi	v0
0+02f8 <[^>]*> lw	at,2\(gp\)
[ 	]*2f8: R_MIPS_GOT16	\.text
0+02fc <[^>]*> addiu	at,at,860
[ 	]*2fc: R_MIPS_LO16	\.text
0+0300 <[^>]*> jr	at
0+0304 <[^>]*> nop
0+0308 <[^>]*> move	v0,a0
0+030c <[^>]*> jr	v0
0+0310 <[^>]*> nop
0+0314 <[^>]*> jr	a0
0+0318 <[^>]*> move	v0,a0
0+031c <[^>]*> move	v0,a0
0+0320 <[^>]*> jalr	v0
0+0324 <[^>]*> nop
0+0328 <[^>]*> jalr	a0
0+032c <[^>]*> move	v0,a0
0+0330 <[^>]*> move	v0,ra
0+0334 <[^>]*> jalr	v1
0+0338 <[^>]*> nop
0+033c <[^>]*> move	ra,a0
0+0340 <[^>]*> jalr	a1
0+0344 <[^>]*> nop
0+0348 <[^>]*> jalr	v0,v1
0+034c <[^>]*> move	ra,a0
0+0350 <[^>]*> move	v0,ra
0+0354 <[^>]*> jalr	v0,v1
0+0358 <[^>]*> nop
@


1.2
log
@2004-01-24  Chris Demetriou  <cgd@@broadcom.com>

        * gas/mips/relax-swap1.s: Add extra space at end, so the
        disassembly will consistently have "..." at its end.
        * gas/mips/relax-swap2.s: Likewise.
        * gas/mips/relax-swap1-mips2.d: Expect "..." at end of disassembly.
@
text
@d14 1
a14 1
0+000c <[^>]*> addiu	at,at,876
d22 1
a22 1
0+0024 <[^>]*> addiu	at,at,876
d30 1
a30 1
0+003c <[^>]*> addiu	at,at,876
d42 1
a42 1
0+0064 <[^>]*> addiu	at,at,876
d52 1
a52 1
0+0084 <[^>]*> addiu	at,at,876
d64 1
a64 1
0+00ac <[^>]*> addiu	at,at,876
d74 1
a74 1
0+00cc <[^>]*> addiu	at,at,876
d86 1
a86 1
0+00f4 <[^>]*> addiu	at,at,876
d96 1
a96 1
0+0114 <[^>]*> addiu	at,at,876
d106 1
a106 1
0+0134 <[^>]*> addiu	at,at,876
d116 1
a116 1
0+0154 <[^>]*> addiu	at,at,876
d130 1
a130 1
0+0184 <[^>]*> addiu	at,at,876
d142 1
a142 1
0+01ac <[^>]*> addiu	at,at,876
d154 1
a154 1
0+01d4 <[^>]*> addiu	at,at,876
d164 1
a164 1
0+01f4 <[^>]*> addiu	at,at,876
d174 1
a174 1
0+0214 <[^>]*> addiu	at,at,876
d186 1
a186 1
0+023c <[^>]*> addiu	at,at,876
d192 85
a276 87
0+024c <[^>]*> nop
0+0250 <[^>]*> addiu	at,at,600
[ 	]*250: R_MIPS_LO16	\.text
0+0254 <[^>]*> sw	v0,0\(at\)
0+0258 <[^>]*> b	00000000 <foo>
0+025c <[^>]*> nop
0+0260 <[^>]*> lw	at,0\(gp\)
[ 	]*260: R_MIPS_GOT16	\.text
0+0264 <[^>]*> nop
0+0268 <[^>]*> addiu	at,at,624
[ 	]*268: R_MIPS_LO16	\.text
0+026c <[^>]*> sw	v0,0\(at\)
0+0270 <[^>]*> lw	at,2\(gp\)
[ 	]*270: R_MIPS_GOT16	\.text
0+0274 <[^>]*> addiu	at,at,876
[ 	]*274: R_MIPS_LO16	\.text
0+0278 <[^>]*> jr	at
0+027c <[^>]*> nop
0+0280 <[^>]*> b	00000000 <foo>
0+0284 <[^>]*> lwc1	\$f0,0\(a0\)
0+0288 <[^>]*> lw	at,2\(gp\)
[ 	]*288: R_MIPS_GOT16	\.text
0+028c <[^>]*> addiu	at,at,876
[ 	]*28c: R_MIPS_LO16	\.text
0+0290 <[^>]*> jr	at
0+0294 <[^>]*> lwc1	\$f0,0\(a0\)
0+0298 <[^>]*> cfc1	v0,\$31
0+029c <[^>]*> b	00000000 <foo>
0+02a0 <[^>]*> nop
0+02a4 <[^>]*> cfc1	v0,\$31
0+02a8 <[^>]*> lw	at,2\(gp\)
[ 	]*2a8: R_MIPS_GOT16	\.text
0+02ac <[^>]*> addiu	at,at,876
[ 	]*2ac: R_MIPS_LO16	\.text
0+02b0 <[^>]*> jr	at
0+02b4 <[^>]*> nop
0+02b8 <[^>]*> ctc1	v0,\$31
0+02bc <[^>]*> b	00000000 <foo>
0+02c0 <[^>]*> nop
0+02c4 <[^>]*> ctc1	v0,\$31
0+02c8 <[^>]*> lw	at,2\(gp\)
[ 	]*2c8: R_MIPS_GOT16	\.text
0+02cc <[^>]*> addiu	at,at,876
[ 	]*2cc: R_MIPS_LO16	\.text
0+02d0 <[^>]*> jr	at
0+02d4 <[^>]*> nop
0+02d8 <[^>]*> mtc1	v0,\$f31
0+02dc <[^>]*> b	00000000 <foo>
0+02e0 <[^>]*> nop
0+02e4 <[^>]*> mtc1	v0,\$f31
0+02e8 <[^>]*> lw	at,2\(gp\)
[ 	]*2e8: R_MIPS_GOT16	\.text
0+02ec <[^>]*> addiu	at,at,876
[ 	]*2ec: R_MIPS_LO16	\.text
0+02f0 <[^>]*> jr	at
0+02f4 <[^>]*> nop
0+02f8 <[^>]*> mfhi	v0
0+02fc <[^>]*> b	00000000 <foo>
0+0300 <[^>]*> nop
0+0304 <[^>]*> mfhi	v0
0+0308 <[^>]*> lw	at,2\(gp\)
[ 	]*308: R_MIPS_GOT16	\.text
0+030c <[^>]*> addiu	at,at,876
[ 	]*30c: R_MIPS_LO16	\.text
0+0310 <[^>]*> jr	at
0+0314 <[^>]*> nop
0+0318 <[^>]*> move	v0,a0
0+031c <[^>]*> jr	v0
0+0320 <[^>]*> nop
0+0324 <[^>]*> jr	a0
0+0328 <[^>]*> move	v0,a0
0+032c <[^>]*> move	v0,a0
0+0330 <[^>]*> jalr	v0
0+0334 <[^>]*> nop
0+0338 <[^>]*> jalr	a0
0+033c <[^>]*> move	v0,a0
0+0340 <[^>]*> move	v0,ra
0+0344 <[^>]*> jalr	v1
0+0348 <[^>]*> nop
0+034c <[^>]*> move	ra,a0
0+0350 <[^>]*> jalr	a1
0+0354 <[^>]*> nop
0+0358 <[^>]*> jalr	v0,v1
0+035c <[^>]*> move	ra,a0
0+0360 <[^>]*> move	v0,ra
0+0364 <[^>]*> jalr	v0,v1
0+0368 <[^>]*> nop
@


1.1
log
@gas/
* config/tc-mips.c (append_insn): Properly detect variant frags
that preclude swapping of relaxed branches.  Correctly swap
instructions between frags when dealing with relaxed branches.

gas/testsuite/
* gas/mips/relax-swap1-mips1.d: New test for branch relaxation
with swapping for MIPS1.
* gas/mips/relax-swap1-mips2.d: New test for branch relaxation
with swapping for MIPS2.
* gas/mips/relax-swap1.l: Stderr output for the new tests.
* gas/mips/relax-swap1.s: Source for the new tests.
* gas/mips/relax-swap2.d: New test for branch likely relaxation
with swapping.
* gas/mips/relax-swap2.l: Stderr output for the new test.
* gas/mips/relax-swap2.s: Source for the new test.
* gas/mips/mips.exp: Run the new tests.
@
text
@d280 1
a280 1
0+2036c <[^>]*> nop
@

