# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_raw_data_real_o_stream_0/design_1_axis_data_fifo_raw_data_real_o_stream_0.xci
# IP: The module: 'design_1_axis_data_fifo_raw_data_real_o_stream_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_raw_data_real_o_stream_0/design_1_axis_data_fifo_raw_data_real_o_stream_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_axis_data_fifo_raw_data_real_o_stream_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_raw_data_real_o_stream_0/design_1_axis_data_fifo_raw_data_real_o_stream_0.xci
# IP: The module: 'design_1_axis_data_fifo_raw_data_real_o_stream_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_raw_data_real_o_stream_0/design_1_axis_data_fifo_raw_data_real_o_stream_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_axis_data_fifo_raw_data_real_o_stream_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
