<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MLIR: include/mlir/Dialect/NVGPU/Transforms/Transforms.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">MLIR<span id="projectnumber">&#160;22.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a href="dir_5654f77406fb9ceec87e68ef828ceea2.html">mlir</a></li><li class="navelem"><a href="dir_d07a6fac82475a065a3b2953573f00a0.html">Dialect</a></li><li class="navelem"><a href="dir_9d4bae939983f9814fa2cd5312959fbb.html">NVGPU</a></li><li class="navelem"><a href="dir_ff679d335116386ae9baa1d95c843016.html">Transforms</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">Transforms.h</div></div>
</div><!--header-->
<div class="contents">
<a href="mlir_2Dialect_2NVGPU_2Transforms_2Transforms_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- Transforms.h - NVGPU Dialect transformations --------------*- C++-*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file declares functions that assist transformations for the nvgpu</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// dialect.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef MLIR_DIALECT_NVGPU_TRANSFORMS_TRANSFORMS_H_</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define MLIR_DIALECT_NVGPU_TRANSFORMS_TRANSFORMS_H_</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="IR_2Operation_8h.html">mlir/IR/Operation.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacemlir.html">mlir</a> {</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="keyword">class </span><a class="code hl_class" href="classmlir_1_1RewriterBase.html">RewriterBase</a>;</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacemlir_1_1nvgpu.html">nvgpu</a> {</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"></span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">///</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/// Passes</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">///</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"></span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/// Optimizes vectorized accesses to a shared memory buffer specified by</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/// memrefValue. This transformation assumes the following:</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/// 1) All relevant accesses to `memrefValue` are contained with `parentOp`.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/// 2) The function will fail precondition checks if any subviews are</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/// taken of `memrefValue`. All reads/writes to `memrefValue` should occur</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/// through `memrefValue` directly.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">///</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/// Shared memory bank conflicts occur when multiple threads attempt to read or</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/// write locations assigned to the same shared memory bank. For `2^N` byte</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/// vectorized accesses, we need to be concerned with conflicts among threads</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/// identified as `(tid) -&gt; tid.floordiv(2^{7-N})`. As such, this transformation</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/// changes any indexed memory access (vector.load, memref.load, nvgpu.ldmatrix,</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/// etc) such that the final dimension&#39;s index value is permuted such that</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/// `newColIndex = oldColIndex % vectorSize +</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/// perm[rowIndex](oldColIndex/vectorSize, rowIndex)` where `rowIndex` is the</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/// index for the second-to last dimension and `perm[rowIndex]` is a permutation</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/// function that depends on the row Index. The permutation function is chosen</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/// to ensure that sequential distributed+vectorized reads/writes down a single</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/// dimension of the memref have minimal conflicts.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>llvm::LogicalResult <a class="code hl_function" href="namespacemlir_1_1nvgpu.html#a481b33225aab10fb527d43e21693576c">optimizeSharedMemoryReadsAndWrites</a>(Operation *parentOp,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>                                                       Value memrefValue);</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"></span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">///</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/// Rewrites patterns</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">///</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// NVGPU transformation options exposed as auxiliary structs.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/// Enum to control the lowering of `nvgpu.mmasync`.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8ed">   57</a></span><span class="keyword">enum class</span> <a class="code hl_enumeration" href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8ed">MmaSyncF32Lowering</a> { <a class="code hl_enumvalue" href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8eda7af37e98489130cf59da22f2f9b3c2d6">TF32</a> = 0, <a class="code hl_enumvalue" href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8edab0496676569bf2251989f4011ec01965">TF32x3</a> = 1, <a class="code hl_enumvalue" href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8eda777358f6554241fd6bb9110bf267b3ac">Unkown</a> = 2 };</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"></span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/// Collect patterns to convert mma.sync on f32 input and rewrite</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/// to use tensor cores with user provided level of accuracy:</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/// (a) tf32   (1 mma.sync per warp-level matrix-multiply-accumulate)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/// (b) tf32x3 (3 mma.sync per warp-level matrix-multiply-accumulate)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/// Typically, tf32 tensor core acceleration comes at a cost</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">/// of accuracy from missing precision bits. While f32 has 23 precision</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/// bits, tf32 has only 10 precision bits. tf32x3 aims to recover the</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/// precision bits by spliting each operand into two tf32 values</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/// and issue three mma.sync tensor core operations.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacemlir_1_1nvgpu.html#a7d4c259957fcb36c77d32413688cd447">populateMmaSyncF32ToTF32Patterns</a>(</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <a class="code hl_class" href="classmlir_1_1RewritePatternSet.html">RewritePatternSet</a> &amp;<a class="code hl_variable" href="namespacemlir.html#a8789c71249b4fcc3059f4ba4a9d27f26">patterns</a>,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <a class="code hl_enumeration" href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8ed">nvgpu::MmaSyncF32Lowering</a> precision = <a class="code hl_enumvalue" href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8eda7af37e98489130cf59da22f2f9b3c2d6">nvgpu::MmaSyncF32Lowering::TF32</a>);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"></span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/// Convert global-&gt;shared vector transfers to async device copies. This</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/// function looks for suitable vector transfers within the specified op and</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/// converts them to &quot;nvgpu.device_async_copy&quot; ops. Consecutive copies are put</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/// into the same sync group. If `bypassL1` is set, the &quot;bypassL1&quot; attribute is</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/// set for suitable (i.e., transfer size 16 bytes) transfers.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacemlir_1_1nvgpu.html#af0ddf8062abd0432231a7d36838e208a">createAsyncGroups</a>(<a class="code hl_class" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;rewriter, <a class="code hl_class" href="classmlir_1_1Operation.html">Operation</a> *op, <span class="keywordtype">bool</span> bypassL1);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>} <span class="comment">// namespace nvgpu</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>} <span class="comment">// namespace mlir</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#endif </span><span class="comment">// MLIR_DIALECT_NVGPU_TRANSFORMS_TRANSFORMS_H_</span></div>
<div class="ttc" id="aIR_2Operation_8h_html"><div class="ttname"><a href="IR_2Operation_8h.html">Operation.h</a></div></div>
<div class="ttc" id="aclassmlir_1_1Operation_html"><div class="ttname"><a href="classmlir_1_1Operation.html">mlir::Operation</a></div><div class="ttdoc">Operation is the basic unit of execution within MLIR.</div><div class="ttdef"><b>Definition</b> <a href="IR_2Operation_8h_source.html#l00084">Operation.h:88</a></div></div>
<div class="ttc" id="aclassmlir_1_1RewritePatternSet_html"><div class="ttname"><a href="classmlir_1_1RewritePatternSet.html">mlir::RewritePatternSet</a></div><div class="ttdef"><b>Definition</b> <a href="PatternMatch_8h_source.html#l00816">PatternMatch.h:816</a></div></div>
<div class="ttc" id="aclassmlir_1_1RewriterBase_html"><div class="ttname"><a href="classmlir_1_1RewriterBase.html">mlir::RewriterBase</a></div><div class="ttdoc">This class coordinates the application of a rewrite on a set of IR, providing a way for clients to tr...</div><div class="ttdef"><b>Definition</b> <a href="PatternMatch_8h_source.html#l00368">PatternMatch.h:368</a></div></div>
<div class="ttc" id="anamespacemlir_1_1nvgpu_html"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html">mlir::nvgpu</a></div><div class="ttdef"><b>Definition</b> <a href="NVGPUToNVVM_8h_source.html#l00025">NVGPUToNVVM.h:25</a></div></div>
<div class="ttc" id="anamespacemlir_1_1nvgpu_html_a2cd481d969335c7faee4833fd989f8ed"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8ed">mlir::nvgpu::MmaSyncF32Lowering</a></div><div class="ttdeci">MmaSyncF32Lowering</div><div class="ttdoc">Rewrites patterns.</div><div class="ttdef"><b>Definition</b> <a href="#l00057">Transforms.h:57</a></div></div>
<div class="ttc" id="anamespacemlir_1_1nvgpu_html_a2cd481d969335c7faee4833fd989f8eda777358f6554241fd6bb9110bf267b3ac"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8eda777358f6554241fd6bb9110bf267b3ac">mlir::nvgpu::MmaSyncF32Lowering::Unkown</a></div><div class="ttdeci">@ Unkown</div><div class="ttdef"><b>Definition</b> <a href="#l00057">Transforms.h:57</a></div></div>
<div class="ttc" id="anamespacemlir_1_1nvgpu_html_a2cd481d969335c7faee4833fd989f8eda7af37e98489130cf59da22f2f9b3c2d6"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8eda7af37e98489130cf59da22f2f9b3c2d6">mlir::nvgpu::MmaSyncF32Lowering::TF32</a></div><div class="ttdeci">@ TF32</div><div class="ttdef"><b>Definition</b> <a href="#l00057">Transforms.h:57</a></div></div>
<div class="ttc" id="anamespacemlir_1_1nvgpu_html_a2cd481d969335c7faee4833fd989f8edab0496676569bf2251989f4011ec01965"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a2cd481d969335c7faee4833fd989f8edab0496676569bf2251989f4011ec01965">mlir::nvgpu::MmaSyncF32Lowering::TF32x3</a></div><div class="ttdeci">@ TF32x3</div><div class="ttdef"><b>Definition</b> <a href="#l00057">Transforms.h:57</a></div></div>
<div class="ttc" id="anamespacemlir_1_1nvgpu_html_a481b33225aab10fb527d43e21693576c"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a481b33225aab10fb527d43e21693576c">mlir::nvgpu::optimizeSharedMemoryReadsAndWrites</a></div><div class="ttdeci">llvm::LogicalResult optimizeSharedMemoryReadsAndWrites(Operation *parentOp, Value memrefValue)</div><div class="ttdoc">Passes.</div><div class="ttdef"><b>Definition</b> <a href="OptimizeSharedMemory_8cpp_source.html#l00149">OptimizeSharedMemory.cpp:149</a></div></div>
<div class="ttc" id="anamespacemlir_1_1nvgpu_html_a7d4c259957fcb36c77d32413688cd447"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#a7d4c259957fcb36c77d32413688cd447">mlir::nvgpu::populateMmaSyncF32ToTF32Patterns</a></div><div class="ttdeci">void populateMmaSyncF32ToTF32Patterns(RewritePatternSet &amp;patterns, nvgpu::MmaSyncF32Lowering precision=nvgpu::MmaSyncF32Lowering::TF32)</div><div class="ttdoc">Collect patterns to convert mma.sync on f32 input and rewrite to use tensor cores with user provided ...</div><div class="ttdef"><b>Definition</b> <a href="MmaSyncTF32Transform_8cpp_source.html#l00065">MmaSyncTF32Transform.cpp:65</a></div></div>
<div class="ttc" id="anamespacemlir_1_1nvgpu_html_af0ddf8062abd0432231a7d36838e208a"><div class="ttname"><a href="namespacemlir_1_1nvgpu.html#af0ddf8062abd0432231a7d36838e208a">mlir::nvgpu::createAsyncGroups</a></div><div class="ttdeci">void createAsyncGroups(RewriterBase &amp;rewriter, Operation *op, bool bypassL1)</div><div class="ttdoc">Convert global-&gt;shared vector transfers to async device copies.</div><div class="ttdef"><b>Definition</b> <a href="CreateAsyncGroups_8cpp_source.html#l00152">CreateAsyncGroups.cpp:152</a></div></div>
<div class="ttc" id="anamespacemlir_html"><div class="ttname"><a href="namespacemlir.html">mlir</a></div><div class="ttdoc">Include the generated interface declarations.</div><div class="ttdef"><b>Definition</b> <a href="AliasAnalysis_8h_source.html#l00019">AliasAnalysis.h:19</a></div></div>
<div class="ttc" id="anamespacemlir_html_a8789c71249b4fcc3059f4ba4a9d27f26"><div class="ttname"><a href="namespacemlir.html#a8789c71249b4fcc3059f4ba4a9d27f26">mlir::patterns</a></div><div class="ttdeci">const FrozenRewritePatternSet &amp; patterns</div><div class="ttdef"><b>Definition</b> <a href="GreedyPatternRewriteDriver_8h_source.html#l00283">GreedyPatternRewriteDriver.h:283</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on <span class="timestamp"></span> for MLIR by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
