%%% Appendix A
\chapter{Script for synthesis}
\label{syn_scr}

	%\lstinputlisting[language=VHDL, breaklines=true]{appendices/files/adder.vhd}
	\lstinputlisting[style=B]{appendices/files/DLX_t.scr}
