# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do finalproject_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles {C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/score.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:56 on May 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles" C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/score.sv 
# -- Compiling module score
# 
# Top level modules:
# 	score
# End time: 22:38:56 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib finalproject_soc
# ** Warning: (vlib-34) Library already exists at "finalproject_soc".
# vmap finalproject_soc finalproject_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap finalproject_soc finalproject_soc 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles {C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:56 on May 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles" C:/Users/HP/Documents/Github/ECE-385/FinalProject/Final_Project_Project_Files/SVFiles/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:38:56 on May 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L finalproject_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L finalproject_soc -voptargs=""+acc"" testbench 
# Start time: 22:38:56 on May 08,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.score
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3000 ns
# End time: 22:47:19 on May 08,2020, Elapsed time: 0:08:23
# Errors: 0, Warnings: 0
