{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677762643256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677762643257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 15:10:42 2023 " "Processing started: Thu Mar 02 15:10:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677762643257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677762643257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677762643257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677762644843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_files/hex2seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common_vhdl_files/hex2seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2Seg-Behavioral " "Found design unit 1: HEX2Seg-Behavioral" {  } { { "common_VHDL_files/HEX2Seg.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/HEX2Seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645625 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX2Seg " "Found entity 1: HEX2Seg" {  } { { "common_VHDL_files/HEX2Seg.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/HEX2Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645629 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645633 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-arch_VGA_Controller " "Found design unit 1: VGA_Controller-arch_VGA_Controller" {  } { { "VHDl/VGA_Controller.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/VGA_Controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645636 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VHDl/VGA_Controller.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_files/char graphic/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common_vhdl_files/char graphic/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Char_ROM-a " "Found design unit 1: Char_ROM-a" {  } { { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645639 ""} { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Found entity 1: Char_ROM" {  } { { "common_VHDL_files/char graphic/CHAR_ROM.VHD" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/char graphic/CHAR_ROM.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common_vhdl_files/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file common_vhdl_files/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "common_VHDL_files/clk_div.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/clk_div.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645643 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "common_VHDL_files/clk_div.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/common_VHDL_files/clk_div.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all.bdf 1 1 " "Found 1 design units, including 1 entities, in source file all.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 all " "Found entity 1: all" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pixelinrow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pixelinrow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelInRow-a " "Found design unit 1: pixelInRow-a" {  } { { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645650 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelInRow " "Found entity 1: pixelInRow" {  } { { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pixelincolomn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pixelincolomn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelInColomn-a " "Found design unit 1: pixelInColomn-a" {  } { { "VHDl/pixelInColomn.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645654 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelInColomn " "Found entity 1: pixelInColomn" {  } { { "VHDl/pixelInColomn.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mycounter15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mycounter15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myCounter15-arch_template " "Found design unit 1: myCounter15-arch_template" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645658 ""} { "Info" "ISGN_ENTITY_NAME" "1 myCounter15 " "Found entity 1: myCounter15" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mycountermod4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mycountermod4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myCounterMod4-arch_template " "Found design unit 1: myCounterMod4-arch_template" {  } { { "VHDl/myCounterMod4.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounterMod4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645663 ""} { "Info" "ISGN_ENTITY_NAME" "1 myCounterMod4 " "Found entity 1: myCounterMod4" {  } { { "VHDl/myCounterMod4.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounterMod4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/test_controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/test_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_controler-arch_VGA_Controller " "Found design unit 1: test_controler-arch_VGA_Controller" {  } { { "VHDl/test_controler.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/test_controler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645666 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_controler " "Found entity 1: test_controler" {  } { { "VHDl/test_controler.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/test_controler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762645666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762645666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "all " "Elaborating entity \"all\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677762646073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst17 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst17\"" {  } { { "all.bdf" "inst17" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -216 912 1136 -8 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC:inst17\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\"" {  } { { "vga_sync.vhd" "video_PLL_inst" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/vga_sync.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762646231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_SYNC:inst17\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646232 ""}  } { { "video_PLL.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/video_PLL.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677762646232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst3 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst3\"" {  } { { "all.bdf" "inst3" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 144 1024 1256 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCounterMod4 myCounterMod4:inst9 " "Elaborating entity \"myCounterMod4\" for hierarchy \"myCounterMod4:inst9\"" {  } { { "all.bdf" "inst9" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 192 344 504 304 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646242 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CE myCounterMod4.vhd(25) " "VHDL Process Statement warning at myCounterMod4.vhd(25): signal \"CE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDl/myCounterMod4.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounterMod4.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1677762646246 "|all|myCounterMod4:inst9"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myCounterMod4.vhd(27) " "Verilog HDL or VHDL warning at myCounterMod4.vhd(27): conditional expression evaluates to a constant" {  } { { "VHDl/myCounterMod4.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounterMod4.vhd" 27 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1677762646246 "|all|myCounterMod4:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst2 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst2\"" {  } { { "all.bdf" "inst2" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -160 -128 80 16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myCounter15 myCounter15:inst6 " "Elaborating entity \"myCounter15\" for hierarchy \"myCounter15:inst6\"" {  } { { "all.bdf" "inst6" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 16 320 480 128 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646254 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CE myCounter15.vhd(25) " "VHDL Process Statement warning at myCounter15.vhd(25): signal \"CE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1677762646256 "|all|myCounter15:inst6"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "myCounter15.vhd(27) " "Verilog HDL or VHDL warning at myCounter15.vhd(27): conditional expression evaluates to a constant" {  } { { "VHDl/myCounter15.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/myCounter15.vhd" 27 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1677762646257 "|all|myCounter15:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelInRow pixelInRow:inst5 " "Elaborating entity \"pixelInRow\" for hierarchy \"pixelInRow:inst5\"" {  } { { "all.bdf" "inst5" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 160 584 832 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelInColomn pixelInColomn:inst4 " "Elaborating entity \"pixelInColomn\" for hierarchy \"pixelInColomn:inst4\"" {  } { { "all.bdf" "inst4" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 80 712 960 160 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX2Seg HEX2Seg:inst " "Elaborating entity \"HEX2Seg\" for hierarchy \"HEX2Seg:inst\"" {  } { { "all.bdf" "inst" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 392 592 760 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_controler test_controler:inst11 " "Elaborating entity \"test_controler\" for hierarchy \"test_controler:inst11\"" {  } { { "all.bdf" "inst11" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -144 608 832 0 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762646292 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pixelInRow:inst5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pixelInRow:inst5\|Mult0\"" {  } { { "VHDl/pixelInRow.vhd" "Mult0" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762647267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pixelInRow:inst5\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pixelInRow:inst5\|Mult1\"" {  } { { "VHDl/pixelInRow.vhd" "Mult1" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762647267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pixelInColomn:inst4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pixelInColomn:inst4\|Mult0\"" {  } { { "VHDl/pixelInColomn.vhd" "Mult0" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762647267 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "pixelInColomn:inst4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pixelInColomn:inst4\|Mult1\"" {  } { { "VHDl/pixelInColomn.vhd" "Mult1" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762647267 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677762647267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelInRow:inst5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult0\"" {  } { { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762647437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelInRow:inst5\|lpm_mult:Mult0 " "Instantiated megafunction \"pixelInRow:inst5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647438 ""}  } { { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677762647438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s6t " "Found entity 1: mult_s6t" {  } { { "db/mult_s6t.tdf" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/db/mult_s6t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762647639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762647639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelInRow:inst5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\"" {  } { { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762647672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelInRow:inst5\|lpm_mult:Mult1 " "Instantiated megafunction \"pixelInRow:inst5\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647673 ""}  } { { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677762647673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core pixelInRow:inst5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder pixelInRow:inst5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647860 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] pixelInRow:inst5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762647952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ch " "Found entity 1: add_sub_8ch" {  } { { "db/add_sub_8ch.tdf" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/db/add_sub_8ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762648108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762648108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add pixelInRow:inst5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] pixelInRow:inst5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677762648300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677762648300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pixelInRow:inst5\|lpm_mult:Mult1\|altshift:external_latency_ffs pixelInRow:inst5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pixelInRow:inst5\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelInColomn:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pixelInColomn:inst4\|lpm_mult:Mult0\"" {  } { { "VHDl/pixelInColomn.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762648374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelInColomn:inst4\|lpm_mult:Mult0 " "Instantiated megafunction \"pixelInColomn:inst4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648375 ""}  } { { "VHDl/pixelInColomn.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677762648375 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pixelInColomn:inst4\|lpm_mult:Mult0\|multcore:mult_core pixelInColomn:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pixelInColomn:inst4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"pixelInColomn:inst4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "VHDl/pixelInColomn.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648384 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pixelInColomn:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder pixelInColomn:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pixelInColomn:inst4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"pixelInColomn:inst4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VHDl/pixelInColomn.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pixelInColomn:inst4\|lpm_mult:Mult0\|altshift:external_latency_ffs pixelInColomn:inst4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pixelInColomn:inst4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"pixelInColomn:inst4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "VHDl/pixelInColomn.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInColomn.vhd" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677762648397 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pixelInRow:inst5\|lpm_mult:Mult0\|mult_s6t:auto_generated\|le5a\[10\] " "Synthesized away node \"pixelInRow:inst5\|lpm_mult:Mult0\|mult_s6t:auto_generated\|le5a\[10\]\"" {  } { { "db/mult_s6t.tdf" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/db/mult_s6t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "VHDl/pixelInRow.vhd" "" { Text "C:/Users/adavi/desktop/projects/VHDl_Clock/VHDl/pixelInRow.vhd" 20 -1 0 } } { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 160 584 832 240 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762648611 "|all|pixelInRow:inst5|lpm_mult:Mult0|mult_s6t:auto_generated|le5a[10]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1677762648611 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1677762648611 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "83 " "Ignored 83 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1677762649182 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "79 " "Ignored 79 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1677762649182 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1677762649182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -152 1312 1488 -136 "VGA_B\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677762649702 "|all|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { -184 1312 1488 -168 "VGA_R\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677762649702 "|all|VGA_R[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677762649702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677762651133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762651133 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "all.bdf" "" { Schematic "C:/Users/adavi/desktop/projects/VHDl_Clock/all.bdf" { { 56 -200 -24 72 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677762651400 "|all|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677762651400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677762651408 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677762651408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Implemented 329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677762651408 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1677762651408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677762651408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677762651481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 15:10:51 2023 " "Processing ended: Thu Mar 02 15:10:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677762651481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677762651481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677762651481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677762651481 ""}
