// Seed: 3258696459
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  logic [7:0] id_3;
  always @(1'b0, negedge 1) release id_3;
  assign id_3 = id_3[{1'b0-1, 1}];
  id_4(
      .id_0(id_2),
      .id_1(id_5),
      .id_2(id_3),
      .id_3(id_5[1'b0]),
      .id_4(1),
      .id_5(1'b0),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(id_3)
  );
  wire id_6;
  wire id_7;
endmodule
module module_1;
  wire id_1 = id_1;
  module_0(
      id_1, id_1
  );
  wire id_2;
  wire id_3;
  id_4(
      .id_0(1), .id_1(1), .id_2(id_1), .id_3(id_2), .id_4(1)
  );
endmodule
