{"Source Block": ["oh/elink/hdl/erx_cfg.v@224:247@HdlStmProcess", "   //###############################\n   //# FORWARD PACKET TO OUTPUT\n   //###############################\n   \n   //pipeline\n   always @ (posedge clk)\n     begin\n\tecfg_access       <= erx_cfg_access & ~ecfg_write;//read or \"tx readback\"\n\tdatamode_out[1:0] <= datamode_in[1:0];\n\tctrlmode_out[4:0] <= ctrlmode_in[3:0];\n\twrite_out         <= 1'b1;\t\n\tdstaddr_out[31:0] <= ecfg_read ? srcaddr_in[31:0] : dstaddr_in[31:0];\n\tdata_out[31:0]    <= data_in[31:0];\n\tsrcaddr_out[31:0] <= srcaddr_in[31:0];\n\trx_sel            <= ~ecfg_read;\n\tdma_sel           <= dma_access;\n\tmailbox_sel       <= mailbox_access;\n\ttx_sel            <= erx_cfg_access & ecfg_write;\n     end\n\n      \n   //readback mux (should be one hot!)\n   oh_mux4 #(.DW(32))\n   mux4(.out (data_mux[31:0]),\n"], "Clone Blocks": [["oh/elink/hdl/etx_cfg.v@196:217", "   //###########################\n   //# FORWARD PACKET TO RX\n   //###########################\n\n   //pipeline\n   always @ (posedge clk)\n     if(~etx_wait)\n       begin\n\t  etx_cfg_access    <= cfg_access;\t  \n\t  datamode_out[1:0] <= datamode_in[1:0];\n\t  ctrlmode_out[4:0] <= {1'b0,ctrlmode_in[3:0]};\n\t  write_out         <= ecfg_read | write_in;\t  \n\t  dstaddr_out[31:0] <= ecfg_read ? srcaddr_in[31:0] : dstaddr_in[31:0];\n\t  data_out[31:0]    <= data_in[31:0];\t  \n\t  srcaddr_out[31:0] <= srcaddr_in[31:0];\n\t  read_sel          <= ecfg_read;\t  \n       end\n\n   assign data_mux[31:0] = read_sel ? cfg_dout[31:0] :\n\t\t\t              data_out[31:0];\n   \n   //Create packet\n"]], "Diff Content": {"Delete": [[231, "\tecfg_access       <= erx_cfg_access & ~ecfg_write;//read or \"tx readback\"\n"], [241, "\ttx_sel            <= erx_cfg_access & ecfg_write;\n"]], "Add": [[231, "\tecfg_access       <= ecfg_read | ecfg_tx_read;\n"], [241, "\ttx_sel            <= ecfg_tx_read;\n"]]}}