# Tiny Tapeout project information
project:
  title:        "PWM Generator"
  author:       "pravinbaalaa91"
  discord:      ""  # optional
  description:  "PWM generator with duty cycle control via ui_in[6:0]"
  language:     "Verilog"
  clock_hz:     0
  tiles:        "1x1"
  top_module:   "tt_um_TT06_pwm"

  source_files:
    - "tt_um_TT06_pwm.v"
    - "pwm.v"

pinout:
  # Inputs
  ui[0]: "Duty cycle bit 0"
  ui[1]: "Duty cycle bit 1"
  ui[2]: "Duty cycle bit 2"
  ui[3]: "Duty cycle bit 3"
  ui[4]: "Duty cycle bit 4"
  ui[5]: "Duty cycle bit 5"
  ui[6]: "Duty cycle bit 6"
  ui[7]: "Unused"

  # Outputs
  uo[0]: "PWM output"
  uo[1]: "PWM output copy"
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
