$date
	Tue Oct  1 12:21:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! l $end
$var wire 1 " g $end
$var wire 1 # e $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var reg 1 # e $end
$var reg 1 " g $end
$var reg 1 ! l $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b10 '
b0 &
b10 %
b0 $
0#
0"
1!
$end
#10
1!
b11 %
b11 '
b1 $
b1 &
b1 (
#20
1!
b100 %
b100 '
b10 $
b10 &
b10 (
#30
1!
b101 %
b101 '
b11 $
b11 &
b11 (
#40
1!
b110 %
b110 '
b100 $
b100 &
b100 (
#50
1!
b111 %
b111 '
b101 $
b101 &
b101 (
#60
1"
0!
b1000 %
b1000 '
b110 $
b110 &
b110 (
#70
1"
b1001 %
b1001 '
b111 $
b111 &
b111 (
#80
b1000 (
