============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  03:57:40 am
  Module:                 filter
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Instance                  Module        Cell Count  Cell Area  Net Area   Total Area 
-------------------------------------------------------------------------------------------------
filter                                                     448    410.573   310.151      720.724 
  genblk1_0_.greater_than_inst  greater_than_eq              6      5.365     2.980        8.345 
    sr                          sr_latch                     3      2.799     0.998        3.797 
  genblk1_0_.less_than_inst     less_than_eq                 7      6.065     3.236        9.301 
    sr                          sr_latch_1                   3      2.799     0.998        3.797 
  genblk1_1_.greater_than_inst  greater_than_eq_1            6      5.365     2.980        8.345 
    sr                          sr_latch_2                   3      2.799     0.998        3.797 
  genblk1_1_.less_than_inst     less_than_eq_1               7      6.065     3.236        9.301 
    sr                          sr_latch_3                   3      2.799     0.998        3.797 
  genblk1_2_.greater_than_inst  greater_than_eq_2            6      5.365     2.980        8.345 
    sr                          sr_latch_4                   3      2.799     0.998        3.797 
  genblk1_2_.less_than_inst     less_than_eq_2               7      6.065     3.236        9.301 
    sr                          sr_latch_5                   3      2.799     0.998        3.797 
  genblk1_3_.greater_than_inst  greater_than_eq_3            6      5.365     2.980        8.345 
    sr                          sr_latch_6                   3      2.799     0.998        3.797 
  genblk1_3_.less_than_inst     less_than_eq_3               7      6.065     3.236        9.301 
    sr                          sr_latch_7                   3      2.799     0.998        3.797 
  genblk1_4_.greater_than_inst  greater_than_eq_4            6      5.365     2.980        8.345 
    sr                          sr_latch_8                   3      2.799     0.998        3.797 
  genblk1_4_.less_than_inst     less_than_eq_4               7      6.065     3.236        9.301 
    sr                          sr_latch_9                   3      2.799     0.998        3.797 
  genblk1_5_.greater_than_inst  greater_than_eq_5            6      5.365     2.980        8.345 
    sr                          sr_latch_10                  3      2.799     0.998        3.797 
  genblk1_5_.less_than_inst     less_than_eq_5               7      6.065     3.236        9.301 
    sr                          sr_latch_11                  3      2.799     0.998        3.797 
  genblk1_6_.greater_than_inst  greater_than_eq_6            6      5.365     2.980        8.345 
    sr                          sr_latch_12                  3      2.799     0.998        3.797 
  genblk1_6_.less_than_inst     less_than_eq_6               7      6.065     3.236        9.301 
    sr                          sr_latch_13                  3      2.799     0.998        3.797 
  genblk1_7_.greater_than_inst  greater_than_eq_7            6      5.365     2.980        8.345 
    sr                          sr_latch_14                  3      2.799     0.998        3.797 
  genblk1_7_.less_than_inst     less_than_eq_7               7      6.065     3.236        9.301 
    sr                          sr_latch_15                  3      2.799     0.998        3.797 
  genblk1_8_.greater_than_inst  greater_than_eq_8            6      5.365     2.980        8.345 
    sr                          sr_latch_16                  3      2.799     0.998        3.797 
  genblk1_8_.less_than_inst     less_than_eq_8               7      6.065     3.236        9.301 
    sr                          sr_latch_17                  3      2.799     0.998        3.797 
  genblk1_9_.greater_than_inst  greater_than_eq_9            6      5.365     2.980        8.345 
    sr                          sr_latch_18                  3      2.799     0.998        3.797 
  genblk1_9_.less_than_inst     less_than_eq_9               7      6.065     3.236        9.301 
    sr                          sr_latch_19                  3      2.799     0.998        3.797 
  genblk1_10_.greater_than_inst greater_than_eq_10           6      5.365     2.980        8.345 
    sr                          sr_latch_20                  3      2.799     0.998        3.797 
  genblk1_10_.less_than_inst    less_than_eq_10              7      6.065     3.236        9.301 
    sr                          sr_latch_21                  3      2.799     0.998        3.797 
  genblk1_11_.greater_than_inst greater_than_eq_11           6      5.365     2.980        8.345 
    sr                          sr_latch_22                  3      2.799     0.998        3.797 
  genblk1_11_.less_than_inst    less_than_eq_11              7      6.065     3.236        9.301 
    sr                          sr_latch_23                  3      2.799     0.998        3.797 
  genblk1_12_.greater_than_inst greater_than_eq_12           6      5.365     2.980        8.345 
    sr                          sr_latch_24                  3      2.799     0.998        3.797 
  genblk1_12_.less_than_inst    less_than_eq_12              7      6.065     3.236        9.301 
    sr                          sr_latch_25                  3      2.799     0.998        3.797 
  genblk1_13_.greater_than_inst greater_than_eq_13           6      5.365     2.980        8.345 
    sr                          sr_latch_26                  3      2.799     0.998        3.797 
  genblk1_13_.less_than_inst    less_than_eq_13              7      6.065     3.236        9.301 
    sr                          sr_latch_27                  3      2.799     0.998        3.797 
  genblk1_14_.greater_than_inst greater_than_eq_14           6      5.365     2.980        8.345 
    sr                          sr_latch_28                  3      2.799     0.998        3.797 
  genblk1_14_.less_than_inst    less_than_eq_14              7      6.065     3.236        9.301 
    sr                          sr_latch_29                  3      2.799     0.998        3.797 
  genblk1_15_.greater_than_inst greater_than_eq_15           6      5.365     2.980        8.345 
    sr                          sr_latch_30                  3      2.799     0.998        3.797 
  genblk1_15_.less_than_inst    less_than_eq_15              7      6.065     3.236        9.301 
    sr                          sr_latch_31                  3      2.799     0.998        3.797 
  genblk1_16_.greater_than_inst greater_than_eq_16           6      5.365     2.980        8.345 
    sr                          sr_latch_32                  3      2.799     0.998        3.797 
  genblk1_16_.less_than_inst    less_than_eq_16              7      6.065     3.236        9.301 
    sr                          sr_latch_33                  3      2.799     0.998        3.797 
  genblk1_17_.greater_than_inst greater_than_eq_17           6      5.365     2.980        8.345 
    sr                          sr_latch_34                  3      2.799     0.998        3.797 
  genblk1_17_.less_than_inst    less_than_eq_17              7      6.065     3.236        9.301 
    sr                          sr_latch_35                  3      2.799     0.998        3.797 
  genblk1_18_.greater_than_inst greater_than_eq_18           6      5.365     2.980        8.345 
    sr                          sr_latch_36                  3      2.799     0.998        3.797 
  genblk1_18_.less_than_inst    less_than_eq_18              7      6.065     3.236        9.301 
    sr                          sr_latch_37                  3      2.799     0.998        3.797 
  genblk1_19_.greater_than_inst greater_than_eq_19           6      5.365     2.980        8.345 
    sr                          sr_latch_38                  3      2.799     0.998        3.797 
  genblk1_19_.less_than_inst    less_than_eq_19              7      6.065     3.236        9.301 
    sr                          sr_latch_39                  3      2.799     0.998        3.797 
  genblk1_20_.greater_than_inst greater_than_eq_20           6      5.365     2.980        8.345 
    sr                          sr_latch_40                  3      2.799     0.998        3.797 
  genblk1_20_.less_than_inst    less_than_eq_20              7      6.065     3.236        9.301 
    sr                          sr_latch_41                  3      2.799     0.998        3.797 
  genblk1_21_.greater_than_inst greater_than_eq_21           6      5.365     2.980        8.345 
    sr                          sr_latch_42                  3      2.799     0.998        3.797 
  genblk1_21_.less_than_inst    less_than_eq_21              7      6.065     3.236        9.301 
    sr                          sr_latch_43                  3      2.799     0.998        3.797 
  genblk1_22_.greater_than_inst greater_than_eq_22           6      5.365     2.980        8.345 
    sr                          sr_latch_44                  3      2.799     0.998        3.797 
  genblk1_22_.less_than_inst    less_than_eq_22              7      6.065     3.236        9.301 
    sr                          sr_latch_45                  3      2.799     0.998        3.797 
  genblk1_23_.greater_than_inst greater_than_eq_23           6      5.365     2.980        8.345 
    sr                          sr_latch_46                  3      2.799     0.998        3.797 
  genblk1_23_.less_than_inst    less_than_eq_23              7      6.065     3.236        9.301 
    sr                          sr_latch_47                  3      2.799     0.998        3.797 
  genblk1_24_.greater_than_inst greater_than_eq_24           6      5.365     2.980        8.345 
    sr                          sr_latch_48                  3      2.799     0.998        3.797 
  genblk1_24_.less_than_inst    less_than_eq_24              7      6.065     3.236        9.301 
    sr                          sr_latch_49                  3      2.799     0.998        3.797 
  genblk1_25_.greater_than_inst greater_than_eq_25           6      5.365     2.980        8.345 
    sr                          sr_latch_50                  3      2.799     0.998        3.797 
  genblk1_25_.less_than_inst    less_than_eq_25              7      6.065     3.236        9.301 
    sr                          sr_latch_51                  3      2.799     0.998        3.797 
  genblk1_26_.greater_than_inst greater_than_eq_26           6      5.365     2.980        8.345 
    sr                          sr_latch_52                  3      2.799     0.998        3.797 
  genblk1_26_.less_than_inst    less_than_eq_26              7      6.065     3.236        9.301 
    sr                          sr_latch_53                  3      2.799     0.998        3.797 
  genblk1_27_.greater_than_inst greater_than_eq_27           6      5.365     2.980        8.345 
    sr                          sr_latch_54                  3      2.799     0.998        3.797 
  genblk1_27_.less_than_inst    less_than_eq_27              7      6.065     3.236        9.301 
    sr                          sr_latch_55                  3      2.799     0.998        3.797 
  genblk1_28_.greater_than_inst greater_than_eq_28           6      5.365     2.980        8.345 
    sr                          sr_latch_56                  3      2.799     0.998        3.797 
  genblk1_28_.less_than_inst    less_than_eq_28              7      6.065     3.236        9.301 
    sr                          sr_latch_57                  3      2.799     0.998        3.797 
  genblk1_29_.greater_than_inst greater_than_eq_29           6      5.365     2.980        8.345 
    sr                          sr_latch_58                  3      2.799     0.998        3.797 
  genblk1_29_.less_than_inst    less_than_eq_29              7      6.065     3.236        9.301 
    sr                          sr_latch_59                  3      2.799     0.998        3.797 
  genblk1_30_.greater_than_inst greater_than_eq_30           6      5.365     2.980        8.345 
    sr                          sr_latch_60                  3      2.799     0.998        3.797 
  genblk1_30_.less_than_inst    less_than_eq_30              7      6.065     3.236        9.301 
    sr                          sr_latch_61                  3      2.799     0.998        3.797 
  genblk1_31_.greater_than_inst greater_than_eq_31           6      5.365     2.980        8.345 
    sr                          sr_latch_62                  3      2.799     0.998        3.797 
  genblk1_31_.less_than_inst    less_than_eq_31              7      6.065     3.236        9.301 
    sr                          sr_latch_63                  3      2.799     0.998        3.797 
