
zephyr.elf:     file format elf32-littlearm


Disassembly of section text:

00000000 <_vector_table>:

	return fd_entry->obj;
}

int z_reserve_fd(void)
{
   0:	20000a40 	.word	0x20000a40
	if (z_syscall_trap()) {
		return (int) arch_syscall_invoke2(*(uintptr_t *)&mutex, *(uintptr_t *)&timeout, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
   4:	000008a1 	.word	0x000008a1
   8:	00002fc1 	.word	0x00002fc1
		if (fdtable[fd].obj == NULL) {
   c:	00000819 	.word	0x00000819
  10:	00000819 	.word	0x00000819
  14:	00000819 	.word	0x00000819
	for (fd = 0; fd < ARRAY_SIZE(fdtable); fd++) {
  18:	00000819 	.word	0x00000819
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
  1c:	00000819 	.word	0x00000819
	errno = ENFILE;
  20:	00000819 	.word	0x00000819
	return -1;
  24:	00000819 	.word	0x00000819
		arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_mutex_unlock(mutex);
  28:	00000819 	.word	0x00000819
  2c:	00000711 	.word	0x00000711
	}

	k_mutex_unlock(&fdtable_lock);

	return fd;
}
  30:	00000819 	.word	0x00000819
		fdtable[fd].obj = FD_OBJ_RESERVED;
  34:	00000819 	.word	0x00000819
  38:	000006bd 	.word	0x000006bd
  3c:	00002fad 	.word	0x00002fad

00000040 <_irq_vector_table>:
  40:	00000861 00000861 00000861 00000861     a...a...a...a...
  50:	00000861 00000861 00000861 00000861     a...a...a...a...
  60:	00000861 00000861 00000861 00000861     a...a...a...a...
  70:	00000861 00000861 00000861 00000861     a...a...a...a...
  80:	00000861 00000861 00000861 00000861     a...a...a...a...
  90:	00000861 00000861 00000861 00000861     a...a...a...a...
  a0:	00000861 00000861 00000861 00000861     a...a...a...a...
  b0:	00000861 00000861 00000861 00000861     a...a...a...a...
  c0:	00000861 00000861 00000861 00000861     a...a...a...a...
  d0:	00000861 00000861 00000861              a...a...a...

Disassembly of section _TEXT_SECTION_NAME_2:

000000dc <__aeabi_uldivmod>:
      dc:	b953      	cbnz	r3, f4 <__aeabi_uldivmod+0x18>
      de:	b94a      	cbnz	r2, f4 <__aeabi_uldivmod+0x18>
      e0:	2900      	cmp	r1, #0
      e2:	bf08      	it	eq
      e4:	2800      	cmpeq	r0, #0
      e6:	bf1c      	itt	ne
      e8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
      ec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
      f0:	f000 b80c 	b.w	10c <__aeabi_idiv0>
      f4:	f1ad 0c08 	sub.w	ip, sp, #8
      f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
      fc:	f000 f808 	bl	110 <__udivmoddi4>
     100:	f8dd e004 	ldr.w	lr, [sp, #4]
     104:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     108:	b004      	add	sp, #16
     10a:	4770      	bx	lr

0000010c <__aeabi_idiv0>:
     10c:	4770      	bx	lr
     10e:	bf00      	nop

00000110 <__udivmoddi4>:
     110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     114:	9f09      	ldr	r7, [sp, #36]	; 0x24
     116:	4615      	mov	r5, r2
     118:	4604      	mov	r4, r0
     11a:	468e      	mov	lr, r1
     11c:	461e      	mov	r6, r3
     11e:	2b00      	cmp	r3, #0
     120:	f040 80cc 	bne.w	2bc <CONFIG_FLASH_SIZE+0xbc>
     124:	428a      	cmp	r2, r1
     126:	fab2 fc82 	clz	ip, r2
     12a:	d94c      	bls.n	1c6 <CONFIG_IDLE_STACK_SIZE+0x86>
     12c:	f1bc 0f00 	cmp.w	ip, #0
     130:	d00b      	beq.n	14a <CONFIG_IDLE_STACK_SIZE+0xa>
     132:	f1cc 0820 	rsb	r8, ip, #32
     136:	fa01 fe0c 	lsl.w	lr, r1, ip
     13a:	fa20 f808 	lsr.w	r8, r0, r8
     13e:	fa02 f50c 	lsl.w	r5, r2, ip
     142:	ea48 0e0e 	orr.w	lr, r8, lr
     146:	fa00 f40c 	lsl.w	r4, r0, ip
     14a:	ea4f 4915 	mov.w	r9, r5, lsr #16
     14e:	fa1f f885 	uxth.w	r8, r5
     152:	fbbe faf9 	udiv	sl, lr, r9
     156:	0c21      	lsrs	r1, r4, #16
     158:	fb09 e31a 	mls	r3, r9, sl, lr
     15c:	fb0a fb08 	mul.w	fp, sl, r8
     160:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
     164:	459b      	cmp	fp, r3
     166:	d92a      	bls.n	1be <CONFIG_IDLE_STACK_SIZE+0x7e>
     168:	18eb      	adds	r3, r5, r3
     16a:	f10a 30ff 	add.w	r0, sl, #4294967295	; 0xffffffff
     16e:	d204      	bcs.n	17a <CONFIG_IDLE_STACK_SIZE+0x3a>
     170:	459b      	cmp	fp, r3
     172:	d902      	bls.n	17a <CONFIG_IDLE_STACK_SIZE+0x3a>
     174:	f1aa 0002 	sub.w	r0, sl, #2
     178:	442b      	add	r3, r5
     17a:	eba3 030b 	sub.w	r3, r3, fp
     17e:	b2a4      	uxth	r4, r4
     180:	fbb3 f2f9 	udiv	r2, r3, r9
     184:	fb09 3312 	mls	r3, r9, r2, r3
     188:	fb02 f808 	mul.w	r8, r2, r8
     18c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     190:	45a0      	cmp	r8, r4
     192:	d916      	bls.n	1c2 <CONFIG_IDLE_STACK_SIZE+0x82>
     194:	192c      	adds	r4, r5, r4
     196:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     19a:	d203      	bcs.n	1a4 <CONFIG_IDLE_STACK_SIZE+0x64>
     19c:	45a0      	cmp	r8, r4
     19e:	d901      	bls.n	1a4 <CONFIG_IDLE_STACK_SIZE+0x64>
     1a0:	1e93      	subs	r3, r2, #2
     1a2:	442c      	add	r4, r5
     1a4:	eba4 0408 	sub.w	r4, r4, r8
     1a8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1ac:	b127      	cbz	r7, 1b8 <CONFIG_IDLE_STACK_SIZE+0x78>
     1ae:	fa24 f40c 	lsr.w	r4, r4, ip
     1b2:	2300      	movs	r3, #0
     1b4:	603c      	str	r4, [r7, #0]
     1b6:	607b      	str	r3, [r7, #4]
     1b8:	4631      	mov	r1, r6
     1ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1be:	4650      	mov	r0, sl
     1c0:	e7db      	b.n	17a <CONFIG_IDLE_STACK_SIZE+0x3a>
     1c2:	4613      	mov	r3, r2
     1c4:	e7ee      	b.n	1a4 <CONFIG_IDLE_STACK_SIZE+0x64>
     1c6:	b902      	cbnz	r2, 1ca <CONFIG_IDLE_STACK_SIZE+0x8a>
     1c8:	deff      	udf	#255	; 0xff
     1ca:	f1bc 0f00 	cmp.w	ip, #0
     1ce:	d12e      	bne.n	22e <CONFIG_FLASH_SIZE+0x2e>
     1d0:	1a8b      	subs	r3, r1, r2
     1d2:	2601      	movs	r6, #1
     1d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1d8:	b2aa      	uxth	r2, r5
     1da:	fbb3 f8fe 	udiv	r8, r3, lr
     1de:	0c21      	lsrs	r1, r4, #16
     1e0:	fb0e 3318 	mls	r3, lr, r8, r3
     1e4:	fb08 f902 	mul.w	r9, r8, r2
     1e8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
     1ec:	4599      	cmp	r9, r3
     1ee:	d961      	bls.n	2b4 <CONFIG_FLASH_SIZE+0xb4>
     1f0:	18eb      	adds	r3, r5, r3
     1f2:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     1f6:	d204      	bcs.n	202 <CONFIG_FLASH_SIZE+0x2>
     1f8:	4599      	cmp	r9, r3
     1fa:	d902      	bls.n	202 <CONFIG_FLASH_SIZE+0x2>
     1fc:	f1a8 0002 	sub.w	r0, r8, #2
     200:	442b      	add	r3, r5
     202:	eba3 0309 	sub.w	r3, r3, r9
     206:	b2a4      	uxth	r4, r4
     208:	fbb3 f1fe 	udiv	r1, r3, lr
     20c:	fb0e 3311 	mls	r3, lr, r1, r3
     210:	434a      	muls	r2, r1
     212:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     216:	42a2      	cmp	r2, r4
     218:	d94e      	bls.n	2b8 <CONFIG_FLASH_SIZE+0xb8>
     21a:	192c      	adds	r4, r5, r4
     21c:	f101 33ff 	add.w	r3, r1, #4294967295	; 0xffffffff
     220:	d203      	bcs.n	22a <CONFIG_FLASH_SIZE+0x2a>
     222:	42a2      	cmp	r2, r4
     224:	d901      	bls.n	22a <CONFIG_FLASH_SIZE+0x2a>
     226:	1e8b      	subs	r3, r1, #2
     228:	442c      	add	r4, r5
     22a:	1aa4      	subs	r4, r4, r2
     22c:	e7bc      	b.n	1a8 <CONFIG_IDLE_STACK_SIZE+0x68>
     22e:	f1cc 0e20 	rsb	lr, ip, #32
     232:	fa02 f50c 	lsl.w	r5, r2, ip
     236:	fa21 f90e 	lsr.w	r9, r1, lr
     23a:	fa01 f30c 	lsl.w	r3, r1, ip
     23e:	fa20 fe0e 	lsr.w	lr, r0, lr
     242:	ea4e 0303 	orr.w	r3, lr, r3
     246:	ea4f 4815 	mov.w	r8, r5, lsr #16
     24a:	fa00 f40c 	lsl.w	r4, r0, ip
     24e:	fbb9 f1f8 	udiv	r1, r9, r8
     252:	fa1f fe85 	uxth.w	lr, r5
     256:	fb08 9211 	mls	r2, r8, r1, r9
     25a:	0c18      	lsrs	r0, r3, #16
     25c:	fb01 f60e 	mul.w	r6, r1, lr
     260:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
     264:	4296      	cmp	r6, r2
     266:	d921      	bls.n	2ac <CONFIG_FLASH_SIZE+0xac>
     268:	18aa      	adds	r2, r5, r2
     26a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
     26e:	d203      	bcs.n	278 <CONFIG_FLASH_SIZE+0x78>
     270:	4296      	cmp	r6, r2
     272:	d901      	bls.n	278 <CONFIG_FLASH_SIZE+0x78>
     274:	1e88      	subs	r0, r1, #2
     276:	442a      	add	r2, r5
     278:	1b92      	subs	r2, r2, r6
     27a:	b29b      	uxth	r3, r3
     27c:	fbb2 f9f8 	udiv	r9, r2, r8
     280:	fb08 2219 	mls	r2, r8, r9, r2
     284:	fb09 fe0e 	mul.w	lr, r9, lr
     288:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
     28c:	459e      	cmp	lr, r3
     28e:	d90f      	bls.n	2b0 <CONFIG_FLASH_SIZE+0xb0>
     290:	18eb      	adds	r3, r5, r3
     292:	f109 36ff 	add.w	r6, r9, #4294967295	; 0xffffffff
     296:	d204      	bcs.n	2a2 <CONFIG_FLASH_SIZE+0xa2>
     298:	459e      	cmp	lr, r3
     29a:	d902      	bls.n	2a2 <CONFIG_FLASH_SIZE+0xa2>
     29c:	f1a9 0602 	sub.w	r6, r9, #2
     2a0:	442b      	add	r3, r5
     2a2:	eba3 030e 	sub.w	r3, r3, lr
     2a6:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
     2aa:	e793      	b.n	1d4 <CONFIG_IDLE_STACK_SIZE+0x94>
     2ac:	4608      	mov	r0, r1
     2ae:	e7e3      	b.n	278 <CONFIG_FLASH_SIZE+0x78>
     2b0:	464e      	mov	r6, r9
     2b2:	e7f6      	b.n	2a2 <CONFIG_FLASH_SIZE+0xa2>
     2b4:	4640      	mov	r0, r8
     2b6:	e7a4      	b.n	202 <CONFIG_FLASH_SIZE+0x2>
     2b8:	460b      	mov	r3, r1
     2ba:	e7b6      	b.n	22a <CONFIG_FLASH_SIZE+0x2a>
     2bc:	428b      	cmp	r3, r1
     2be:	d905      	bls.n	2cc <CONFIG_FLASH_SIZE+0xcc>
     2c0:	b10f      	cbz	r7, 2c6 <CONFIG_FLASH_SIZE+0xc6>
     2c2:	e9c7 0100 	strd	r0, r1, [r7]
     2c6:	2600      	movs	r6, #0
     2c8:	4630      	mov	r0, r6
     2ca:	e775      	b.n	1b8 <CONFIG_IDLE_STACK_SIZE+0x78>
     2cc:	fab3 fc83 	clz	ip, r3
     2d0:	f1bc 0f00 	cmp.w	ip, #0
     2d4:	d10f      	bne.n	2f6 <CONFIG_FLASH_SIZE+0xf6>
     2d6:	428b      	cmp	r3, r1
     2d8:	d301      	bcc.n	2de <CONFIG_FLASH_SIZE+0xde>
     2da:	4282      	cmp	r2, r0
     2dc:	d809      	bhi.n	2f2 <CONFIG_FLASH_SIZE+0xf2>
     2de:	1a84      	subs	r4, r0, r2
     2e0:	eb61 0e03 	sbc.w	lr, r1, r3
     2e4:	2001      	movs	r0, #1
     2e6:	2f00      	cmp	r7, #0
     2e8:	d06a      	beq.n	3c0 <CONFIG_FLASH_SIZE+0x1c0>
     2ea:	e9c7 4e00 	strd	r4, lr, [r7]
     2ee:	2600      	movs	r6, #0
     2f0:	e762      	b.n	1b8 <CONFIG_IDLE_STACK_SIZE+0x78>
     2f2:	4660      	mov	r0, ip
     2f4:	e7f7      	b.n	2e6 <CONFIG_FLASH_SIZE+0xe6>
     2f6:	f1cc 0e20 	rsb	lr, ip, #32
     2fa:	fa03 f30c 	lsl.w	r3, r3, ip
     2fe:	fa22 f50e 	lsr.w	r5, r2, lr
     302:	fa21 f40e 	lsr.w	r4, r1, lr
     306:	431d      	orrs	r5, r3
     308:	fa01 f30c 	lsl.w	r3, r1, ip
     30c:	fa20 f10e 	lsr.w	r1, r0, lr
     310:	430b      	orrs	r3, r1
     312:	ea4f 4a15 	mov.w	sl, r5, lsr #16
     316:	fa00 f60c 	lsl.w	r6, r0, ip
     31a:	fbb4 f9fa 	udiv	r9, r4, sl
     31e:	fa1f f885 	uxth.w	r8, r5
     322:	fb0a 4019 	mls	r0, sl, r9, r4
     326:	0c1c      	lsrs	r4, r3, #16
     328:	fb09 f108 	mul.w	r1, r9, r8
     32c:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
     330:	42a1      	cmp	r1, r4
     332:	fa02 f20c 	lsl.w	r2, r2, ip
     336:	d93f      	bls.n	3b8 <CONFIG_FLASH_SIZE+0x1b8>
     338:	192c      	adds	r4, r5, r4
     33a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     33e:	d204      	bcs.n	34a <CONFIG_FLASH_SIZE+0x14a>
     340:	42a1      	cmp	r1, r4
     342:	d902      	bls.n	34a <CONFIG_FLASH_SIZE+0x14a>
     344:	f1a9 0002 	sub.w	r0, r9, #2
     348:	442c      	add	r4, r5
     34a:	1a64      	subs	r4, r4, r1
     34c:	b29b      	uxth	r3, r3
     34e:	fbb4 f9fa 	udiv	r9, r4, sl
     352:	fb0a 4419 	mls	r4, sl, r9, r4
     356:	fb09 f808 	mul.w	r8, r9, r8
     35a:	ea43 4104 	orr.w	r1, r3, r4, lsl #16
     35e:	4588      	cmp	r8, r1
     360:	d92c      	bls.n	3bc <CONFIG_FLASH_SIZE+0x1bc>
     362:	1869      	adds	r1, r5, r1
     364:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
     368:	d204      	bcs.n	374 <CONFIG_FLASH_SIZE+0x174>
     36a:	4588      	cmp	r8, r1
     36c:	d902      	bls.n	374 <CONFIG_FLASH_SIZE+0x174>
     36e:	f1a9 0302 	sub.w	r3, r9, #2
     372:	4429      	add	r1, r5
     374:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     378:	eba1 0108 	sub.w	r1, r1, r8
     37c:	fba0 8902 	umull	r8, r9, r0, r2
     380:	4549      	cmp	r1, r9
     382:	46c2      	mov	sl, r8
     384:	464c      	mov	r4, r9
     386:	d302      	bcc.n	38e <CONFIG_FLASH_SIZE+0x18e>
     388:	d106      	bne.n	398 <CONFIG_FLASH_SIZE+0x198>
     38a:	4546      	cmp	r6, r8
     38c:	d204      	bcs.n	398 <CONFIG_FLASH_SIZE+0x198>
     38e:	ebb8 0a02 	subs.w	sl, r8, r2
     392:	eb69 0405 	sbc.w	r4, r9, r5
     396:	3801      	subs	r0, #1
     398:	b197      	cbz	r7, 3c0 <CONFIG_FLASH_SIZE+0x1c0>
     39a:	ebb6 030a 	subs.w	r3, r6, sl
     39e:	eb61 0604 	sbc.w	r6, r1, r4
     3a2:	fa06 fe0e 	lsl.w	lr, r6, lr
     3a6:	fa23 f30c 	lsr.w	r3, r3, ip
     3aa:	ea4e 0303 	orr.w	r3, lr, r3
     3ae:	fa26 f60c 	lsr.w	r6, r6, ip
     3b2:	e9c7 3600 	strd	r3, r6, [r7]
     3b6:	e79a      	b.n	2ee <CONFIG_FLASH_SIZE+0xee>
     3b8:	4648      	mov	r0, r9
     3ba:	e7c6      	b.n	34a <CONFIG_FLASH_SIZE+0x14a>
     3bc:	464b      	mov	r3, r9
     3be:	e7d9      	b.n	374 <CONFIG_FLASH_SIZE+0x174>
     3c0:	463e      	mov	r6, r7
     3c2:	e6f9      	b.n	1b8 <CONFIG_IDLE_STACK_SIZE+0x78>

000003c4 <trigger_handler>:
#define MY_REGISTER1 (*(volatile uint8_t*)0x2000F000)

static void trigger_handler(struct device *dev, struct sensor_trigger *trigger)
{
	ARG_UNUSED(trigger);
	MY_REGISTER1=0x11;
     3c4:	4a09      	ldr	r2, [pc, #36]	; (3ec <CONFIG_CST816S_ACTIVITY_THRESHOLD+0x4>)
     3c6:	2111      	movs	r1, #17
{
     3c8:	b508      	push	{r3, lr}
	MY_REGISTER1=0x11;
     3ca:	7011      	strb	r1, [r2, #0]
static inline int z_impl_sensor_sample_fetch(struct device *dev)
{
	const struct sensor_driver_api *api =
		(const struct sensor_driver_api *)dev->driver_api;

	return api->sample_fetch(dev, SENSOR_CHAN_ALL);
     3cc:	6843      	ldr	r3, [r0, #4]
     3ce:	2125      	movs	r1, #37	; 0x25
     3d0:	689b      	ldr	r3, [r3, #8]
     3d2:	4798      	blx	r3
	if (sensor_sample_fetch(dev)) {
     3d4:	b120      	cbz	r0, 3e0 <trigger_handler+0x1c>
		printf("sensor_sample_fetch failed\n");
     3d6:	4806      	ldr	r0, [pc, #24]	; (3f0 <CONFIG_CST816S_ACTIVITY_THRESHOLD+0x8>)
		return;
	}

	k_sem_give(&sem);
}
     3d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		printf("sensor_sample_fetch failed\n");
     3dc:	f001 b8f4 	b.w	15c8 <printf>
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
     3e0:	4804      	ldr	r0, [pc, #16]	; (3f4 <CONFIG_CST816S_ACTIVITY_THRESHOLD+0xc>)
}
     3e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
     3e6:	f002 ba9d 	b.w	2924 <z_impl_k_sem_give>
     3ea:	bf00      	nop
     3ec:	2000f000 	.word	0x2000f000
     3f0:	00003ad0 	.word	0x00003ad0
     3f4:	20001418 	.word	0x20001418

000003f8 <main>:

void main(void)
{
     3f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
	MY_REGISTER1=0xff;
     3fa:	4d12      	ldr	r5, [pc, #72]	; (444 <CONFIG_CST816S_THREAD_STACK_SIZE+0x44>)
     3fc:	23ff      	movs	r3, #255	; 0xff
     3fe:	702b      	strb	r3, [r5, #0]
	if (z_syscall_trap()) {
		return (struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     400:	4811      	ldr	r0, [pc, #68]	; (448 <CONFIG_CST816S_THREAD_STACK_SIZE+0x48>)
     402:	f001 ff67 	bl	22d4 <z_impl_device_get_binding>
	struct sensor_value accel[3];
	struct device *dev = device_get_binding(DT_INST_0_HYNITRON_CST816S_LABEL);
	if (dev == NULL) {
     406:	4604      	mov	r4, r0
     408:	b928      	cbnz	r0, 416 <CONFIG_CST816S_THREAD_STACK_SIZE+0x16>
		printf("Could not get %s device\n", DT_INST_0_HYNITRON_CST816S_LABEL);
     40a:	490f      	ldr	r1, [pc, #60]	; (448 <CONFIG_CST816S_THREAD_STACK_SIZE+0x48>)
     40c:	480f      	ldr	r0, [pc, #60]	; (44c <CONFIG_CST816S_THREAD_STACK_SIZE+0x4c>)
     40e:	f001 f8db 	bl	15c8 <printf>
	MY_REGISTER1=0xe1;
     412:	23e1      	movs	r3, #225	; 0xe1
     414:	702b      	strb	r3, [r5, #0]
	//	return;
	}

	struct sensor_trigger trig = {
     416:	4b0e      	ldr	r3, [pc, #56]	; (450 <CONFIG_CST816S_THREAD_STACK_SIZE+0x50>)
     418:	6818      	ldr	r0, [r3, #0]
	if (api->trigger_set == NULL) {
     41a:	6863      	ldr	r3, [r4, #4]
     41c:	9001      	str	r0, [sp, #4]
     41e:	685b      	ldr	r3, [r3, #4]
     420:	b94b      	cbnz	r3, 436 <CONFIG_CST816S_THREAD_STACK_SIZE+0x36>
	};


	if (IS_ENABLED(CONFIG_CST816S_TRIGGER)) {
		if (sensor_trigger_set(dev, &trig, trigger_handler)) {
			printf("Could not set trigger\n");
     422:	480c      	ldr	r0, [pc, #48]	; (454 <CONFIG_CST816S_THREAD_STACK_SIZE+0x54>)
     424:	f001 f8d0 	bl	15c8 <printf>
	return z_impl_k_sem_take(sem, timeout);
     428:	4c0b      	ldr	r4, [pc, #44]	; (458 <CONFIG_CST816S_THREAD_STACK_SIZE+0x58>)
     42a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
     42e:	4620      	mov	r0, r4
     430:	f002 fa9e 	bl	2970 <z_impl_k_sem_take>
     434:	e7f9      	b.n	42a <CONFIG_CST816S_THREAD_STACK_SIZE+0x2a>
	return api->trigger_set(dev, trig, handler);
     436:	4a09      	ldr	r2, [pc, #36]	; (45c <CONFIG_CST816S_THREAD_STACK_SIZE+0x5c>)
     438:	a901      	add	r1, sp, #4
     43a:	4620      	mov	r0, r4
     43c:	4798      	blx	r3
		if (sensor_trigger_set(dev, &trig, trigger_handler)) {
     43e:	2800      	cmp	r0, #0
     440:	d0f2      	beq.n	428 <CONFIG_CST816S_THREAD_STACK_SIZE+0x28>
     442:	e7ee      	b.n	422 <CONFIG_CST816S_THREAD_STACK_SIZE+0x22>
     444:	2000f000 	.word	0x2000f000
     448:	00003a98 	.word	0x00003a98
     44c:	00003aa0 	.word	0x00003aa0
     450:	000039d4 	.word	0x000039d4
     454:	00003ab9 	.word	0x00003ab9
     458:	20001418 	.word	0x20001418
     45c:	000003c5 	.word	0x000003c5

00000460 <nrf_power_clock_isr>:
#endif
}

NRF_STATIC_INLINE bool nrf_clock_event_check(NRF_CLOCK_Type const * p_reg, nrf_clock_event_t event)
{
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     460:	4b16      	ldr	r3, [pc, #88]	; (4bc <nrf_power_clock_isr+0x5c>)
	}
#endif
}

void nrf_power_clock_isr(void *arg)
{
     462:	b507      	push	{r0, r1, r2, lr}
     464:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     466:	b182      	cbz	r2, 48a <nrf_power_clock_isr+0x2a>
    return p_reg->INTENSET & mask;
     468:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     46c:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     470:	07d1      	lsls	r1, r2, #31
     472:	d50a      	bpl.n	48a <nrf_power_clock_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     474:	2200      	movs	r2, #0
     476:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
     478:	681b      	ldr	r3, [r3, #0]
	struct device *dev = DEVICE_GET(clock_nrf);

	if (clock_event_check_and_clean(NRF_CLOCK_EVENT_HFCLKSTARTED,
					NRF_CLOCK_INT_HF_STARTED_MASK)) {
		struct nrf_clock_control_sub_data *data =
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
     47a:	4811      	ldr	r0, [pc, #68]	; (4c0 <nrf_power_clock_isr+0x60>)
     47c:	9300      	str	r3, [sp, #0]
    (void)dummy;
     47e:	9b00      	ldr	r3, [sp, #0]

		/* Check needed due to anomaly 201:
		 * HFCLKSTARTED may be generated twice.
		 */
		if (!data->started) {
     480:	6883      	ldr	r3, [r0, #8]
     482:	7a59      	ldrb	r1, [r3, #9]
     484:	b909      	cbnz	r1, 48a <nrf_power_clock_isr+0x2a>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
     486:	f002 fca2 	bl	2dce <clkstarted_handle>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
     48a:	4b0e      	ldr	r3, [pc, #56]	; (4c4 <nrf_power_clock_isr+0x64>)
     48c:	681a      	ldr	r2, [r3, #0]
	bool ret = nrf_clock_event_check(NRF_CLOCK, evt) &&
     48e:	b18a      	cbz	r2, 4b4 <nrf_power_clock_isr+0x54>
    return p_reg->INTENSET & mask;
     490:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     494:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
	if (ret) {
     498:	0792      	lsls	r2, r2, #30
     49a:	d50b      	bpl.n	4b4 <nrf_power_clock_isr+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
     49c:	2200      	movs	r2, #0
     49e:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
     4a0:	681b      	ldr	r3, [r3, #0]
     4a2:	9301      	str	r3, [sp, #4]
    (void)dummy;
     4a4:	9b01      	ldr	r3, [sp, #4]
					NRF_CLOCK_INT_LF_STARTED_MASK)) {
		if (IS_ENABLED(
			CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
			z_nrf_clock_calibration_lfclk_started(dev);
		}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
     4a6:	4806      	ldr	r0, [pc, #24]	; (4c0 <nrf_power_clock_isr+0x60>)
     4a8:	2101      	movs	r1, #1
	usb_power_isr();

	if (IS_ENABLED(CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION)) {
		z_nrf_clock_calibration_isr();
	}
}
     4aa:	b003      	add	sp, #12
     4ac:	f85d eb04 	ldr.w	lr, [sp], #4
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
     4b0:	f002 bc8d 	b.w	2dce <clkstarted_handle>
}
     4b4:	b003      	add	sp, #12
     4b6:	f85d fb04 	ldr.w	pc, [sp], #4
     4ba:	bf00      	nop
     4bc:	40000100 	.word	0x40000100
     4c0:	200013dc 	.word	0x200013dc
     4c4:	40000104 	.word	0x40000104

000004c8 <rtc1_nrf_isr>:
 * symbol.
 */
void rtc1_nrf_isr(void *arg)
{
	ARG_UNUSED(arg);
	RTC->EVENTS_COMPARE[0] = 0;
     4c8:	4b0d      	ldr	r3, [pc, #52]	; (500 <rtc1_nrf_isr+0x38>)
     4ca:	2200      	movs	r2, #0
     4cc:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		:
		: "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	unsigned int tmp;

	__asm__ volatile(
     4d0:	f04f 0220 	mov.w	r2, #32
     4d4:	f3ef 8111 	mrs	r1, BASEPRI
     4d8:	f382 8811 	msr	BASEPRI, r2
     4dc:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t t = counter();
	u32_t dticks = counter_sub(t, last_count) / CYC_PER_TICK;
     4e0:	4a08      	ldr	r2, [pc, #32]	; (504 <rtc1_nrf_isr+0x3c>)
#endif
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
     4e2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
     4e6:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
     4e8:	1ac0      	subs	r0, r0, r3
     4ea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
     4ee:	4403      	add	r3, r0
     4f0:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     4f2:	f381 8811 	msr	BASEPRI, r1
     4f6:	f3bf 8f6f 	isb	sy
		}
		set_comparator(next);
	}

	k_spin_unlock(&lock, key);
	z_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ? dticks : 1);
     4fa:	f002 bb9f 	b.w	2c3c <z_clock_announce>
     4fe:	bf00      	nop
     500:	40011000 	.word	0x40011000
     504:	200004c0 	.word	0x200004c0

00000508 <z_clock_driver_init>:
}

int z_clock_driver_init(struct device *device)
{
     508:	b573      	push	{r0, r1, r4, r5, r6, lr}
     50a:	481c      	ldr	r0, [pc, #112]	; (57c <z_clock_driver_init+0x74>)
     50c:	f001 fee2 	bl	22d4 <z_impl_device_get_binding>
	struct device *clock;

	ARG_UNUSED(device);

	clock = device_get_binding(DT_INST_0_NORDIC_NRF_CLOCK_LABEL);
	if (!clock) {
     510:	b380      	cbz	r0, 574 <z_clock_driver_init+0x6c>
				   clock_control_subsys_t sys)
{
	const struct clock_control_driver_api *api =
		(const struct clock_control_driver_api *)dev->driver_api;

	return api->on(dev, sys);
     512:	6843      	ldr	r3, [r0, #4]
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
     514:	4d1a      	ldr	r5, [pc, #104]	; (580 <z_clock_driver_init+0x78>)
     516:	681b      	ldr	r3, [r3, #0]
     518:	2101      	movs	r1, #1
     51a:	4798      	blx	r3
    p_reg->CC[ch] = cc_val;
     51c:	2601      	movs	r6, #1
    p_reg->PRESCALER = val;
     51e:	2400      	movs	r4, #0
    p_reg->INTENSET = mask;
     520:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    p_reg->PRESCALER = val;
     524:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->CC[ch] = cc_val;
     528:	f8c5 6540 	str.w	r6, [r5, #1344]	; 0x540
    p_reg->INTENSET = mask;
     52c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
     530:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
     534:	f503 538a 	add.w	r3, r3, #4416	; 0x1140
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     538:	f44f 3200 	mov.w	r2, #131072	; 0x20000
     53c:	601c      	str	r4, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
     53e:	681b      	ldr	r3, [r3, #0]
     540:	9301      	str	r3, [sp, #4]
    (void)dummy;
     542:	9b01      	ldr	r3, [sp, #4]
     544:	4b0f      	ldr	r3, [pc, #60]	; (584 <z_clock_driver_init+0x7c>)

	/* Clear the event flag and possible pending interrupt */
	nrf_rtc_event_clear(RTC, NRF_RTC_EVENT_COMPARE_0);
	NVIC_ClearPendingIRQ(RTC1_IRQn);

	IRQ_CONNECT(RTC1_IRQn, 1, rtc1_nrf_isr, 0, 0);
     546:	4631      	mov	r1, r6
     548:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
     54c:	2011      	movs	r0, #17
     54e:	4622      	mov	r2, r4
     550:	f000 f8fe 	bl	750 <z_arm_irq_priority_set>
	irq_enable(RTC1_IRQn);
     554:	2011      	movs	r0, #17
     556:	f000 f8eb 	bl	730 <arch_irq_enable>
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
     55a:	4b0b      	ldr	r3, [pc, #44]	; (588 <z_clock_driver_init+0x80>)
     55c:	601e      	str	r6, [r3, #0]
     55e:	602e      	str	r6, [r5, #0]
     return p_reg->COUNTER;
     560:	f8d5 3504 	ldr.w	r3, [r5, #1284]	; 0x504

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	if (!IS_ENABLED(TICKLESS_KERNEL)) {
		set_comparator(counter() + CYC_PER_TICK);
     564:	4433      	add	r3, r6
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     566:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
     56a:	f8c5 3540 	str.w	r3, [r5, #1344]	; 0x540
	}

	return 0;
     56e:	4620      	mov	r0, r4
}
     570:	b002      	add	sp, #8
     572:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
     574:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     578:	e7fa      	b.n	570 <z_clock_driver_init+0x68>
     57a:	bf00      	nop
     57c:	00003aec 	.word	0x00003aec
     580:	40011000 	.word	0x40011000
     584:	e000e100 	.word	0xe000e100
     588:	40011008 	.word	0x40011008

0000058c <z_clock_set_timeout>:

void z_clock_set_timeout(s32_t ticks, bool idle)
{
     58c:	b5f0      	push	{r4, r5, r6, r7, lr}
	ARG_UNUSED(idle);

#ifdef CONFIG_TICKLESS_KERNEL
	ticks = (ticks == K_FOREVER) ? MAX_TICKS : ticks;
     58e:	4e25      	ldr	r6, [pc, #148]	; (624 <z_clock_set_timeout+0x98>)
     590:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
     594:	bf08      	it	eq
     596:	4630      	moveq	r0, r6
	__asm__ volatile(
     598:	f04f 0320 	mov.w	r3, #32
     59c:	f3ef 8511 	mrs	r5, BASEPRI
     5a0:	f383 8811 	msr	BASEPRI, r3
     5a4:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
     5a8:	491f      	ldr	r1, [pc, #124]	; (628 <z_clock_set_timeout+0x9c>)
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t cyc, dt, t = counter();
	u32_t unannounced = counter_sub(t, last_count);
     5aa:	4b20      	ldr	r3, [pc, #128]	; (62c <z_clock_set_timeout+0xa0>)
     5ac:	f8d1 4504 	ldr.w	r4, [r1, #1284]	; 0x504
     5b0:	681b      	ldr	r3, [r3, #0]
	return (a - b) & COUNTER_MAX;
     5b2:	1ae2      	subs	r2, r4, r3
     5b4:	f022 477f 	bic.w	r7, r2, #4278190080	; 0xff000000
	/* If we haven't announced for more than half the 24-bit wrap
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
     5b8:	0212      	lsls	r2, r2, #8
     5ba:	d419      	bmi.n	5f0 <z_clock_set_timeout+0x64>
	ticks = MAX(MIN(ticks - 1, (s32_t)MAX_TICKS), 0);
     5bc:	1e42      	subs	r2, r0, #1
     5be:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
     5c2:	42b2      	cmp	r2, r6
     5c4:	bfa8      	it	ge
     5c6:	4632      	movge	r2, r6
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
     5c8:	1c78      	adds	r0, r7, #1
     5ca:	4410      	add	r0, r2
	 */
	if (cyc > MAX_CYCLES) {
		cyc = MAX_CYCLES;
	}

	cyc += last_count;
     5cc:	42b0      	cmp	r0, r6
     5ce:	bf94      	ite	ls
     5d0:	1818      	addls	r0, r3, r0
     5d2:	1998      	addhi	r0, r3, r6
	return (a - b) & COUNTER_MAX;
     5d4:	1b04      	subs	r4, r0, r4
     5d6:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
     5da:	f020 437f 	bic.w	r3, r0, #4278190080	; 0xff000000
	 * least on nRF52.  Some experimentation on nrf52840 shows
	 * that you need to be early by about 400 processor cycles
	 * (about 1/5th of a RTC cycle) in order to reliably get the
	 * interrupt.  The docs say two cycles, they mean two cycles.
	 */
	if (counter_sub(cyc, t) > 2) {
     5de:	2c02      	cmp	r4, #2
    p_reg->CC[ch] = cc_val;
     5e0:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
     5e4:	d906      	bls.n	5f4 <z_clock_set_timeout+0x68>
	__asm__ volatile(
     5e6:	f385 8811 	msr	BASEPRI, r5
     5ea:	f3bf 8f6f 	isb	sy
	}
#endif

	k_spin_unlock(&lock, key);
#endif /* CONFIG_TICKLESS_KERNEL */
}
     5ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ticks = 0;
     5f0:	2200      	movs	r2, #0
     5f2:	e7e9      	b.n	5c8 <z_clock_set_timeout+0x3c>
     return p_reg->COUNTER;
     5f4:	f8d1 3504 	ldr.w	r3, [r1, #1284]	; 0x504
		if (dt == 0 || dt > 0x7fffff) {
     5f8:	4a0d      	ldr	r2, [pc, #52]	; (630 <z_clock_set_timeout+0xa4>)
	return (a - b) & COUNTER_MAX;
     5fa:	1ac3      	subs	r3, r0, r3
     5fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
		if (dt == 0 || dt > 0x7fffff) {
     600:	1e5c      	subs	r4, r3, #1
     602:	4294      	cmp	r4, r2
     604:	d905      	bls.n	612 <z_clock_set_timeout+0x86>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     606:	4b0b      	ldr	r3, [pc, #44]	; (634 <z_clock_set_timeout+0xa8>)
     608:	f44f 3200 	mov.w	r2, #131072	; 0x20000
     60c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
     610:	e7e9      	b.n	5e6 <z_clock_set_timeout+0x5a>
		} else if (dt == 1) {
     612:	2b01      	cmp	r3, #1
			set_comparator(cyc + 2);
     614:	bf02      	ittt	eq
     616:	3002      	addeq	r0, #2
	nrf_rtc_cc_set(RTC, 0, cyc & COUNTER_MAX);
     618:	f020 407f 	biceq.w	r0, r0, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
     61c:	f8c1 0540 	streq.w	r0, [r1, #1344]	; 0x540
     620:	e7e1      	b.n	5e6 <z_clock_set_timeout+0x5a>
     622:	bf00      	nop
     624:	00fffffe 	.word	0x00fffffe
     628:	40011000 	.word	0x40011000
     62c:	200004c0 	.word	0x200004c0
     630:	007ffffe 	.word	0x007ffffe
     634:	e000e100 	.word	0xe000e100

00000638 <z_clock_elapsed>:
	__asm__ volatile(
     638:	f04f 0220 	mov.w	r2, #32
     63c:	f3ef 8311 	mrs	r3, BASEPRI
     640:	f382 8811 	msr	BASEPRI, r2
     644:	f3bf 8f6f 	isb	sy
     return p_reg->COUNTER;
     648:	4a06      	ldr	r2, [pc, #24]	; (664 <z_clock_elapsed+0x2c>)
     64a:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	k_spinlock_key_t key = k_spin_lock(&lock);
	u32_t ret = counter_sub(counter(), last_count) / CYC_PER_TICK;
     64e:	4a06      	ldr	r2, [pc, #24]	; (668 <z_clock_elapsed+0x30>)
	return (a - b) & COUNTER_MAX;
     650:	6812      	ldr	r2, [r2, #0]
     652:	1a80      	subs	r0, r0, r2
     654:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	__asm__ volatile(
     658:	f383 8811 	msr	BASEPRI, r3
     65c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&lock, key);
	return ret;
}
     660:	4770      	bx	lr
     662:	bf00      	nop
     664:	40011000 	.word	0x40011000
     668:	200004c0 	.word	0x200004c0

0000066c <z_arm_exc_exit>:
    /* r0 contains the caller mode */
    push {r0, lr}
#endif

#ifdef CONFIG_PREEMPT_ENABLED
    ldr r0, =_kernel
     66c:	4804      	ldr	r0, [pc, #16]	; (680 <_EXIT_EXC+0x2>)

    ldr r1, [r0, #_kernel_offset_to_current]
     66e:	6881      	ldr	r1, [r0, #8]

    ldr r0, [r0, #_kernel_offset_to_ready_q_cache]
     670:	6a40      	ldr	r0, [r0, #36]	; 0x24
    cmp r0, r1
     672:	4288      	cmp	r0, r1
    beq _EXIT_EXC
     674:	d003      	beq.n	67e <_EXIT_EXC>

#if defined(CONFIG_CPU_CORTEX_M)
    /* context switch required, pend the PendSV exception */
    ldr r1, =_SCS_ICSR
     676:	4903      	ldr	r1, [pc, #12]	; (684 <_EXIT_EXC+0x6>)
    ldr r2, =_SCS_ICSR_PENDSV
     678:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    str r2, [r1]
     67c:	600a      	str	r2, [r1, #0]

0000067e <_EXIT_EXC>:
    bl z_check_stack_sentinel
#endif /* CONFIG_CPU_CORTEX_M */
#endif /* CONFIG_STACK_SENTINEL */

#if defined(CONFIG_CPU_CORTEX_M)
    bx lr
     67e:	4770      	bx	lr
    ldr r0, =_kernel
     680:	200005fc 	.word	0x200005fc
    ldr r1, =_SCS_ICSR
     684:	e000ed04 	.word	0xe000ed04

00000688 <arch_swap>:
#ifdef CONFIG_EXECUTION_BENCHMARKING
	read_timer_start_of_swap();
#endif

	/* store off key and return value */
	_current->arch.basepri = key;
     688:	4a09      	ldr	r2, [pc, #36]	; (6b0 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
     68a:	490a      	ldr	r1, [pc, #40]	; (6b4 <arch_swap+0x2c>)
	_current->arch.basepri = key;
     68c:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
     68e:	6809      	ldr	r1, [r1, #0]
     690:	6699      	str	r1, [r3, #104]	; 0x68

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
     692:	4909      	ldr	r1, [pc, #36]	; (6b8 <arch_swap+0x30>)
	_current->arch.basepri = key;
     694:	6658      	str	r0, [r3, #100]	; 0x64
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
     696:	684b      	ldr	r3, [r1, #4]
     698:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
     69c:	604b      	str	r3, [r1, #4]
     69e:	2300      	movs	r3, #0
     6a0:	f383 8811 	msr	BASEPRI, r3
     6a4:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
     6a8:	6893      	ldr	r3, [r2, #8]
}
     6aa:	6e98      	ldr	r0, [r3, #104]	; 0x68
     6ac:	4770      	bx	lr
     6ae:	bf00      	nop
     6b0:	200005fc 	.word	0x200005fc
     6b4:	00003a94 	.word	0x00003a94
     6b8:	e000ed00 	.word	0xe000ed00

000006bc <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_TRACING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
     6bc:	4912      	ldr	r1, [pc, #72]	; (708 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
     6be:	688a      	ldr	r2, [r1, #8]

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
     6c0:	f04f 0028 	mov.w	r0, #40	; 0x28
    add r0, r2
     6c4:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
     6c6:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
     6ca:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
     6ce:	2020      	movs	r0, #32
    msr BASEPRI, r0
     6d0:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
     6d4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
     6d8:	4f0c      	ldr	r7, [pc, #48]	; (70c <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
     6da:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
     6de:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
     6e0:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
     6e2:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
     6e4:	6e50      	ldr	r0, [r2, #100]	; 0x64
    movs r3, #0
     6e6:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
     6e8:	6653      	str	r3, [r2, #100]	; 0x64
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
     6ea:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined (CONFIG_ARM_MPU)
    /* Re-program dynamic memory map */
    push {r2,lr}
     6ee:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
     6f0:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
     6f2:	f002 fc6c 	bl	2fce <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
     6f6:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
     6fa:	f102 0028 	add.w	r0, r2, #40	; 0x28
    ldmia r0, {v1-v8, ip}
     6fe:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
    mov r0, #0
    msr PSPLIM, r0
#endif /* CONFIG_BUILTIN_STACK_GUARD */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
     702:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (_IntExit or z_arm_svc)
     */
    bx lr
     706:	4770      	bx	lr
    ldr r1, =_kernel
     708:	200005fc 	.word	0x200005fc
    ldr v4, =_SCS_ICSR
     70c:	e000ed04 	.word	0xe000ed04

00000710 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
     710:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
     714:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
     716:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
     71a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
     71e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
     720:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
     724:	2902      	cmp	r1, #2
    beq _oops
     726:	d0ff      	beq.n	728 <_oops>

00000728 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
     728:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
     72a:	f002 fc45 	bl	2fb8 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
     72e:	bd01      	pop	{r0, pc}

00000730 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
     730:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
     732:	2b00      	cmp	r3, #0
     734:	db08      	blt.n	748 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     736:	2201      	movs	r2, #1
     738:	f000 001f 	and.w	r0, r0, #31
     73c:	fa02 f000 	lsl.w	r0, r2, r0
     740:	095b      	lsrs	r3, r3, #5
     742:	4a02      	ldr	r2, [pc, #8]	; (74c <arch_irq_enable+0x1c>)
     744:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
     748:	4770      	bx	lr
     74a:	bf00      	nop
     74c:	e000e100 	.word	0xe000e100

00000750 <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(DT_NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET,
		 BIT(DT_NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
     750:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
     752:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     754:	bfa8      	it	ge
     756:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
	prio += _IRQ_PRIO_OFFSET;
     75a:	f101 0101 	add.w	r1, r1, #1
     75e:	ea4f 1141 	mov.w	r1, r1, lsl #5
     762:	bfae      	itee	ge
     764:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     768:	f000 000f 	andlt.w	r0, r0, #15
     76c:	4b03      	ldrlt	r3, [pc, #12]	; (77c <z_arm_irq_priority_set+0x2c>)
     76e:	b2c9      	uxtb	r1, r1
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     770:	bfac      	ite	ge
     772:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     776:	5419      	strblt	r1, [r3, r0]
}
     778:	4770      	bx	lr
     77a:	bf00      	nop
     77c:	e000ed14 	.word	0xe000ed14

00000780 <arch_new_thread>:
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     size_t stackSize, k_thread_entry_t pEntry,
		     void *parameter1, void *parameter2, void *parameter3,
		     int priority, unsigned int options)
{
     780:	b573      	push	{r0, r1, r4, r5, r6, lr}
     782:	461e      	mov	r6, r3
#endif
	stackEnd = pStackMem + stackSize;

	struct __esf *pInitCtx;

	z_new_thread_init(thread, pStackMem, stackSize, priority,
     784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     786:	9300      	str	r3, [sp, #0]
	stackEnd = pStackMem + stackSize;
     788:	188c      	adds	r4, r1, r2
	z_new_thread_init(thread, pStackMem, stackSize, priority,
     78a:	9b09      	ldr	r3, [sp, #36]	; 0x24
{
     78c:	4605      	mov	r5, r0
	z_new_thread_init(thread, pStackMem, stackSize, priority,
     78e:	f003 f800 	bl	3792 <z_new_thread_init>
	 *
	 * The initial carved stack frame only needs to contain the basic
	 * stack frame (state context), because no FP operations have been
	 * performed yet for this thread.
	 */
	pInitCtx = (struct __esf *)(STACK_ROUND_DOWN(stackEnd -
     792:	f1a4 0320 	sub.w	r3, r4, #32
	pInitCtx->basic.pc = (u32_t)z_thread_entry;
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	pInitCtx->basic.pc &= 0xfffffffe;
     796:	4a0a      	ldr	r2, [pc, #40]	; (7c0 <arch_new_thread+0x40>)
	pInitCtx = (struct __esf *)(STACK_ROUND_DOWN(stackEnd -
     798:	f023 0307 	bic.w	r3, r3, #7
	pInitCtx->basic.pc &= 0xfffffffe;
     79c:	f022 0201 	bic.w	r2, r2, #1
     7a0:	619a      	str	r2, [r3, #24]
#endif

	pInitCtx->basic.a1 = (u32_t)pEntry;
	pInitCtx->basic.a2 = (u32_t)parameter1;
     7a2:	9a06      	ldr	r2, [sp, #24]
     7a4:	605a      	str	r2, [r3, #4]
	pInitCtx->basic.a3 = (u32_t)parameter2;
     7a6:	9a07      	ldr	r2, [sp, #28]
     7a8:	609a      	str	r2, [r3, #8]
	pInitCtx->basic.a4 = (u32_t)parameter3;
     7aa:	9a08      	ldr	r2, [sp, #32]
     7ac:	60da      	str	r2, [r3, #12]
	pInitCtx->basic.xpsr =
     7ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	pInitCtx->basic.a1 = (u32_t)pEntry;
     7b2:	601e      	str	r6, [r3, #0]
	pInitCtx->basic.xpsr =
     7b4:	61da      	str	r2, [r3, #28]
		0x01000000UL; /* clear all, thumb bit is 1, even if RO */

	thread->callee_saved.psp = (u32_t)pInitCtx;
     7b6:	64ab      	str	r3, [r5, #72]	; 0x48
#if defined(CONFIG_CPU_CORTEX_R)
	pInitCtx->basic.lr = (u32_t)pInitCtx->basic.pc;
	thread->callee_saved.spsr = A_BIT | T_BIT | MODE_SYS;
	thread->callee_saved.lr = (u32_t)pInitCtx->basic.pc;
#endif
	thread->arch.basepri = 0;
     7b8:	2300      	movs	r3, #0
     7ba:	666b      	str	r3, [r5, #100]	; 0x64

	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
     7bc:	b002      	add	sp, #8
     7be:	bd70      	pop	{r4, r5, r6, pc}
     7c0:	00002d9d 	.word	0x00002d9d

000007c4 <arch_switch_to_main_thread>:

void arch_switch_to_main_thread(struct k_thread *main_thread,
				k_thread_stack_t *main_stack,
				size_t main_stack_size,
				k_thread_entry_t _main)
{
     7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     7c6:	4605      	mov	r5, r0
     7c8:	460c      	mov	r4, r1
     7ca:	4617      	mov	r7, r2
     7cc:	461e      	mov	r6, r3
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
     7ce:	f000 f979 	bl	ac4 <z_arm_configure_static_mpu_regions>
	start_of_main_stack =
		Z_THREAD_STACK_BUFFER(main_stack) + main_stack_size;

	start_of_main_stack = (char *)STACK_ROUND_DOWN(start_of_main_stack);

	_current = main_thread;
     7d2:	4b0a      	ldr	r3, [pc, #40]	; (7fc <arch_switch_to_main_thread+0x38>)
	start_of_main_stack =
     7d4:	443c      	add	r4, r7
#ifdef CONFIG_ARM_MPU
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
     7d6:	4628      	mov	r0, r5
	_current = main_thread;
     7d8:	609d      	str	r5, [r3, #8]
	start_of_main_stack = (char *)STACK_ROUND_DOWN(start_of_main_stack);
     7da:	f024 0407 	bic.w	r4, r4, #7
	z_arm_configure_dynamic_mpu_regions(main_thread);
     7de:	f002 fbf6 	bl	2fce <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
     7e2:	4630      	mov	r0, r6
     7e4:	f384 8809 	msr	PSP, r4
     7e8:	2100      	movs	r1, #0
     7ea:	b663      	cpsie	if
     7ec:	f381 8811 	msr	BASEPRI, r1
     7f0:	f3bf 8f6f 	isb	sy
     7f4:	2200      	movs	r2, #0
     7f6:	2300      	movs	r3, #0
     7f8:	f002 fad0 	bl	2d9c <z_thread_entry>
	:
	: "r" (_main), "r" (start_of_main_stack)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
     7fc:	200005fc 	.word	0x200005fc

00000800 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr r1, =_SCB_SCR
     800:	4901      	ldr	r1, [pc, #4]	; (808 <CONFIG_ISR_STACK_SIZE+0x8>)
	movs.n r2, #_SCR_INIT_BITS
     802:	2210      	movs	r2, #16
	str r2, [r1]
     804:	600a      	str	r2, [r1, #0]
#endif
	bx lr
     806:	4770      	bx	lr
	ldr r1, =_SCB_SCR
     808:	e000ed10 	.word	0xe000ed10

0000080c <arch_cpu_idle>:
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) \
	|| defined(CONFIG_ARMV7_R)
	cpsie i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* clear BASEPRI so wfi is awakened by incoming interrupts */
	eors.n r0, r0
     80c:	4040      	eors	r0, r0
	msr BASEPRI, r0
     80e:	f380 8811 	msr	BASEPRI, r0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	wfi
     812:	bf30      	wfi

	bx lr
     814:	4770      	bx	lr
     816:	bf00      	nop

00000818 <z_arm_bus_fault>:
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_reserved)

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE) || \
	defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	mrs r0, MSP
     818:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
     81c:	f3ef 8109 	mrs	r1, PSP
	mov r2, lr /* EXC_RETURN */
     820:	4672      	mov	r2, lr

	push {r0, lr}
     822:	b501      	push	{r0, lr}
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE || CONFIG_ARMv7_M_ARMV8_M_MAINLINE */

	bl z_arm_fault
     824:	f000 f8a0 	bl	968 <z_arm_fault>

#if defined(CONFIG_CPU_CORTEX_M)
	pop {r0, pc}
     828:	bd01      	pop	{r0, pc}
     82a:	bf00      	nop

0000082c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
     82c:	bf30      	wfi
    b z_SysNmiOnReset
     82e:	f7ff bffd 	b.w	82c <z_SysNmiOnReset>
     832:	bf00      	nop

00000834 <z_arm_prep_c>:
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
     834:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
     836:	4b08      	ldr	r3, [pc, #32]	; (858 <z_arm_prep_c+0x24>)
     838:	4a08      	ldr	r2, [pc, #32]	; (85c <z_arm_prep_c+0x28>)
     83a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     83e:	6093      	str	r3, [r2, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     840:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     844:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
	enable_floating_point();
	z_bss_zero();
     848:	f001 fd84 	bl	2354 <z_bss_zero>
	z_data_copy();
     84c:	f001 fd8c 	bl	2368 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_int_lib_init();
     850:	f000 f906 	bl	a60 <z_arm_int_lib_init>
	z_cstart();
     854:	f001 fdba 	bl	23cc <z_cstart>
     858:	00000000 	.word	0x00000000
     85c:	e000ed00 	.word	0xe000ed00

00000860 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
     860:	b501      	push	{r0, lr}
      * FIXME: Remove the Cortex-M conditional compilation checks for `cpsid i`
      *        and `cpsie i` after the Cortex-R port is updated to support
      *        interrupt nesting.  For more details, refer to the issue #21758.
      */
#if defined(CONFIG_CPU_CORTEX_M)
	cpsid i  /* PRIMASK = 1 */
     862:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
     864:	4a0b      	ldr	r2, [pc, #44]	; (894 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
     866:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
     868:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_sys_power_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
     86a:	bf1e      	ittt	ne
	movne	r1, #0
     86c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
     86e:	6211      	strne	r1, [r2, #32]
		blne	z_sys_power_save_idle_exit
     870:	f002 fefa 	blne	3668 <z_sys_power_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
     874:	b662      	cpsie	i
#endif

#endif /* CONFIG_SYS_POWER_MANAGEMENT */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
     876:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
     87a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
     87e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	 */
	mov r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldr r1, =_sw_isr_table
     882:	4905      	ldr	r1, [pc, #20]	; (898 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
     884:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
     886:	c909      	ldmia	r1!, {r0, r3}
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	ldm sp!,{r0-r3} /* Restore r0 to r3 regs */
#endif /* CONFIG_EXECUTION_BENCHMARKING */
	blx r3		/* call ISR */
     888:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
     88a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
     88e:	4903      	ldr	r1, [pc, #12]	; (89c <_isr_wrapper+0x3c>)
	bx r1
     890:	4708      	bx	r1
     892:	0000      	.short	0x0000
	ldr r2, =_kernel
     894:	200005fc 	.word	0x200005fc
	ldr r1, =_sw_isr_table
     898:	0000383c 	.word	0x0000383c
	ldr r1, =z_arm_int_exit
     89c:	0000066d 	.word	0x0000066d

000008a0 <__start>:
 * search for a __start symbol instead, so create that alias here.
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
     8a0:	f002 fc7f 	bl	31a2 <z_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
     8a4:	2020      	movs	r0, #32
    msr BASEPRI, r0
     8a6:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to _interrupt_stack during initialization.
     */
    ldr r0, =_interrupt_stack
     8aa:	4808      	ldr	r0, [pc, #32]	; (8cc <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE
     8ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
     8b0:	1840      	adds	r0, r0, r1
    msr PSP, r0
     8b2:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
     8b6:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
     8ba:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
     8bc:	4308      	orrs	r0, r1
    msr CONTROL, r0
     8be:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
     8c2:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
     8c6:	f7ff ffb5 	bl	834 <z_arm_prep_c>
     8ca:	0000      	.short	0x0000
    ldr r0, =_interrupt_stack
     8cc:	20000b80 	.word	0x20000b80

000008d0 <mem_manage_fault.isra.2>:
	u32_t reason = K_ERR_CPU_EXCEPTION;
	u32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
     8d0:	4b0c      	ldr	r3, [pc, #48]	; (904 <mem_manage_fault.isra.2+0x34>)
     8d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
     8d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
     8d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     8d8:	0792      	lsls	r2, r2, #30
     8da:	d508      	bpl.n	8ee <mem_manage_fault.isra.2+0x1e>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		mmfar = SCB->MMFAR;
     8dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
     8de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     8e0:	0612      	lsls	r2, r2, #24
     8e2:	d504      	bpl.n	8ee <mem_manage_fault.isra.2+0x1e>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault) {
     8e4:	b118      	cbz	r0, 8ee <mem_manage_fault.isra.2+0x1e>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
     8e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     8e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
     8ec:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
     8ee:	4b05      	ldr	r3, [pc, #20]	; (904 <mem_manage_fault.isra.2+0x34>)
     8f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
     8f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * if the memory violation error is a stack corruption.
	 *
	 * By design, being a Stacking MemManage fault is a necessary
	 * and sufficient condition for a thread stack corruption.
	 */
	if (SCB->CFSR & SCB_CFSR_MSTKERR_Msk) {
     8f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		"Stacking error without stack guard / User-mode support\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
     8f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf);
     8f8:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
     8fa:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
     8fe:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
     900:	7008      	strb	r0, [r1, #0]

	return reason;
}
     902:	4770      	bx	lr
     904:	e000ed00 	.word	0xe000ed00

00000908 <bus_fault.isra.3>:
{
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
     908:	4b0d      	ldr	r3, [pc, #52]	; (940 <bus_fault.isra.3+0x38>)
     90a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
     90c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
     90e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     910:	0592      	lsls	r2, r2, #22
     912:	d508      	bpl.n	926 <bus_fault.isra.3+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
     914:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
     916:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     918:	0412      	lsls	r2, r2, #16
     91a:	d504      	bpl.n	926 <bus_fault.isra.3+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault) {
     91c:	b118      	cbz	r0, 926 <bus_fault.isra.3+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
     91e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     920:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
     924:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
     926:	4b06      	ldr	r3, [pc, #24]	; (940 <bus_fault.isra.3+0x38>)
     928:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
     92a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     92c:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
     92e:	bf58      	it	pl
     930:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
     932:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf);
     934:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
     936:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
     93a:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf);
     93c:	7008      	strb	r0, [r1, #0]

	return reason;
}
     93e:	4770      	bx	lr
     940:	e000ed00 	.word	0xe000ed00

00000944 <usage_fault.isra.4>:
	u32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
     944:	4b07      	ldr	r3, [pc, #28]	; (964 <usage_fault.isra.4+0x20>)
     946:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
     948:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
     94a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
     94c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
     94e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
     950:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
     952:	6a9a      	ldr	r2, [r3, #40]	; 0x28
     954:	ea6f 4202 	mvn.w	r2, r2, lsl #16
     958:	ea6f 4212 	mvn.w	r2, r2, lsr #16
     95c:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
     95e:	2000      	movs	r0, #0
     960:	4770      	bx	lr
     962:	bf00      	nop
     964:	e000ed00 	.word	0xe000ed00

00000968 <z_arm_fault>:
 * @param psp PSP value immediately after the exception occurred
 * @param exc_return EXC_RETURN value present in LR after exception entry.
 *
 */
void z_arm_fault(u32_t msp, u32_t psp, u32_t exc_return)
{
     968:	b570      	push	{r4, r5, r6, lr}
	u32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
     96a:	4b36      	ldr	r3, [pc, #216]	; (a44 <z_arm_fault+0xdc>)
     96c:	685b      	ldr	r3, [r3, #4]
{
     96e:	b08a      	sub	sp, #40	; 0x28
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
     970:	f3c3 0308 	ubfx	r3, r3, #0, #9
     974:	2500      	movs	r5, #0
     976:	f385 8811 	msr	BASEPRI, r5
     97a:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
     97e:	f002 447f 	and.w	r4, r2, #4278190080	; 0xff000000
     982:	f1b4 4f7f 	cmp.w	r4, #4278190080	; 0xff000000
     986:	d112      	bne.n	9ae <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
     988:	f002 040c 	and.w	r4, r2, #12
     98c:	2c08      	cmp	r4, #8
     98e:	d00e      	beq.n	9ae <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
     990:	0714      	lsls	r4, r2, #28
			ptr_esf =  (z_arch_esf_t *)psp;
     992:	bf4e      	itee	mi
     994:	460e      	movmi	r6, r1
			ptr_esf = (z_arch_esf_t *)msp;
     996:	4606      	movpl	r6, r0
			*nested_exc = true;
     998:	2501      	movpl	r5, #1
	*recoverable = false;
     99a:	2200      	movs	r2, #0
	switch (fault) {
     99c:	3b03      	subs	r3, #3
	*recoverable = false;
     99e:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
     9a2:	2b03      	cmp	r3, #3
     9a4:	d847      	bhi.n	a36 <z_arm_fault+0xce>
     9a6:	e8df f003 	tbb	[pc, r3]
     9aa:	3e04      	.short	0x3e04
     9ac:	3b42      	.short	0x3b42
		return NULL;
     9ae:	462e      	mov	r6, r5
     9b0:	e7f3      	b.n	99a <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
     9b2:	4b24      	ldr	r3, [pc, #144]	; (a44 <z_arm_fault+0xdc>)
     9b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     9b6:	0792      	lsls	r2, r2, #30
     9b8:	d43d      	bmi.n	a36 <z_arm_fault+0xce>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
     9ba:	6adc      	ldr	r4, [r3, #44]	; 0x2c
     9bc:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
     9c0:	d008      	beq.n	9d4 <z_arm_fault+0x6c>
		if (SCB_MMFSR != 0) {
     9c2:	3328      	adds	r3, #40	; 0x28
     9c4:	781b      	ldrb	r3, [r3, #0]
     9c6:	b1eb      	cbz	r3, a04 <z_arm_fault+0x9c>
			reason = mem_manage_fault(esf, 1, recoverable);
     9c8:	f10d 0107 	add.w	r1, sp, #7
     9cc:	2001      	movs	r0, #1
		reason = mem_manage_fault(esf, 0, recoverable);
     9ce:	f7ff ff7f 	bl	8d0 <mem_manage_fault.isra.2>
		reason = usage_fault(esf);
     9d2:	4604      	mov	r4, r0
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
		"ESF could not be retrieved successfully. Shall never occur.");

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
     9d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
     9d8:	b993      	cbnz	r3, a00 <z_arm_fault+0x98>
		return;
	}

	/* Copy ESF */
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
     9da:	2220      	movs	r2, #32
     9dc:	4631      	mov	r1, r6
     9de:	a802      	add	r0, sp, #8
     9e0:	f002 fb17 	bl	3012 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
     9e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
     9e6:	b345      	cbz	r5, a3a <z_arm_fault+0xd2>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
     9e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
     9ec:	b922      	cbnz	r2, 9f8 <z_arm_fault+0x90>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
     9ee:	ea6f 2353 	mvn.w	r3, r3, lsr #9
     9f2:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
     9f6:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
     9f8:	a902      	add	r1, sp, #8
     9fa:	4620      	mov	r0, r4
     9fc:	f002 fada 	bl	2fb4 <z_arm_fatal_error>
}
     a00:	b00a      	add	sp, #40	; 0x28
     a02:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
     a04:	4b10      	ldr	r3, [pc, #64]	; (a48 <z_arm_fault+0xe0>)
     a06:	781b      	ldrb	r3, [r3, #0]
     a08:	b12b      	cbz	r3, a16 <z_arm_fault+0xae>
			reason = bus_fault(esf, 1, recoverable);
     a0a:	f10d 0107 	add.w	r1, sp, #7
     a0e:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
     a10:	f7ff ff7a 	bl	908 <bus_fault.isra.3>
     a14:	e7dd      	b.n	9d2 <z_arm_fault+0x6a>
		} else if (SCB_UFSR != 0) {
     a16:	4b0d      	ldr	r3, [pc, #52]	; (a4c <z_arm_fault+0xe4>)
     a18:	881c      	ldrh	r4, [r3, #0]
     a1a:	b2a4      	uxth	r4, r4
     a1c:	2c00      	cmp	r4, #0
     a1e:	d0d9      	beq.n	9d4 <z_arm_fault+0x6c>
		reason = usage_fault(esf);
     a20:	f7ff ff90 	bl	944 <usage_fault.isra.4>
     a24:	e7d5      	b.n	9d2 <z_arm_fault+0x6a>
		reason = mem_manage_fault(esf, 0, recoverable);
     a26:	f10d 0107 	add.w	r1, sp, #7
     a2a:	2000      	movs	r0, #0
     a2c:	e7cf      	b.n	9ce <z_arm_fault+0x66>
		reason = bus_fault(esf, 0, recoverable);
     a2e:	f10d 0107 	add.w	r1, sp, #7
     a32:	2000      	movs	r0, #0
     a34:	e7ec      	b.n	a10 <z_arm_fault+0xa8>
	u32_t reason = K_ERR_CPU_EXCEPTION;
     a36:	2400      	movs	r4, #0
     a38:	e7cc      	b.n	9d4 <z_arm_fault+0x6c>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
     a3a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
     a3e:	f023 0301 	bic.w	r3, r3, #1
     a42:	e7d8      	b.n	9f6 <z_arm_fault+0x8e>
     a44:	e000ed00 	.word	0xe000ed00
     a48:	e000ed29 	.word	0xe000ed29
     a4c:	e000ed2a 	.word	0xe000ed2a

00000a50 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
     a50:	4a02      	ldr	r2, [pc, #8]	; (a5c <z_arm_fault_init+0xc>)
     a52:	6953      	ldr	r3, [r2, #20]
     a54:	f043 0310 	orr.w	r3, r3, #16
     a58:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
     a5a:	4770      	bx	lr
     a5c:	e000ed00 	.word	0xe000ed00

00000a60 <z_arm_int_lib_init>:
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
     a60:	4804      	ldr	r0, [pc, #16]	; (a74 <z_arm_int_lib_init+0x14>)
 * @return N/A
 */

void z_arm_int_lib_init(void)
{
	int irq = 0;
     a62:	2300      	movs	r3, #0
     a64:	2120      	movs	r1, #32
     a66:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
     a68:	3301      	adds	r3, #1
     a6a:	2b27      	cmp	r3, #39	; 0x27
     a6c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
     a70:	d1f9      	bne.n	a66 <z_arm_int_lib_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
     a72:	4770      	bx	lr
     a74:	e000e100 	.word	0xe000e100

00000a78 <z_impl_k_thread_abort>:
#include <sys/__assert.h>

extern void z_thread_single_abort(struct k_thread *thread);

void z_impl_k_thread_abort(k_tid_t thread)
{
     a78:	b538      	push	{r3, r4, r5, lr}
     a7a:	4605      	mov	r5, r0
	__asm__ volatile(
     a7c:	f04f 0320 	mov.w	r3, #32
     a80:	f3ef 8411 	mrs	r4, BASEPRI
     a84:	f383 8811 	msr	BASEPRI, r3
     a88:	f3bf 8f6f 	isb	sy
	key = irq_lock();

	__ASSERT(!(thread->base.user_options & K_ESSENTIAL),
		 "essential thread aborted");

	z_thread_single_abort(thread);
     a8c:	f001 fe78 	bl	2780 <z_thread_single_abort>
	z_thread_monitor_exit(thread);

	if (_current == thread) {
     a90:	4b0a      	ldr	r3, [pc, #40]	; (abc <z_impl_k_thread_abort+0x44>)
     a92:	689b      	ldr	r3, [r3, #8]
     a94:	42ab      	cmp	r3, r5
     a96:	d10b      	bne.n	ab0 <z_impl_k_thread_abort+0x38>
		if ((SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) == 0) {
     a98:	4b09      	ldr	r3, [pc, #36]	; (ac0 <z_impl_k_thread_abort+0x48>)
     a9a:	685a      	ldr	r2, [r3, #4]
     a9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
     aa0:	b912      	cbnz	r2, aa8 <z_impl_k_thread_abort+0x30>
	int ret;
	z_check_stack_sentinel();
#ifndef CONFIG_ARM
	sys_trace_thread_switched_out();
#endif
	ret = arch_swap(key);
     aa2:	4620      	mov	r0, r4
     aa4:	f7ff fdf0 	bl	688 <arch_swap>
			(void)z_swap_irqlock(key);
			CODE_UNREACHABLE;
		} else {
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
     aa8:	685a      	ldr	r2, [r3, #4]
     aaa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
     aae:	605a      	str	r2, [r3, #4]
		}
	}

	/* The abort handler might have altered the ready queue. */
	z_reschedule_irqlock(key);
     ab0:	4620      	mov	r0, r4
}
     ab2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_irqlock(key);
     ab6:	f002 bded 	b.w	3694 <z_reschedule_irqlock>
     aba:	bf00      	nop
     abc:	200005fc 	.word	0x200005fc
     ac0:	e000ed00 	.word	0xe000ed00

00000ac4 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
     ac4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		.size = (u32_t)&_nocache_ram_size,
		.attr = K_MEM_PARTITION_P_RW_U_NA_NOCACHE,
		};
#endif /* CONFIG_NOCACHE_MEMORY */
#if defined(CONFIG_ARCH_HAS_RAMFUNC_SUPPORT)
		const struct k_mem_partition ramfunc_region =
     ac6:	4b08      	ldr	r3, [pc, #32]	; (ae8 <z_arm_configure_static_mpu_regions+0x24>)
     ac8:	9301      	str	r3, [sp, #4]
     aca:	4b08      	ldr	r3, [pc, #32]	; (aec <z_arm_configure_static_mpu_regions+0x28>)
     acc:	9302      	str	r3, [sp, #8]
     ace:	4b08      	ldr	r3, [pc, #32]	; (af0 <z_arm_configure_static_mpu_regions+0x2c>)
     ad0:	9303      	str	r3, [sp, #12]

	/* Define a constant array of k_mem_partition objects
	 * to hold the configuration of the respective static
	 * MPU regions.
	 */
	const struct k_mem_partition *static_regions[] = {
     ad2:	ab01      	add	r3, sp, #4
     ad4:	9300      	str	r3, [sp, #0]
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
     ad6:	4a07      	ldr	r2, [pc, #28]	; (af4 <z_arm_configure_static_mpu_regions+0x30>)
     ad8:	4b07      	ldr	r3, [pc, #28]	; (af8 <z_arm_configure_static_mpu_regions+0x34>)
     ada:	2101      	movs	r1, #1
     adc:	4668      	mov	r0, sp
     ade:	f000 f891 	bl	c04 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
     ae2:	b005      	add	sp, #20
     ae4:	f85d fb04 	ldr.w	pc, [sp], #4
     ae8:	20000000 	.word	0x20000000
     aec:	00000000 	.word	0x00000000
     af0:	060b0000 	.word	0x060b0000
     af4:	20000000 	.word	0x20000000
     af8:	20010000 	.word	0x20010000

00000afc <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct k_mem_partition
	*regions[], u8_t regions_num, u8_t start_reg_index,
	bool do_sanity_check)
{
     afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 */
static void region_init(const u32_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Select the region you want to access */
	MPU->RNR = index;
     afe:	4f20      	ldr	r7, [pc, #128]	; (b80 <mpu_configure_regions+0x84>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
     b00:	2600      	movs	r6, #0
     b02:	428e      	cmp	r6, r1
     b04:	db01      	blt.n	b0a <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
     b06:	4610      	mov	r0, r2
     b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i]->size == 0U) {
     b0a:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
     b0e:	f8dc 4004 	ldr.w	r4, [ip, #4]
     b12:	b394      	cbz	r4, b7a <mpu_configure_regions+0x7e>
		if (do_sanity_check &&
     b14:	b15b      	cbz	r3, b2e <mpu_configure_regions+0x32>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1)) == 0U)
     b16:	f104 3eff 	add.w	lr, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
     b1a:	ea14 0f0e 	tst.w	r4, lr
     b1e:	d11a      	bne.n	b56 <mpu_configure_regions+0x5a>
		&&
     b20:	2c1f      	cmp	r4, #31
     b22:	d918      	bls.n	b56 <mpu_configure_regions+0x5a>
		((part->start & (part->size - 1)) == 0U);
     b24:	f8dc 5000 	ldr.w	r5, [ip]
		&&
     b28:	ea1e 0f05 	tst.w	lr, r5
     b2c:	d113      	bne.n	b56 <mpu_configure_regions+0x5a>
 * to that power-of-two value.
 */
static inline u32_t size_to_mpu_rasr_size(u32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
     b2e:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
     b30:	f8dc 5000 	ldr.w	r5, [ip]
	get_region_attr_from_k_mem_partition_info(&region_conf.attr,
     b34:	f8dc c008 	ldr.w	ip, [ip, #8]
		reg_index = mpu_configure_region(reg_index, regions[i]);
     b38:	b2d2      	uxtb	r2, r2
     b3a:	d90f      	bls.n	b5c <mpu_configure_regions+0x60>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
     b3c:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
     b40:	d80e      	bhi.n	b60 <mpu_configure_regions+0x64>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1) - 2 + 1) << MPU_RASR_SIZE_Pos) &
     b42:	3c01      	subs	r4, #1
     b44:	fab4 f484 	clz	r4, r4
     b48:	f1c4 041f 	rsb	r4, r4, #31
     b4c:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1)) {
     b4e:	2a07      	cmp	r2, #7
	/* in ARMv7-M MPU the base address is not required
	 * to determine region attributes
	 */
	(void) base;

	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
     b50:	ea4c 0404 	orr.w	r4, ip, r4
     b54:	d906      	bls.n	b64 <mpu_configure_regions+0x68>
			return -EINVAL;
     b56:	f06f 0215 	mvn.w	r2, #21
     b5a:	e7d4      	b.n	b06 <mpu_configure_regions+0xa>
		return REGION_32B;
     b5c:	2408      	movs	r4, #8
     b5e:	e7f6      	b.n	b4e <mpu_configure_regions+0x52>
		return REGION_4G;
     b60:	243e      	movs	r4, #62	; 0x3e
     b62:	e7f4      	b.n	b4e <mpu_configure_regions+0x52>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
     b64:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
     b68:	4315      	orrs	r5, r2
     b6a:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
     b6e:	f044 0401 	orr.w	r4, r4, #1
	MPU->RNR = index;
     b72:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
     b74:	60fd      	str	r5, [r7, #12]
		reg_index++;
     b76:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
     b78:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
     b7a:	3601      	adds	r6, #1
     b7c:	e7c1      	b.n	b02 <mpu_configure_regions+0x6>
     b7e:	bf00      	nop
     b80:	e000ed90 	.word	0xe000ed90

00000b84 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
     b84:	4b03      	ldr	r3, [pc, #12]	; (b94 <arm_core_mpu_enable+0x10>)
     b86:	2205      	movs	r2, #5
     b88:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
     b8a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     b8e:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
     b92:	4770      	bx	lr
     b94:	e000ed90 	.word	0xe000ed90

00000b98 <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     b98:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
     b9c:	4b01      	ldr	r3, [pc, #4]	; (ba4 <arm_core_mpu_disable+0xc>)
     b9e:	2200      	movs	r2, #0
     ba0:	605a      	str	r2, [r3, #4]
}
     ba2:	4770      	bx	lr
     ba4:	e000ed90 	.word	0xe000ed90

00000ba8 <arm_mpu_init>:
 */
static int arm_mpu_init(struct device *arg)
{
	u32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
     ba8:	4913      	ldr	r1, [pc, #76]	; (bf8 <arm_mpu_init+0x50>)
     baa:	6808      	ldr	r0, [r1, #0]
     bac:	2808      	cmp	r0, #8
{
     bae:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
     bb0:	d81e      	bhi.n	bf0 <arm_mpu_init+0x48>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
     bb2:	f7ff fff1 	bl	b98 <arm_core_mpu_disable>
	MPU->RNR = index;
     bb6:	4c11      	ldr	r4, [pc, #68]	; (bfc <arm_mpu_init+0x54>)
     bb8:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
     bba:	2200      	movs	r2, #0
     bbc:	4290      	cmp	r0, r2
     bbe:	f101 010c 	add.w	r1, r1, #12
     bc2:	d105      	bne.n	bd0 <arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
     bc4:	4b0e      	ldr	r3, [pc, #56]	; (c00 <arm_mpu_init+0x58>)
     bc6:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
     bc8:	f7ff ffdc 	bl	b84 <arm_core_mpu_enable>
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		DT_NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */
	return 0;
     bcc:	2000      	movs	r0, #0
}
     bce:	bd10      	pop	{r4, pc}
     bd0:	60a2      	str	r2, [r4, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
     bd2:	f851 3c0c 	ldr.w	r3, [r1, #-12]
     bd6:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
     bda:	4313      	orrs	r3, r2
     bdc:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
     be0:	60e3      	str	r3, [r4, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
     be2:	f851 3c04 	ldr.w	r3, [r1, #-4]
     be6:	f043 0301 	orr.w	r3, r3, #1
     bea:	6123      	str	r3, [r4, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
     bec:	3201      	adds	r2, #1
     bee:	e7e5      	b.n	bbc <arm_mpu_init+0x14>
		return -1;
     bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     bf4:	e7eb      	b.n	bce <arm_mpu_init+0x26>
     bf6:	bf00      	nop
     bf8:	00003a04 	.word	0x00003a04
     bfc:	e000ed90 	.word	0xe000ed90
     c00:	2000063c 	.word	0x2000063c

00000c04 <arm_core_mpu_configure_static_mpu_regions>:
{
     c04:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct k_mem_partition
	*static_regions[], const u8_t regions_num,
	const u32_t background_area_base,
	const u32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
     c06:	4c03      	ldr	r4, [pc, #12]	; (c14 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
     c08:	2301      	movs	r3, #1
     c0a:	7822      	ldrb	r2, [r4, #0]
     c0c:	f7ff ff76 	bl	afc <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
     c10:	7020      	strb	r0, [r4, #0]
}
     c12:	bd10      	pop	{r4, pc}
     c14:	2000063c 	.word	0x2000063c

00000c18 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
     c18:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
     c1a:	4a08      	ldr	r2, [pc, #32]	; (c3c <arm_core_mpu_configure_dynamic_mpu_regions+0x24>)
     c1c:	2300      	movs	r3, #0
     c1e:	7812      	ldrb	r2, [r2, #0]
     c20:	f7ff ff6c 	bl	afc <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
     c24:	f110 0f16 	cmn.w	r0, #22
     c28:	d003      	beq.n	c32 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
     c2a:	4b05      	ldr	r3, [pc, #20]	; (c40 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
  MPU->RASR = 0U;
     c2c:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
     c2e:	2807      	cmp	r0, #7
     c30:	dd00      	ble.n	c34 <arm_core_mpu_configure_dynamic_mpu_regions+0x1c>
}
     c32:	bd08      	pop	{r3, pc}
  MPU->RNR = rnr;
     c34:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
     c36:	611a      	str	r2, [r3, #16]
     c38:	3001      	adds	r0, #1
     c3a:	e7f8      	b.n	c2e <arm_core_mpu_configure_dynamic_mpu_regions+0x16>
     c3c:	2000063c 	.word	0x2000063c
     c40:	e000ed90 	.word	0xe000ed90

00000c44 <z_prf>:
	*sptr = p;
	return i;
}

int z_prf(int (*func)(), void *dest, const char *format, va_list vargs)
{
     c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     c48:	b09f      	sub	sp, #124	; 0x7c
     c4a:	461e      	mov	r6, r3
	struct zero_padding zero;
	VALTYPE val;

#define PUTC(c)	do { if ((*func)(c, dest) == EOF) return EOF; } while (false)

	count = 0;
     c4c:	2300      	movs	r3, #0
{
     c4e:	9001      	str	r0, [sp, #4]
     c50:	9104      	str	r1, [sp, #16]
	count = 0;
     c52:	9300      	str	r3, [sp, #0]

	while ((c = *format++)) {
     c54:	4613      	mov	r3, r2
     c56:	f813 0b01 	ldrb.w	r0, [r3], #1
     c5a:	9305      	str	r3, [sp, #20]
     c5c:	b158      	cbz	r0, c76 <z_prf+0x32>
		if (c != '%') {
     c5e:	2825      	cmp	r0, #37	; 0x25
     c60:	f000 8085 	beq.w	d6e <z_prf+0x12a>
			PUTC(c);
     c64:	9904      	ldr	r1, [sp, #16]
     c66:	9b01      	ldr	r3, [sp, #4]
     c68:	4798      	blx	r3
     c6a:	3001      	adds	r0, #1
     c6c:	f040 840d 	bne.w	148a <z_prf+0x846>
     c70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     c74:	9300      	str	r3, [sp, #0]
		}
	}
	return count;

#undef PUTC
}
     c76:	9800      	ldr	r0, [sp, #0]
     c78:	b01f      	add	sp, #124	; 0x7c
     c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				switch (c) {
     c7e:	2c23      	cmp	r4, #35	; 0x23
     c80:	d06c      	beq.n	d5c <z_prf+0x118>
     c82:	d861      	bhi.n	d48 <z_prf+0x104>
     c84:	2c00      	cmp	r4, #0
     c86:	d0f6      	beq.n	c76 <z_prf+0x32>
					fspace = true;
     c88:	2c20      	cmp	r4, #32
     c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     c8c:	bf08      	it	eq
     c8e:	2301      	moveq	r3, #1
     c90:	930a      	str	r3, [sp, #40]	; 0x28
					fminus = true;
     c92:	f8cd 8014 	str.w	r8, [sp, #20]
			while (strchr("-+ #0", (c = *format++)) != NULL) {
     c96:	f8dd 8014 	ldr.w	r8, [sp, #20]
     c9a:	48b9      	ldr	r0, [pc, #740]	; (f80 <z_prf+0x33c>)
     c9c:	f818 4b01 	ldrb.w	r4, [r8], #1
     ca0:	4621      	mov	r1, r4
     ca2:	f002 f99c 	bl	2fde <strchr>
     ca6:	2800      	cmp	r0, #0
     ca8:	d1e9      	bne.n	c7e <z_prf+0x3a>
			if (c == '*') {
     caa:	2c2a      	cmp	r4, #42	; 0x2a
     cac:	d166      	bne.n	d7c <z_prf+0x138>
				width = va_arg(vargs, int);
     cae:	f856 3b04 	ldr.w	r3, [r6], #4
     cb2:	9307      	str	r3, [sp, #28]
				if (width < 0) {
     cb4:	2b00      	cmp	r3, #0
					width = -width;
     cb6:	bfbf      	itttt	lt
     cb8:	425b      	neglt	r3, r3
     cba:	9307      	strlt	r3, [sp, #28]
					fminus = true;
     cbc:	2301      	movlt	r3, #1
     cbe:	930b      	strlt	r3, [sp, #44]	; 0x2c
				c = *format++;
     cc0:	9b05      	ldr	r3, [sp, #20]
     cc2:	f898 4000 	ldrb.w	r4, [r8]
     cc6:	f103 0802 	add.w	r8, r3, #2
			if (c == '.') {
     cca:	2c2e      	cmp	r4, #46	; 0x2e
     ccc:	d17c      	bne.n	dc8 <z_prf+0x184>
				if (c == '*') {
     cce:	f898 3000 	ldrb.w	r3, [r8]
     cd2:	2b2a      	cmp	r3, #42	; 0x2a
     cd4:	d175      	bne.n	dc2 <z_prf+0x17e>
					precision = va_arg(vargs, int);
     cd6:	f856 5b04 	ldr.w	r5, [r6], #4
				c = *format++;
     cda:	f108 0801 	add.w	r8, r8, #1
				c = *format++;
     cde:	f818 4b01 	ldrb.w	r4, [r8], #1
			if (strchr("hlz", c) != NULL) {
     ce2:	48a8      	ldr	r0, [pc, #672]	; (f84 <z_prf+0x340>)
     ce4:	4621      	mov	r1, r4
     ce6:	4627      	mov	r7, r4
     ce8:	f002 f979 	bl	2fde <strchr>
     cec:	2800      	cmp	r0, #0
     cee:	d06e      	beq.n	dce <z_prf+0x18a>
				c = *format++;
     cf0:	4643      	mov	r3, r8
				} else if (i == 'h' && c == 'h') {
     cf2:	2f68      	cmp	r7, #104	; 0x68
				c = *format++;
     cf4:	f813 4b01 	ldrb.w	r4, [r3], #1
     cf8:	9305      	str	r3, [sp, #20]
				} else if (i == 'h' && c == 'h') {
     cfa:	d107      	bne.n	d0c <z_prf+0xc8>
     cfc:	2c68      	cmp	r4, #104	; 0x68
     cfe:	d105      	bne.n	d0c <z_prf+0xc8>
					c = *format++;
     d00:	f108 0302 	add.w	r3, r8, #2
     d04:	f898 4001 	ldrb.w	r4, [r8, #1]
     d08:	9305      	str	r3, [sp, #20]
					i = 'H';
     d0a:	2748      	movs	r7, #72	; 0x48
			switch (c) {
     d0c:	2c67      	cmp	r4, #103	; 0x67
     d0e:	d87c      	bhi.n	e0a <z_prf+0x1c6>
     d10:	2c65      	cmp	r4, #101	; 0x65
     d12:	f080 8139 	bcs.w	f88 <z_prf+0x344>
     d16:	2c47      	cmp	r4, #71	; 0x47
     d18:	d85d      	bhi.n	dd6 <z_prf+0x192>
     d1a:	2c45      	cmp	r4, #69	; 0x45
     d1c:	f080 8134 	bcs.w	f88 <z_prf+0x344>
     d20:	2c00      	cmp	r4, #0
     d22:	d0a8      	beq.n	c76 <z_prf+0x32>
     d24:	2c25      	cmp	r4, #37	; 0x25
     d26:	f000 83ac 	beq.w	1482 <z_prf+0x83e>
				PUTC('%');
     d2a:	9904      	ldr	r1, [sp, #16]
     d2c:	9b01      	ldr	r3, [sp, #4]
     d2e:	2025      	movs	r0, #37	; 0x25
     d30:	4798      	blx	r3
     d32:	3001      	adds	r0, #1
     d34:	d09c      	beq.n	c70 <z_prf+0x2c>
				PUTC(c);
     d36:	9904      	ldr	r1, [sp, #16]
     d38:	9b01      	ldr	r3, [sp, #4]
     d3a:	4620      	mov	r0, r4
     d3c:	4798      	blx	r3
     d3e:	3001      	adds	r0, #1
     d40:	d096      	beq.n	c70 <z_prf+0x2c>
				count += 2;
     d42:	9b00      	ldr	r3, [sp, #0]
     d44:	3302      	adds	r3, #2
     d46:	e3a2      	b.n	148e <z_prf+0x84a>
				switch (c) {
     d48:	2c2d      	cmp	r4, #45	; 0x2d
     d4a:	d00a      	beq.n	d62 <z_prf+0x11e>
     d4c:	2c30      	cmp	r4, #48	; 0x30
     d4e:	d00b      	beq.n	d68 <z_prf+0x124>
					fplus = true;
     d50:	2c2b      	cmp	r4, #43	; 0x2b
     d52:	9b09      	ldr	r3, [sp, #36]	; 0x24
     d54:	bf08      	it	eq
     d56:	2301      	moveq	r3, #1
     d58:	9309      	str	r3, [sp, #36]	; 0x24
     d5a:	e79a      	b.n	c92 <z_prf+0x4e>
					falt = true;
     d5c:	2301      	movs	r3, #1
     d5e:	9306      	str	r3, [sp, #24]
     d60:	e797      	b.n	c92 <z_prf+0x4e>
					fminus = true;
     d62:	2301      	movs	r3, #1
     d64:	930b      	str	r3, [sp, #44]	; 0x2c
     d66:	e794      	b.n	c92 <z_prf+0x4e>
					fzero = true;
     d68:	2301      	movs	r3, #1
     d6a:	9308      	str	r3, [sp, #32]
     d6c:	e791      	b.n	c92 <z_prf+0x4e>
			fminus = fplus = fspace = falt = fzero = false;
     d6e:	2300      	movs	r3, #0
     d70:	9308      	str	r3, [sp, #32]
     d72:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
     d76:	930b      	str	r3, [sp, #44]	; 0x2c
     d78:	9306      	str	r3, [sp, #24]
     d7a:	e78c      	b.n	c96 <z_prf+0x52>
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     d7c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
			} else if (!isdigit(c)) {
     d80:	2b09      	cmp	r3, #9
				width = 0;
     d82:	9007      	str	r0, [sp, #28]
			} else if (!isdigit(c)) {
     d84:	d8a1      	bhi.n	cca <z_prf+0x86>
		i = 10 * i + *p++ - '0';
     d86:	220a      	movs	r2, #10
	while (isdigit(*p)) {
     d88:	f8dd 8014 	ldr.w	r8, [sp, #20]
     d8c:	f818 4b01 	ldrb.w	r4, [r8], #1
     d90:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
     d94:	2b09      	cmp	r3, #9
     d96:	d898      	bhi.n	cca <z_prf+0x86>
		i = 10 * i + *p++ - '0';
     d98:	9b07      	ldr	r3, [sp, #28]
     d9a:	f8cd 8014 	str.w	r8, [sp, #20]
     d9e:	fb02 4403 	mla	r4, r2, r3, r4
     da2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
     da6:	9307      	str	r3, [sp, #28]
     da8:	e7ee      	b.n	d88 <z_prf+0x144>
     daa:	fb01 3505 	mla	r5, r1, r5, r3
     dae:	3d30      	subs	r5, #48	; 0x30
     db0:	4690      	mov	r8, r2
	while (isdigit(*p)) {
     db2:	4642      	mov	r2, r8
     db4:	f812 3b01 	ldrb.w	r3, [r2], #1
     db8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
     dbc:	2809      	cmp	r0, #9
     dbe:	d9f4      	bls.n	daa <z_prf+0x166>
     dc0:	e78d      	b.n	cde <z_prf+0x9a>
	int i = 0;
     dc2:	2500      	movs	r5, #0
		i = 10 * i + *p++ - '0';
     dc4:	210a      	movs	r1, #10
     dc6:	e7f4      	b.n	db2 <z_prf+0x16e>
			precision = -1;
     dc8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
     dcc:	e789      	b.n	ce2 <z_prf+0x9e>
     dce:	f8cd 8014 	str.w	r8, [sp, #20]
			i = 0;
     dd2:	4607      	mov	r7, r0
     dd4:	e79a      	b.n	d0c <z_prf+0xc8>
			switch (c) {
     dd6:	2c63      	cmp	r4, #99	; 0x63
     dd8:	d05a      	beq.n	e90 <z_prf+0x24c>
     dda:	d820      	bhi.n	e1e <z_prf+0x1da>
     ddc:	2c58      	cmp	r4, #88	; 0x58
     dde:	d1a4      	bne.n	d2a <z_prf+0xe6>
				if (c == 'o') {
     de0:	2c6f      	cmp	r4, #111	; 0x6f
     de2:	f106 0904 	add.w	r9, r6, #4
     de6:	6831      	ldr	r1, [r6, #0]
     de8:	f040 831c 	bne.w	1424 <z_prf+0x7e0>
	if (alt_form) {
     dec:	9b06      	ldr	r3, [sp, #24]
     dee:	2b00      	cmp	r3, #0
     df0:	f000 830a 	beq.w	1408 <z_prf+0x7c4>
		*buf++ = '0';
     df4:	2330      	movs	r3, #48	; 0x30
     df6:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
		if (!value) {
     dfa:	2900      	cmp	r1, #0
     dfc:	f040 830f 	bne.w	141e <z_prf+0x7da>
			*buf++ = 0;
     e00:	f88d 105d 	strb.w	r1, [sp, #93]	; 0x5d
			prefix = 0;
     e04:	4688      	mov	r8, r1
			return 1;
     e06:	2601      	movs	r6, #1
     e08:	e026      	b.n	e58 <z_prf+0x214>
			switch (c) {
     e0a:	2c70      	cmp	r4, #112	; 0x70
     e0c:	f000 82e7 	beq.w	13de <z_prf+0x79a>
     e10:	d828      	bhi.n	e64 <z_prf+0x220>
     e12:	2c6e      	cmp	r4, #110	; 0x6e
     e14:	f000 82d0 	beq.w	13b8 <z_prf+0x774>
     e18:	d8e2      	bhi.n	de0 <z_prf+0x19c>
     e1a:	2c69      	cmp	r4, #105	; 0x69
     e1c:	d185      	bne.n	d2a <z_prf+0xe6>
				switch (i) {
     e1e:	6834      	ldr	r4, [r6, #0]
	if (value < 0) {
     e20:	2c00      	cmp	r4, #0
     e22:	f106 0904 	add.w	r9, r6, #4
     e26:	f280 809c 	bge.w	f62 <z_prf+0x31e>
		*buf++ = '-';
     e2a:	232d      	movs	r3, #45	; 0x2d
     e2c:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
		value = -value;
     e30:	4261      	negs	r1, r4
		*buf++ = ' ';
     e32:	f10d 065d 	add.w	r6, sp, #93	; 0x5d
	return _to_x(buf, value, 10);
     e36:	4630      	mov	r0, r6
     e38:	220a      	movs	r2, #10
     e3a:	f002 f936 	bl	30aa <_to_x>
				if (fplus || fspace || val < 0) {
     e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
	return (buf + _to_udec(buf, value)) - start;
     e40:	4406      	add	r6, r0
     e42:	a817      	add	r0, sp, #92	; 0x5c
     e44:	1a36      	subs	r6, r6, r0
				if (fplus || fspace || val < 0) {
     e46:	2b00      	cmp	r3, #0
     e48:	f040 8324 	bne.w	1494 <z_prf+0x850>
     e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     e4e:	2b00      	cmp	r3, #0
     e50:	f040 8320 	bne.w	1494 <z_prf+0x850>
     e54:	ea4f 78d4 	mov.w	r8, r4, lsr #31
			if (precision >= 0) {
     e58:	2d00      	cmp	r5, #0
     e5a:	da22      	bge.n	ea2 <z_prf+0x25e>
			zero.predot = zero.postdot = zero.trail = 0;
     e5c:	2500      	movs	r5, #0
     e5e:	462f      	mov	r7, r5
     e60:	46aa      	mov	sl, r5
     e62:	e0e5      	b.n	1030 <z_prf+0x3ec>
			switch (c) {
     e64:	2c75      	cmp	r4, #117	; 0x75
     e66:	d0bb      	beq.n	de0 <z_prf+0x19c>
     e68:	2c78      	cmp	r4, #120	; 0x78
     e6a:	d0b9      	beq.n	de0 <z_prf+0x19c>
     e6c:	2c73      	cmp	r4, #115	; 0x73
     e6e:	f47f af5c 	bne.w	d2a <z_prf+0xe6>
				cptr = va_arg(vargs, char *);
     e72:	46b1      	mov	r9, r6
					precision = INT_MAX;
     e74:	2d00      	cmp	r5, #0
				cptr = va_arg(vargs, char *);
     e76:	f859 3b04 	ldr.w	r3, [r9], #4
					precision = INT_MAX;
     e7a:	bfb8      	it	lt
     e7c:	f06f 4500 	mvnlt.w	r5, #2147483648	; 0x80000000
				for (clen = 0; clen < precision; clen++) {
     e80:	2600      	movs	r6, #0
     e82:	42b5      	cmp	r5, r6
     e84:	f040 82bb 	bne.w	13fe <z_prf+0x7ba>
     e88:	462e      	mov	r6, r5
     e8a:	2500      	movs	r5, #0
     e8c:	46a8      	mov	r8, r5
     e8e:	e009      	b.n	ea4 <z_prf+0x260>
				buf[0] = va_arg(vargs, int);
     e90:	46b1      	mov	r9, r6
				break;
     e92:	f04f 0800 	mov.w	r8, #0
				buf[0] = va_arg(vargs, int);
     e96:	f859 3b04 	ldr.w	r3, [r9], #4
     e9a:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
				clen = 1;
     e9e:	2601      	movs	r6, #1
				break;
     ea0:	4645      	mov	r5, r8
     ea2:	ab17      	add	r3, sp, #92	; 0x5c
				zero_head = precision - clen + prefix;
     ea4:	eb05 0208 	add.w	r2, r5, r8
			zero.predot = zero.postdot = zero.trail = 0;
     ea8:	2500      	movs	r5, #0
				zero_head = precision - clen + prefix;
     eaa:	1b92      	subs	r2, r2, r6
			zero.predot = zero.postdot = zero.trail = 0;
     eac:	462f      	mov	r7, r5
     eae:	46aa      	mov	sl, r5
			if (zero_head < 0) {
     eb0:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
			width -= clen + zero_head;
     eb4:	1991      	adds	r1, r2, r6
     eb6:	9106      	str	r1, [sp, #24]
     eb8:	9907      	ldr	r1, [sp, #28]
     eba:	1990      	adds	r0, r2, r6
     ebc:	1a0c      	subs	r4, r1, r0
			if (!fminus && width > 0) {
     ebe:	990b      	ldr	r1, [sp, #44]	; 0x2c
     ec0:	b911      	cbnz	r1, ec8 <z_prf+0x284>
     ec2:	2c00      	cmp	r4, #0
     ec4:	f300 8304 	bgt.w	14d0 <z_prf+0x88c>
			while (prefix-- > 0) {
     ec8:	eb03 0b08 	add.w	fp, r3, r8
     ecc:	455b      	cmp	r3, fp
     ece:	f040 8301 	bne.w	14d4 <z_prf+0x890>
			while (zero_head-- > 0) {
     ed2:	f112 32ff 	adds.w	r2, r2, #4294967295	; 0xffffffff
     ed6:	f080 830d 	bcs.w	14f4 <z_prf+0x8b0>
			clen -= prefix;
     eda:	eba6 0608 	sub.w	r6, r6, r8
			if (zero.predot) {
     ede:	f1ba 0f00 	cmp.w	sl, #0
     ee2:	d011      	beq.n	f08 <z_prf+0x2c4>
				c = *cptr;
     ee4:	f89b 0000 	ldrb.w	r0, [fp]
				while (isdigit(c)) {
     ee8:	eb0b 0806 	add.w	r8, fp, r6
     eec:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
     ef0:	2b09      	cmp	r3, #9
     ef2:	eba8 060b 	sub.w	r6, r8, fp
     ef6:	f240 8308 	bls.w	150a <z_prf+0x8c6>
     efa:	46d0      	mov	r8, sl
				while (zero.predot-- > 0) {
     efc:	f118 38ff 	adds.w	r8, r8, #4294967295	; 0xffffffff
     f00:	f080 830c 	bcs.w	151c <z_prf+0x8d8>
				clen -= zero.predot;
     f04:	eba6 060a 	sub.w	r6, r6, sl
			if (zero.postdot) {
     f08:	b1af      	cbz	r7, f36 <z_prf+0x2f2>
     f0a:	eb0b 0806 	add.w	r8, fp, r6
					c = *cptr++;
     f0e:	f81b ab01 	ldrb.w	sl, [fp], #1
					PUTC(c);
     f12:	9904      	ldr	r1, [sp, #16]
     f14:	9b01      	ldr	r3, [sp, #4]
     f16:	4650      	mov	r0, sl
     f18:	4798      	blx	r3
     f1a:	3001      	adds	r0, #1
     f1c:	f43f aea8 	beq.w	c70 <z_prf+0x2c>
				} while (c != '.');
     f20:	f1ba 0f2e 	cmp.w	sl, #46	; 0x2e
     f24:	eba8 060b 	sub.w	r6, r8, fp
     f28:	d1f1      	bne.n	f0e <z_prf+0x2ca>
				while (zero.postdot-- > 0) {
     f2a:	46b8      	mov	r8, r7
     f2c:	f1b8 0f00 	cmp.w	r8, #0
     f30:	f300 82fd 	bgt.w	152e <z_prf+0x8ea>
				clen -= zero.postdot;
     f34:	1bf6      	subs	r6, r6, r7
			if (zero.trail) {
     f36:	b195      	cbz	r5, f5e <z_prf+0x31a>
				c = *cptr;
     f38:	f89b 0000 	ldrb.w	r0, [fp]
				while (isdigit(c) || c == '.') {
     f3c:	eb0b 0806 	add.w	r8, fp, r6
     f40:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
     f44:	2b09      	cmp	r3, #9
     f46:	eba8 060b 	sub.w	r6, r8, fp
     f4a:	f240 82fb 	bls.w	1544 <z_prf+0x900>
     f4e:	282e      	cmp	r0, #46	; 0x2e
     f50:	f000 82f8 	beq.w	1544 <z_prf+0x900>
				while (zero.trail-- > 0) {
     f54:	462f      	mov	r7, r5
     f56:	2f00      	cmp	r7, #0
     f58:	f300 82fd 	bgt.w	1556 <z_prf+0x912>
				clen -= zero.trail;
     f5c:	1b76      	subs	r6, r6, r5
     f5e:	445e      	add	r6, fp
     f60:	e30c      	b.n	157c <z_prf+0x938>
	} else if (fplus) {
     f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
     f64:	b123      	cbz	r3, f70 <z_prf+0x32c>
		*buf++ = '+';
     f66:	232b      	movs	r3, #43	; 0x2b
		*buf++ = ' ';
     f68:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
     f6c:	4621      	mov	r1, r4
     f6e:	e760      	b.n	e32 <z_prf+0x1ee>
	} else if (fspace) {
     f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     f72:	b10b      	cbz	r3, f78 <z_prf+0x334>
		*buf++ = ' ';
     f74:	2320      	movs	r3, #32
     f76:	e7f7      	b.n	f68 <z_prf+0x324>
	} else if (fspace) {
     f78:	4621      	mov	r1, r4
     f7a:	ae17      	add	r6, sp, #92	; 0x5c
     f7c:	e75b      	b.n	e36 <z_prf+0x1f2>
     f7e:	bf00      	nop
     f80:	00003afc 	.word	0x00003afc
     f84:	00003b02 	.word	0x00003b02
				u.d = va_arg(vargs, double);
     f88:	f106 0907 	add.w	r9, r6, #7
     f8c:	f029 0907 	bic.w	r9, r9, #7
     f90:	e8f9 2302 	ldrd	r2, r3, [r9], #8
	fract = (double_temp << 11) & ~HIGHBIT64;
     f94:	02d8      	lsls	r0, r3, #11
     f96:	ea40 5052 	orr.w	r0, r0, r2, lsr #21
     f9a:	02d6      	lsls	r6, r2, #11
     f9c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
     fa0:	9602      	str	r6, [sp, #8]
     fa2:	9003      	str	r0, [sp, #12]
     fa4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
	if (sign) {
     fa8:	2a00      	cmp	r2, #0
	exp = double_temp >> 52 & 0x7ff;
     faa:	f3c3 510a 	ubfx	r1, r3, #20, #11
	if (sign) {
     fae:	f173 0300 	sbcs.w	r3, r3, #0
	fract = (double_temp << 11) & ~HIGHBIT64;
     fb2:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
	if (sign) {
     fb6:	da43      	bge.n	1040 <z_prf+0x3fc>
		*buf++ = '-';
     fb8:	232d      	movs	r3, #45	; 0x2d
		*buf++ = ' ';
     fba:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
     fbe:	f10d 075d 	add.w	r7, sp, #93	; 0x5d
	if (exp == 0x7ff) {
     fc2:	f240 73ff 	movw	r3, #2047	; 0x7ff
     fc6:	4299      	cmp	r1, r3
     fc8:	d155      	bne.n	1076 <z_prf+0x432>
		if (!fract) {
     fca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     fce:	4313      	orrs	r3, r2
     fd0:	f1a4 0441 	sub.w	r4, r4, #65	; 0x41
     fd4:	f107 0b03 	add.w	fp, r7, #3
     fd8:	d142      	bne.n	1060 <z_prf+0x41c>
			if (isupper(c)) {
     fda:	2c19      	cmp	r4, #25
     fdc:	d83a      	bhi.n	1054 <z_prf+0x410>
				*buf++ = 'I';
     fde:	2349      	movs	r3, #73	; 0x49
     fe0:	703b      	strb	r3, [r7, #0]
				*buf++ = 'N';
     fe2:	234e      	movs	r3, #78	; 0x4e
     fe4:	707b      	strb	r3, [r7, #1]
				*buf++ = 'F';
     fe6:	2346      	movs	r3, #70	; 0x46
		*buf = 0;
     fe8:	2500      	movs	r5, #0
		return buf - start;
     fea:	ae17      	add	r6, sp, #92	; 0x5c
				*buf++ = 'n';
     fec:	70bb      	strb	r3, [r7, #2]
		*buf = 0;
     fee:	70fd      	strb	r5, [r7, #3]
		return buf - start;
     ff0:	ebab 0b06 	sub.w	fp, fp, r6
			zero.predot = zero.postdot = zero.trail = 0;
     ff4:	462f      	mov	r7, r5
     ff6:	46aa      	mov	sl, r5
				if (fplus || fspace || (buf[0] == '-')) {
     ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
     ffa:	2b00      	cmp	r3, #0
     ffc:	f040 81d9 	bne.w	13b2 <z_prf+0x76e>
    1000:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1002:	2b00      	cmp	r3, #0
    1004:	f040 81d5 	bne.w	13b2 <z_prf+0x76e>
    1008:	f89d 805c 	ldrb.w	r8, [sp, #92]	; 0x5c
    100c:	f1a8 032d 	sub.w	r3, r8, #45	; 0x2d
    1010:	f1d3 0800 	rsbs	r8, r3, #0
    1014:	eb48 0803 	adc.w	r8, r8, r3
				if (!isdigit(buf[prefix])) {
    1018:	ab1e      	add	r3, sp, #120	; 0x78
    101a:	4443      	add	r3, r8
				clen += zero.predot + zero.postdot + zero.trail;
    101c:	44bb      	add	fp, r7
    101e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
    1022:	3b30      	subs	r3, #48	; 0x30
    1024:	eb0b 060a 	add.w	r6, fp, sl
				if (!isdigit(buf[prefix])) {
    1028:	2b09      	cmp	r3, #9
				clen += zero.predot + zero.postdot + zero.trail;
    102a:	442e      	add	r6, r5
				if (!isdigit(buf[prefix])) {
    102c:	f200 8237 	bhi.w	149e <z_prf+0x85a>
			} else if (fzero) {
    1030:	9b08      	ldr	r3, [sp, #32]
    1032:	2b00      	cmp	r3, #0
    1034:	f000 8236 	beq.w	14a4 <z_prf+0x860>
    1038:	9b07      	ldr	r3, [sp, #28]
    103a:	1b9a      	subs	r2, r3, r6
    103c:	ab17      	add	r3, sp, #92	; 0x5c
    103e:	e737      	b.n	eb0 <z_prf+0x26c>
	} else if (fplus) {
    1040:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1042:	b10b      	cbz	r3, 1048 <z_prf+0x404>
		*buf++ = '+';
    1044:	232b      	movs	r3, #43	; 0x2b
    1046:	e7b8      	b.n	fba <z_prf+0x376>
	} else if (fspace) {
    1048:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    104a:	b10b      	cbz	r3, 1050 <z_prf+0x40c>
		*buf++ = ' ';
    104c:	2320      	movs	r3, #32
    104e:	e7b4      	b.n	fba <z_prf+0x376>
	} else if (fspace) {
    1050:	af17      	add	r7, sp, #92	; 0x5c
    1052:	e7b6      	b.n	fc2 <z_prf+0x37e>
				*buf++ = 'i';
    1054:	2369      	movs	r3, #105	; 0x69
    1056:	703b      	strb	r3, [r7, #0]
				*buf++ = 'n';
    1058:	236e      	movs	r3, #110	; 0x6e
    105a:	707b      	strb	r3, [r7, #1]
				*buf++ = 'f';
    105c:	2366      	movs	r3, #102	; 0x66
    105e:	e7c3      	b.n	fe8 <z_prf+0x3a4>
			if (isupper(c)) {
    1060:	2c19      	cmp	r4, #25
				*buf++ = 'N';
    1062:	bf99      	ittee	ls
    1064:	234e      	movls	r3, #78	; 0x4e
				*buf++ = 'A';
    1066:	2241      	movls	r2, #65	; 0x41
				*buf++ = 'n';
    1068:	236e      	movhi	r3, #110	; 0x6e
				*buf++ = 'a';
    106a:	2261      	movhi	r2, #97	; 0x61
				*buf++ = 'N';
    106c:	bf94      	ite	ls
    106e:	703b      	strbls	r3, [r7, #0]
				*buf++ = 'n';
    1070:	703b      	strbhi	r3, [r7, #0]
				*buf++ = 'a';
    1072:	707a      	strb	r2, [r7, #1]
    1074:	e7b8      	b.n	fe8 <z_prf+0x3a4>
	if ((exp | fract) != 0) {
    1076:	9b02      	ldr	r3, [sp, #8]
    1078:	9803      	ldr	r0, [sp, #12]
    107a:	430b      	orrs	r3, r1
    107c:	930c      	str	r3, [sp, #48]	; 0x30
    107e:	17cb      	asrs	r3, r1, #31
    1080:	4303      	orrs	r3, r0
    1082:	930d      	str	r3, [sp, #52]	; 0x34
    1084:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
		c = 'f';
    1088:	2c46      	cmp	r4, #70	; 0x46
    108a:	bf08      	it	eq
    108c:	2466      	moveq	r4, #102	; 0x66
	if ((exp | fract) != 0) {
    108e:	4313      	orrs	r3, r2
    1090:	f000 80ff 	beq.w	1292 <z_prf+0x64e>
		if (exp == 0) {
    1094:	2900      	cmp	r1, #0
    1096:	f000 809f 	beq.w	11d8 <z_prf+0x594>
		fract |= HIGHBIT64;
    109a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    109c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
		exp -= (1023 - 1);	/* +1 since .1 vs 1. */
    10a0:	f2a1 38fe 	subw	r8, r1, #1022	; 0x3fe
		fract |= HIGHBIT64;
    10a4:	9313      	str	r3, [sp, #76]	; 0x4c
    10a6:	2600      	movs	r6, #0
	while (exp <= -3) {
    10a8:	f118 0f02 	cmn.w	r8, #2
    10ac:	f2c0 80a8 	blt.w	1200 <z_prf+0x5bc>
		while ((fract >> 32) <= (MAXFP1 / 2)) {
    10b0:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
    10b4:	f04f 0b00 	mov.w	fp, #0
	while (exp > 0) {
    10b8:	f1b8 0f00 	cmp.w	r8, #0
    10bc:	f300 80cc 	bgt.w	1258 <z_prf+0x614>
		_rlrshift(&fract);
    10c0:	a812      	add	r0, sp, #72	; 0x48
		exp++;
    10c2:	f108 0801 	add.w	r8, r8, #1
		_rlrshift(&fract);
    10c6:	f002 f812 	bl	30ee <_rlrshift>
	while (exp < (0 + 4)) {
    10ca:	f1b8 0f04 	cmp.w	r8, #4
    10ce:	d1f7      	bne.n	10c0 <z_prf+0x47c>
		precision = 6;		/* Default precision if none given */
    10d0:	2d00      	cmp	r5, #0
	if ((c == 'g') || (c == 'G')) {
    10d2:	f004 03df 	and.w	r3, r4, #223	; 0xdf
		precision = 6;		/* Default precision if none given */
    10d6:	bfb8      	it	lt
    10d8:	2506      	movlt	r5, #6
	if ((c == 'g') || (c == 'G')) {
    10da:	2b47      	cmp	r3, #71	; 0x47
    10dc:	f040 80e1 	bne.w	12a2 <z_prf+0x65e>
		if (decexp < (-4 + 1) || decexp > precision) {
    10e0:	1cf2      	adds	r2, r6, #3
    10e2:	db02      	blt.n	10ea <z_prf+0x4a6>
    10e4:	42ae      	cmp	r6, r5
    10e6:	f340 80d7 	ble.w	1298 <z_prf+0x654>
			c += 'e' - 'g';
    10ea:	3c02      	subs	r4, #2
    10ec:	b2e4      	uxtb	r4, r4
			if (precision > 0) {
    10ee:	2d00      	cmp	r5, #0
    10f0:	f000 80dd 	beq.w	12ae <z_prf+0x66a>
		if (!falt && (precision > 0)) {
    10f4:	9b06      	ldr	r3, [sp, #24]
				precision--;
    10f6:	3d01      	subs	r5, #1
		if (!falt && (precision > 0)) {
    10f8:	2b00      	cmp	r3, #0
    10fa:	f040 80d8 	bne.w	12ae <z_prf+0x66a>
    10fe:	2d00      	cmp	r5, #0
    1100:	bfd4      	ite	le
    1102:	f04f 0800 	movle.w	r8, #0
    1106:	f04f 0801 	movgt.w	r8, #1
	if (c == 'f') {
    110a:	2c66      	cmp	r4, #102	; 0x66
    110c:	f040 80d1 	bne.w	12b2 <z_prf+0x66e>
		if (exp < 0) {
    1110:	eb16 0a05 	adds.w	sl, r6, r5
    1114:	f140 80d5 	bpl.w	12c2 <z_prf+0x67e>
	digit_count = 16;
    1118:	2310      	movs	r3, #16
    111a:	9311      	str	r3, [sp, #68]	; 0x44
    111c:	2466      	movs	r4, #102	; 0x66
			exp = 0;
    111e:	f04f 0a00 	mov.w	sl, #0
	ltemp = 0x0800000000000000;
    1122:	2200      	movs	r2, #0
    1124:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    1128:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
	while (exp--) {
    112c:	f11a 3aff 	adds.w	sl, sl, #4294967295	; 0xffffffff
    1130:	f080 80c9 	bcs.w	12c6 <z_prf+0x682>
	fract += ltemp;
    1134:	9b12      	ldr	r3, [sp, #72]	; 0x48
    1136:	9a14      	ldr	r2, [sp, #80]	; 0x50
    1138:	9915      	ldr	r1, [sp, #84]	; 0x54
    113a:	189b      	adds	r3, r3, r2
    113c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    113e:	eb41 0202 	adc.w	r2, r1, r2
    1142:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
	if ((fract >> 32) & 0xF0000000) {
    1146:	f002 4370 	and.w	r3, r2, #4026531840	; 0xf0000000
    114a:	930e      	str	r3, [sp, #56]	; 0x38
    114c:	2300      	movs	r3, #0
    114e:	930f      	str	r3, [sp, #60]	; 0x3c
    1150:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    1154:	4313      	orrs	r3, r2
    1156:	d006      	beq.n	1166 <z_prf+0x522>
		_ldiv5(&fract);
    1158:	a812      	add	r0, sp, #72	; 0x48
    115a:	f001 ffda 	bl	3112 <_ldiv5>
		_rlrshift(&fract);
    115e:	a812      	add	r0, sp, #72	; 0x48
    1160:	f001 ffc5 	bl	30ee <_rlrshift>
		decexp++;
    1164:	3601      	adds	r6, #1
	if (c == 'f') {
    1166:	2c66      	cmp	r4, #102	; 0x66
    1168:	f040 80c7 	bne.w	12fa <z_prf+0x6b6>
		if (decexp > 0) {
    116c:	2e00      	cmp	r6, #0
    116e:	f340 80b1 	ble.w	12d4 <z_prf+0x690>
			while (decexp > 0 && digit_count > 0) {
    1172:	9b11      	ldr	r3, [sp, #68]	; 0x44
    1174:	2b00      	cmp	r3, #0
    1176:	dd07      	ble.n	1188 <z_prf+0x544>
				*buf++ = _get_digit(&fract, &digit_count);
    1178:	a911      	add	r1, sp, #68	; 0x44
    117a:	a812      	add	r0, sp, #72	; 0x48
    117c:	f001 fff5 	bl	316a <_get_digit>
			while (decexp > 0 && digit_count > 0) {
    1180:	3e01      	subs	r6, #1
				*buf++ = _get_digit(&fract, &digit_count);
    1182:	f807 0b01 	strb.w	r0, [r7], #1
			while (decexp > 0 && digit_count > 0) {
    1186:	d1f4      	bne.n	1172 <z_prf+0x52e>
			zp->predot = decexp;
    1188:	46b2      	mov	sl, r6
    118a:	46bb      	mov	fp, r7
			decexp = 0;
    118c:	2600      	movs	r6, #0
		if (falt || (precision > 0)) {
    118e:	9b06      	ldr	r3, [sp, #24]
    1190:	b913      	cbnz	r3, 1198 <z_prf+0x554>
    1192:	2d00      	cmp	r5, #0
    1194:	f340 80af 	ble.w	12f6 <z_prf+0x6b2>
			*buf++ = '.';
    1198:	232e      	movs	r3, #46	; 0x2e
    119a:	f80b 3b01 	strb.w	r3, [fp], #1
		if (decexp < 0 && precision > 0) {
    119e:	2e00      	cmp	r6, #0
    11a0:	f000 80a7 	beq.w	12f2 <z_prf+0x6ae>
    11a4:	2d00      	cmp	r5, #0
    11a6:	f340 80a6 	ble.w	12f6 <z_prf+0x6b2>
			zp->postdot = -decexp;
    11aa:	4277      	negs	r7, r6
    11ac:	42af      	cmp	r7, r5
    11ae:	bfa8      	it	ge
    11b0:	462f      	movge	r7, r5
			precision -= zp->postdot;
    11b2:	1bed      	subs	r5, r5, r7
		while (precision > 0 && digit_count > 0) {
    11b4:	2d00      	cmp	r5, #0
    11b6:	dd03      	ble.n	11c0 <z_prf+0x57c>
    11b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    11ba:	2b00      	cmp	r3, #0
    11bc:	f300 8091 	bgt.w	12e2 <z_prf+0x69e>
	if (prune_zero) {
    11c0:	f1b8 0f00 	cmp.w	r8, #0
    11c4:	f040 80af 	bne.w	1326 <z_prf+0x6e2>
	*buf = 0;
    11c8:	2300      	movs	r3, #0
	return buf - start;
    11ca:	ae17      	add	r6, sp, #92	; 0x5c
	*buf = 0;
    11cc:	f88b 3000 	strb.w	r3, [fp]
	return buf - start;
    11d0:	ebab 0b06 	sub.w	fp, fp, r6
    11d4:	e710      	b.n	ff8 <z_prf+0x3b4>
				exp--;
    11d6:	3901      	subs	r1, #1
			while (((fract <<= 1) & HIGHBIT64) == 0) {
    11d8:	9b02      	ldr	r3, [sp, #8]
    11da:	18db      	adds	r3, r3, r3
    11dc:	9302      	str	r3, [sp, #8]
    11de:	9b03      	ldr	r3, [sp, #12]
    11e0:	415b      	adcs	r3, r3
    11e2:	9303      	str	r3, [sp, #12]
    11e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    11e8:	2a00      	cmp	r2, #0
    11ea:	f173 0300 	sbcs.w	r3, r3, #0
    11ee:	daf2      	bge.n	11d6 <z_prf+0x592>
    11f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    11f4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    11f8:	e74f      	b.n	109a <z_prf+0x456>
			_rlrshift(&fract);
    11fa:	a812      	add	r0, sp, #72	; 0x48
    11fc:	f001 ff77 	bl	30ee <_rlrshift>
		while ((fract >> 32) >= (MAXFP1 / 5)) {
    1200:	e9dd 2c12 	ldrd	r2, ip, [sp, #72]	; 0x48
    1204:	f04f 0b00 	mov.w	fp, #0
    1208:	48b9      	ldr	r0, [pc, #740]	; (14f0 <z_prf+0x8ac>)
    120a:	2100      	movs	r1, #0
    120c:	4559      	cmp	r1, fp
    120e:	bf08      	it	eq
    1210:	4560      	cmpeq	r0, ip
    1212:	f108 0801 	add.w	r8, r8, #1
    1216:	d3f0      	bcc.n	11fa <z_prf+0x5b6>
		fract *= 5U;
    1218:	2005      	movs	r0, #5
    121a:	fba2 2300 	umull	r2, r3, r2, r0
    121e:	fb00 330c 	mla	r3, r0, ip, r3
    1222:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
		decexp--;
    1226:	46dc      	mov	ip, fp
    1228:	3e01      	subs	r6, #1
		while ((fract >> 32) <= (MAXFP1 / 2)) {
    122a:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
    122e:	f04f 0b00 	mov.w	fp, #0
    1232:	2100      	movs	r1, #0
    1234:	458b      	cmp	fp, r1
    1236:	bf08      	it	eq
    1238:	459a      	cmpeq	sl, r3
    123a:	d206      	bcs.n	124a <z_prf+0x606>
    123c:	f1bc 0f00 	cmp.w	ip, #0
    1240:	f43f af32 	beq.w	10a8 <z_prf+0x464>
    1244:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    1248:	e72e      	b.n	10a8 <z_prf+0x464>
			fract <<= 1;
    124a:	1892      	adds	r2, r2, r2
    124c:	415b      	adcs	r3, r3
			exp--;
    124e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    1252:	f04f 0c01 	mov.w	ip, #1
    1256:	e7ec      	b.n	1232 <z_prf+0x5ee>
		_ldiv5(&fract);
    1258:	a812      	add	r0, sp, #72	; 0x48
    125a:	f001 ff5a 	bl	3112 <_ldiv5>
		exp--;
    125e:	e9dd 1012 	ldrd	r1, r0, [sp, #72]	; 0x48
    1262:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
		decexp++;
    1266:	3601      	adds	r6, #1
    1268:	f04f 0c00 	mov.w	ip, #0
		while ((fract >> 32) <= (MAXFP1 / 2)) {
    126c:	2300      	movs	r3, #0
    126e:	459b      	cmp	fp, r3
    1270:	bf08      	it	eq
    1272:	4582      	cmpeq	sl, r0
    1274:	d206      	bcs.n	1284 <z_prf+0x640>
    1276:	f1bc 0f00 	cmp.w	ip, #0
    127a:	f43f af1d 	beq.w	10b8 <z_prf+0x474>
    127e:	e9cd 1012 	strd	r1, r0, [sp, #72]	; 0x48
    1282:	e719      	b.n	10b8 <z_prf+0x474>
			fract <<= 1;
    1284:	1849      	adds	r1, r1, r1
    1286:	4140      	adcs	r0, r0
			exp--;
    1288:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    128c:	f04f 0c01 	mov.w	ip, #1
    1290:	e7ec      	b.n	126c <z_prf+0x628>
	if ((exp | fract) != 0) {
    1292:	2600      	movs	r6, #0
    1294:	46b0      	mov	r8, r6
    1296:	e713      	b.n	10c0 <z_prf+0x47c>
		if (!falt && (precision > 0)) {
    1298:	9b06      	ldr	r3, [sp, #24]
			precision -= decexp;
    129a:	1bad      	subs	r5, r5, r6
		if (!falt && (precision > 0)) {
    129c:	b923      	cbnz	r3, 12a8 <z_prf+0x664>
			c = 'f';
    129e:	2466      	movs	r4, #102	; 0x66
    12a0:	e72d      	b.n	10fe <z_prf+0x4ba>
	prune_zero = false;		/* Assume trailing 0's allowed     */
    12a2:	f04f 0800 	mov.w	r8, #0
    12a6:	e730      	b.n	110a <z_prf+0x4c6>
    12a8:	f04f 0800 	mov.w	r8, #0
    12ac:	e730      	b.n	1110 <z_prf+0x4cc>
    12ae:	f04f 0800 	mov.w	r8, #0
		exp = precision + 1;
    12b2:	f105 0a01 	add.w	sl, r5, #1
	digit_count = 16;
    12b6:	2310      	movs	r3, #16
    12b8:	459a      	cmp	sl, r3
    12ba:	9311      	str	r3, [sp, #68]	; 0x44
	if (exp > 16) {
    12bc:	bfa8      	it	ge
    12be:	469a      	movge	sl, r3
    12c0:	e72f      	b.n	1122 <z_prf+0x4de>
		if (exp < 0) {
    12c2:	2466      	movs	r4, #102	; 0x66
    12c4:	e7f7      	b.n	12b6 <z_prf+0x672>
		_ldiv5(&ltemp);
    12c6:	a814      	add	r0, sp, #80	; 0x50
    12c8:	f001 ff23 	bl	3112 <_ldiv5>
		_rlrshift(&ltemp);
    12cc:	a814      	add	r0, sp, #80	; 0x50
    12ce:	f001 ff0e 	bl	30ee <_rlrshift>
    12d2:	e72b      	b.n	112c <z_prf+0x4e8>
			*buf++ = '0';
    12d4:	46bb      	mov	fp, r7
    12d6:	2330      	movs	r3, #48	; 0x30
    12d8:	f80b 3b01 	strb.w	r3, [fp], #1
			zero.predot = zero.postdot = zero.trail = 0;
    12dc:	f04f 0a00 	mov.w	sl, #0
    12e0:	e755      	b.n	118e <z_prf+0x54a>
			*buf++ = _get_digit(&fract, &digit_count);
    12e2:	a911      	add	r1, sp, #68	; 0x44
    12e4:	a812      	add	r0, sp, #72	; 0x48
    12e6:	f001 ff40 	bl	316a <_get_digit>
			precision--;
    12ea:	3d01      	subs	r5, #1
			*buf++ = _get_digit(&fract, &digit_count);
    12ec:	f80b 0b01 	strb.w	r0, [fp], #1
			precision--;
    12f0:	e760      	b.n	11b4 <z_prf+0x570>
			zero.predot = zero.postdot = zero.trail = 0;
    12f2:	4637      	mov	r7, r6
    12f4:	e75e      	b.n	11b4 <z_prf+0x570>
    12f6:	2700      	movs	r7, #0
    12f8:	e762      	b.n	11c0 <z_prf+0x57c>
		*buf = _get_digit(&fract, &digit_count);
    12fa:	a911      	add	r1, sp, #68	; 0x44
    12fc:	a812      	add	r0, sp, #72	; 0x48
    12fe:	f001 ff34 	bl	316a <_get_digit>
		if (falt || (precision > 0)) {
    1302:	9b06      	ldr	r3, [sp, #24]
		*buf = _get_digit(&fract, &digit_count);
    1304:	7038      	strb	r0, [r7, #0]
		if (*buf++ != '0') {
    1306:	2830      	cmp	r0, #48	; 0x30
			decexp--;
    1308:	bf18      	it	ne
    130a:	f106 36ff 	addne.w	r6, r6, #4294967295	; 0xffffffff
		if (falt || (precision > 0)) {
    130e:	2b00      	cmp	r3, #0
    1310:	d13b      	bne.n	138a <z_prf+0x746>
    1312:	2d00      	cmp	r5, #0
    1314:	dc39      	bgt.n	138a <z_prf+0x746>
		if (*buf++ != '0') {
    1316:	f107 0b01 	add.w	fp, r7, #1
	if (prune_zero) {
    131a:	f1b8 0f00 	cmp.w	r8, #0
    131e:	d045      	beq.n	13ac <z_prf+0x768>
			zero.predot = zero.postdot = zero.trail = 0;
    1320:	f04f 0a00 	mov.w	sl, #0
    1324:	4657      	mov	r7, sl
		while (*--buf == '0')
    1326:	465b      	mov	r3, fp
    1328:	f81b 2d01 	ldrb.w	r2, [fp, #-1]!
    132c:	2a30      	cmp	r2, #48	; 0x30
    132e:	d0fa      	beq.n	1326 <z_prf+0x6e2>
		if (*buf != '.') {
    1330:	2a2e      	cmp	r2, #46	; 0x2e
    1332:	bf18      	it	ne
    1334:	469b      	movne	fp, r3
    1336:	2500      	movs	r5, #0
	if ((c == 'e') || (c == 'E')) {
    1338:	f004 03df 	and.w	r3, r4, #223	; 0xdf
    133c:	2b45      	cmp	r3, #69	; 0x45
    133e:	f47f af43 	bne.w	11c8 <z_prf+0x584>
		if (decexp < 0) {
    1342:	2e00      	cmp	r6, #0
		*buf++ = c;
    1344:	465a      	mov	r2, fp
			decexp = -decexp;
    1346:	bfba      	itte	lt
    1348:	4276      	neglt	r6, r6
			*buf++ = '-';
    134a:	232d      	movlt	r3, #45	; 0x2d
			*buf++ = '+';
    134c:	232b      	movge	r3, #43	; 0x2b
		if (decexp >= 100) {
    134e:	2e63      	cmp	r6, #99	; 0x63
		*buf++ = c;
    1350:	f802 4b02 	strb.w	r4, [r2], #2
			*buf++ = '-';
    1354:	f88b 3001 	strb.w	r3, [fp, #1]
		if (decexp >= 100) {
    1358:	dd0a      	ble.n	1370 <z_prf+0x72c>
			*buf++ = (decexp / 100) + '0';
    135a:	2164      	movs	r1, #100	; 0x64
    135c:	fb96 f3f1 	sdiv	r3, r6, r1
    1360:	f103 0030 	add.w	r0, r3, #48	; 0x30
    1364:	f10b 0203 	add.w	r2, fp, #3
    1368:	f88b 0002 	strb.w	r0, [fp, #2]
			decexp %= 100;
    136c:	fb01 6613 	mls	r6, r1, r3, r6
		*buf++ = (decexp / 10) + '0';
    1370:	210a      	movs	r1, #10
    1372:	4693      	mov	fp, r2
    1374:	fb96 f3f1 	sdiv	r3, r6, r1
		decexp %= 10;
    1378:	fb01 6613 	mls	r6, r1, r3, r6
		*buf++ = (decexp / 10) + '0';
    137c:	f103 0030 	add.w	r0, r3, #48	; 0x30
		*buf++ = decexp + '0';
    1380:	3630      	adds	r6, #48	; 0x30
		*buf++ = (decexp / 10) + '0';
    1382:	f80b 0b02 	strb.w	r0, [fp], #2
		*buf++ = decexp + '0';
    1386:	7056      	strb	r6, [r2, #1]
    1388:	e71e      	b.n	11c8 <z_prf+0x584>
			*buf++ = '.';
    138a:	232e      	movs	r3, #46	; 0x2e
    138c:	f107 0b02 	add.w	fp, r7, #2
    1390:	707b      	strb	r3, [r7, #1]
		while (precision > 0 && digit_count > 0) {
    1392:	2d00      	cmp	r5, #0
    1394:	ddc1      	ble.n	131a <z_prf+0x6d6>
    1396:	9b11      	ldr	r3, [sp, #68]	; 0x44
    1398:	2b00      	cmp	r3, #0
    139a:	ddbe      	ble.n	131a <z_prf+0x6d6>
			*buf++ = _get_digit(&fract, &digit_count);
    139c:	a911      	add	r1, sp, #68	; 0x44
    139e:	a812      	add	r0, sp, #72	; 0x48
    13a0:	f001 fee3 	bl	316a <_get_digit>
			precision--;
    13a4:	3d01      	subs	r5, #1
			*buf++ = _get_digit(&fract, &digit_count);
    13a6:	f80b 0b01 	strb.w	r0, [fp], #1
			precision--;
    13aa:	e7f2      	b.n	1392 <z_prf+0x74e>
			zero.predot = zero.postdot = zero.trail = 0;
    13ac:	46c2      	mov	sl, r8
    13ae:	4647      	mov	r7, r8
    13b0:	e7c2      	b.n	1338 <z_prf+0x6f4>
					prefix = 1;
    13b2:	f04f 0801 	mov.w	r8, #1
    13b6:	e62f      	b.n	1018 <z_prf+0x3d4>
				switch (i) {
    13b8:	46b1      	mov	r9, r6
    13ba:	2f68      	cmp	r7, #104	; 0x68
    13bc:	f859 3b04 	ldr.w	r3, [r9], #4
    13c0:	d005      	beq.n	13ce <z_prf+0x78a>
    13c2:	dc01      	bgt.n	13c8 <z_prf+0x784>
    13c4:	2f48      	cmp	r7, #72	; 0x48
    13c6:	d007      	beq.n	13d8 <z_prf+0x794>
					*va_arg(vargs, int *) = count;
    13c8:	9a00      	ldr	r2, [sp, #0]
    13ca:	601a      	str	r2, [r3, #0]
					break;
    13cc:	e001      	b.n	13d2 <z_prf+0x78e>
					*va_arg(vargs, short *) = count;
    13ce:	9a00      	ldr	r2, [sp, #0]
    13d0:	801a      	strh	r2, [r3, #0]
				continue;
    13d2:	464e      	mov	r6, r9
    13d4:	9a05      	ldr	r2, [sp, #20]
    13d6:	e43d      	b.n	c54 <z_prf+0x10>
					*va_arg(vargs, char *) = count;
    13d8:	9a00      	ldr	r2, [sp, #0]
    13da:	701a      	strb	r2, [r3, #0]
					break;
    13dc:	e7f9      	b.n	13d2 <z_prf+0x78e>
				val = (uintptr_t) va_arg(vargs, void *);
    13de:	46b1      	mov	r9, r6
		*buf++ = '0';
    13e0:	f647 0330 	movw	r3, #30768	; 0x7830
	len = _to_x(buf, value, 16);
    13e4:	2210      	movs	r2, #16
    13e6:	f859 1b04 	ldr.w	r1, [r9], #4
		*buf++ = '0';
    13ea:	f8ad 305c 	strh.w	r3, [sp, #92]	; 0x5c
	len = _to_x(buf, value, 16);
    13ee:	f10d 005e 	add.w	r0, sp, #94	; 0x5e
    13f2:	f001 fe5a 	bl	30aa <_to_x>
				prefix = 2;
    13f6:	f04f 0802 	mov.w	r8, #2
	return len + (buf - buf0);
    13fa:	1c86      	adds	r6, r0, #2
				break;
    13fc:	e52c      	b.n	e58 <z_prf+0x214>
					if (cptr[clen] == '\0') {
    13fe:	5d9a      	ldrb	r2, [r3, r6]
    1400:	2a00      	cmp	r2, #0
    1402:	d04a      	beq.n	149a <z_prf+0x856>
				for (clen = 0; clen < precision; clen++) {
    1404:	3601      	adds	r6, #1
    1406:	e53c      	b.n	e82 <z_prf+0x23e>
	if (alt_form) {
    1408:	ac17      	add	r4, sp, #92	; 0x5c
	return (buf - buf0) + _to_x(buf, value, 8);
    140a:	2208      	movs	r2, #8
    140c:	4620      	mov	r0, r4
    140e:	f001 fe4c 	bl	30aa <_to_x>
    1412:	ae17      	add	r6, sp, #92	; 0x5c
    1414:	1ba6      	subs	r6, r4, r6
    1416:	4406      	add	r6, r0
			prefix = 0;
    1418:	f04f 0800 	mov.w	r8, #0
    141c:	e51c      	b.n	e58 <z_prf+0x214>
		*buf++ = '0';
    141e:	f10d 045d 	add.w	r4, sp, #93	; 0x5d
    1422:	e7f2      	b.n	140a <z_prf+0x7c6>
				} else if (c == 'u') {
    1424:	2c75      	cmp	r4, #117	; 0x75
    1426:	d105      	bne.n	1434 <z_prf+0x7f0>
	return _to_x(buf, value, 10);
    1428:	220a      	movs	r2, #10
    142a:	a817      	add	r0, sp, #92	; 0x5c
    142c:	f001 fe3d 	bl	30aa <_to_x>
    1430:	4606      	mov	r6, r0
    1432:	e7f1      	b.n	1418 <z_prf+0x7d4>
	if (alt_form) {
    1434:	9b06      	ldr	r3, [sp, #24]
    1436:	b193      	cbz	r3, 145e <z_prf+0x81a>
		*buf++ = '0';
    1438:	f647 0330 	movw	r3, #30768	; 0x7830
    143c:	f8ad 305c 	strh.w	r3, [sp, #92]	; 0x5c
		*buf++ = 'x';
    1440:	f10d 075e 	add.w	r7, sp, #94	; 0x5e
	len = _to_x(buf, value, 16);
    1444:	2210      	movs	r2, #16
    1446:	4638      	mov	r0, r7
    1448:	f001 fe2f 	bl	30aa <_to_x>
	if (prefix == 'X') {
    144c:	2c58      	cmp	r4, #88	; 0x58
    144e:	d008      	beq.n	1462 <z_prf+0x81e>
	return len + (buf - buf0);
    1450:	ae17      	add	r6, sp, #92	; 0x5c
						prefix = 2;
    1452:	9b06      	ldr	r3, [sp, #24]
	return len + (buf - buf0);
    1454:	1bbe      	subs	r6, r7, r6
    1456:	4406      	add	r6, r0
						prefix = 2;
    1458:	ea4f 0843 	mov.w	r8, r3, lsl #1
    145c:	e4fc      	b.n	e58 <z_prf+0x214>
	if (alt_form) {
    145e:	af17      	add	r7, sp, #92	; 0x5c
    1460:	e7f0      	b.n	1444 <z_prf+0x800>
    1462:	aa17      	add	r2, sp, #92	; 0x5c
		if (*buf >= 'a' && *buf <= 'z') {
    1464:	f812 3b01 	ldrb.w	r3, [r2], #1
    1468:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
    146c:	2919      	cmp	r1, #25
    146e:	d803      	bhi.n	1478 <z_prf+0x834>
			*buf += 'A' - 'a';
    1470:	3b20      	subs	r3, #32
    1472:	f802 3c01 	strb.w	r3, [r2, #-1]
    1476:	e7f5      	b.n	1464 <z_prf+0x820>
	} while (*buf++);
    1478:	f812 3c01 	ldrb.w	r3, [r2, #-1]
    147c:	2b00      	cmp	r3, #0
    147e:	d1f1      	bne.n	1464 <z_prf+0x820>
    1480:	e7e6      	b.n	1450 <z_prf+0x80c>
				PUTC('%');
    1482:	9904      	ldr	r1, [sp, #16]
    1484:	4620      	mov	r0, r4
    1486:	f7ff bbee 	b.w	c66 <z_prf+0x22>
				count++;
    148a:	9b00      	ldr	r3, [sp, #0]
    148c:	3301      	adds	r3, #1
				count += 2;
    148e:	9300      	str	r3, [sp, #0]
				continue;
    1490:	46b1      	mov	r9, r6
    1492:	e79e      	b.n	13d2 <z_prf+0x78e>
					prefix = 1;
    1494:	f04f 0801 	mov.w	r8, #1
    1498:	e4de      	b.n	e58 <z_prf+0x214>
    149a:	4615      	mov	r5, r2
    149c:	e4f6      	b.n	e8c <z_prf+0x248>
			cptr = buf;
    149e:	ab17      	add	r3, sp, #92	; 0x5c
				zero_head = 0;
    14a0:	2200      	movs	r2, #0
    14a2:	e507      	b.n	eb4 <z_prf+0x270>
    14a4:	ab17      	add	r3, sp, #92	; 0x5c
    14a6:	9a08      	ldr	r2, [sp, #32]
    14a8:	e504      	b.n	eb4 <z_prf+0x270>
    14aa:	e9cd 3207 	strd	r3, r2, [sp, #28]
					PUTC(' ');
    14ae:	9904      	ldr	r1, [sp, #16]
    14b0:	9b01      	ldr	r3, [sp, #4]
    14b2:	2020      	movs	r0, #32
    14b4:	4798      	blx	r3
    14b6:	3001      	adds	r0, #1
    14b8:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
    14bc:	f43f abd8 	beq.w	c70 <z_prf+0x2c>
				while (width-- > 0) {
    14c0:	f11b 3bff 	adds.w	fp, fp, #4294967295	; 0xffffffff
    14c4:	d2f1      	bcs.n	14aa <z_prf+0x866>
				count += width;
    14c6:	9900      	ldr	r1, [sp, #0]
    14c8:	4421      	add	r1, r4
    14ca:	9100      	str	r1, [sp, #0]
				while (width-- > 0) {
    14cc:	465c      	mov	r4, fp
    14ce:	e4fb      	b.n	ec8 <z_prf+0x284>
    14d0:	46a3      	mov	fp, r4
    14d2:	e7f5      	b.n	14c0 <z_prf+0x87c>
				PUTC(*cptr++);
    14d4:	f813 0b01 	ldrb.w	r0, [r3], #1
    14d8:	9307      	str	r3, [sp, #28]
    14da:	9904      	ldr	r1, [sp, #16]
    14dc:	9b01      	ldr	r3, [sp, #4]
    14de:	9208      	str	r2, [sp, #32]
    14e0:	4798      	blx	r3
    14e2:	3001      	adds	r0, #1
    14e4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
    14e8:	f47f acf0 	bne.w	ecc <z_prf+0x288>
    14ec:	f7ff bbc0 	b.w	c70 <z_prf+0x2c>
    14f0:	33333332 	.word	0x33333332
				PUTC('0');
    14f4:	9904      	ldr	r1, [sp, #16]
    14f6:	9b01      	ldr	r3, [sp, #4]
    14f8:	9207      	str	r2, [sp, #28]
    14fa:	2030      	movs	r0, #48	; 0x30
    14fc:	4798      	blx	r3
    14fe:	3001      	adds	r0, #1
    1500:	9a07      	ldr	r2, [sp, #28]
    1502:	f47f ace6 	bne.w	ed2 <z_prf+0x28e>
    1506:	f7ff bbb3 	b.w	c70 <z_prf+0x2c>
					PUTC(c);
    150a:	9904      	ldr	r1, [sp, #16]
    150c:	9b01      	ldr	r3, [sp, #4]
    150e:	4798      	blx	r3
    1510:	3001      	adds	r0, #1
    1512:	f43f abad 	beq.w	c70 <z_prf+0x2c>
					c = *++cptr;
    1516:	f81b 0f01 	ldrb.w	r0, [fp, #1]!
    151a:	e4e7      	b.n	eec <z_prf+0x2a8>
					PUTC('0');
    151c:	9904      	ldr	r1, [sp, #16]
    151e:	9b01      	ldr	r3, [sp, #4]
    1520:	2030      	movs	r0, #48	; 0x30
    1522:	4798      	blx	r3
    1524:	3001      	adds	r0, #1
    1526:	f47f ace9 	bne.w	efc <z_prf+0x2b8>
    152a:	f7ff bba1 	b.w	c70 <z_prf+0x2c>
					PUTC('0');
    152e:	9904      	ldr	r1, [sp, #16]
    1530:	9b01      	ldr	r3, [sp, #4]
    1532:	2030      	movs	r0, #48	; 0x30
    1534:	4798      	blx	r3
    1536:	3001      	adds	r0, #1
    1538:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
    153c:	f47f acf6 	bne.w	f2c <z_prf+0x2e8>
    1540:	f7ff bb96 	b.w	c70 <z_prf+0x2c>
					PUTC(c);
    1544:	9904      	ldr	r1, [sp, #16]
    1546:	9b01      	ldr	r3, [sp, #4]
    1548:	4798      	blx	r3
    154a:	3001      	adds	r0, #1
    154c:	f43f ab90 	beq.w	c70 <z_prf+0x2c>
					c = *++cptr;
    1550:	f81b 0f01 	ldrb.w	r0, [fp, #1]!
    1554:	e4f4      	b.n	f40 <z_prf+0x2fc>
					PUTC('0');
    1556:	9904      	ldr	r1, [sp, #16]
    1558:	9b01      	ldr	r3, [sp, #4]
    155a:	2030      	movs	r0, #48	; 0x30
    155c:	4798      	blx	r3
    155e:	3001      	adds	r0, #1
    1560:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
    1564:	f47f acf7 	bne.w	f56 <z_prf+0x312>
    1568:	f7ff bb82 	b.w	c70 <z_prf+0x2c>
				PUTC(*cptr++);
    156c:	9904      	ldr	r1, [sp, #16]
    156e:	f81b 0b01 	ldrb.w	r0, [fp], #1
    1572:	9b01      	ldr	r3, [sp, #4]
    1574:	4798      	blx	r3
    1576:	3001      	adds	r0, #1
    1578:	f43f ab7a 	beq.w	c70 <z_prf+0x2c>
    157c:	eba6 030b 	sub.w	r3, r6, fp
			while (clen-- > 0) {
    1580:	2b00      	cmp	r3, #0
    1582:	dcf3      	bgt.n	156c <z_prf+0x928>
			count += clen;
    1584:	9b00      	ldr	r3, [sp, #0]
    1586:	9a06      	ldr	r2, [sp, #24]
			if (width > 0) {
    1588:	2c00      	cmp	r4, #0
			count += clen;
    158a:	4413      	add	r3, r2
    158c:	9300      	str	r3, [sp, #0]
			if (width > 0) {
    158e:	f77f af20 	ble.w	13d2 <z_prf+0x78e>
    1592:	4625      	mov	r5, r4
    1594:	e006      	b.n	15a4 <z_prf+0x960>
					PUTC(' ');
    1596:	9904      	ldr	r1, [sp, #16]
    1598:	9b01      	ldr	r3, [sp, #4]
    159a:	2020      	movs	r0, #32
    159c:	4798      	blx	r3
    159e:	3001      	adds	r0, #1
    15a0:	f43f ab66 	beq.w	c70 <z_prf+0x2c>
				while (width-- > 0) {
    15a4:	f115 35ff 	adds.w	r5, r5, #4294967295	; 0xffffffff
    15a8:	d2f5      	bcs.n	1596 <z_prf+0x952>
				count += width;
    15aa:	9b00      	ldr	r3, [sp, #0]
    15ac:	4423      	add	r3, r4
    15ae:	9300      	str	r3, [sp, #0]
    15b0:	e70f      	b.n	13d2 <z_prf+0x78e>
    15b2:	bf00      	nop

000015b4 <z_impl_zephyr_fputc>:
	_stdout_hook = hook;
}

int z_impl_zephyr_fputc(int c, FILE *stream)
{
	return (stdout == stream) ? _stdout_hook(c) : EOF;
    15b4:	2902      	cmp	r1, #2
    15b6:	d102      	bne.n	15be <z_impl_zephyr_fputc+0xa>
    15b8:	4b02      	ldr	r3, [pc, #8]	; (15c4 <z_impl_zephyr_fputc+0x10>)
    15ba:	681b      	ldr	r3, [r3, #0]
    15bc:	4718      	bx	r3
}
    15be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    15c2:	4770      	bx	lr
    15c4:	20001380 	.word	0x20001380

000015c8 <printf>:

	return r;
}

int printf(const char *_MLIBC_RESTRICT format, ...)
{
    15c8:	b40f      	push	{r0, r1, r2, r3}
    15ca:	b507      	push	{r0, r1, r2, lr}
    15cc:	ab04      	add	r3, sp, #16
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = z_prf(fputc, DESC(stdout), format, vargs);
    15ce:	2102      	movs	r1, #2
{
    15d0:	f853 2b04 	ldr.w	r2, [r3], #4
	r = z_prf(fputc, DESC(stdout), format, vargs);
    15d4:	4804      	ldr	r0, [pc, #16]	; (15e8 <printf+0x20>)
	va_start(vargs, format);
    15d6:	9301      	str	r3, [sp, #4]
	r = z_prf(fputc, DESC(stdout), format, vargs);
    15d8:	f7ff fb34 	bl	c44 <z_prf>
	va_end(vargs);

	return r;
}
    15dc:	b003      	add	sp, #12
    15de:	f85d eb04 	ldr.w	lr, [sp], #4
    15e2:	b004      	add	sp, #16
    15e4:	4770      	bx	lr
    15e6:	bf00      	nop
    15e8:	0000319f 	.word	0x0000319f

000015ec <nordicsemi_nrf52_init>:
    15ec:	f04f 0320 	mov.w	r3, #32
    15f0:	f3ef 8211 	mrs	r2, BASEPRI
    15f4:	f383 8811 	msr	BASEPRI, r3
    15f8:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    15fc:	4906      	ldr	r1, [pc, #24]	; (1618 <nordicsemi_nrf52_init+0x2c>)
    15fe:	2301      	movs	r3, #1
    1600:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    1604:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    1608:	f8c1 3578 	str.w	r3, [r1, #1400]	; 0x578
	__asm__ volatile(
    160c:	f382 8811 	msr	BASEPRI, r2
    1610:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1614:	2000      	movs	r0, #0
    1616:	4770      	bx	lr
    1618:	4001e000 	.word	0x4001e000

0000161c <gpio_nrfx_init>:
#endif
	}
}

static int gpio_nrfx_init(struct device *port)
{
    161c:	b508      	push	{r3, lr}
	static bool gpio_initialized;

	if (!gpio_initialized) {
    161e:	4b09      	ldr	r3, [pc, #36]	; (1644 <gpio_nrfx_init+0x28>)
    1620:	781a      	ldrb	r2, [r3, #0]
    1622:	b96a      	cbnz	r2, 1640 <gpio_nrfx_init+0x24>
		gpio_initialized = true;
    1624:	2101      	movs	r1, #1
    1626:	7019      	strb	r1, [r3, #0]
		IRQ_CONNECT(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0,
    1628:	2006      	movs	r0, #6
    162a:	2105      	movs	r1, #5
    162c:	f7ff f890 	bl	750 <z_arm_irq_priority_set>
			    DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0_PRIORITY,
			    gpiote_event_handler, NULL, 0);

		irq_enable(DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0);
    1630:	2006      	movs	r0, #6
    1632:	f7ff f87d 	bl	730 <arch_irq_enable>
    return ((uint32_t)p_reg + event);
}

NRF_STATIC_INLINE void nrf_gpiote_int_enable(NRF_GPIOTE_Type * p_reg, uint32_t mask)
{
    p_reg->INTENSET = mask;
    1636:	4b04      	ldr	r3, [pc, #16]	; (1648 <gpio_nrfx_init+0x2c>)
    1638:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    163c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		nrf_gpiote_int_enable(NRF_GPIOTE, NRF_GPIOTE_INT_PORT_MASK);
	}

	return 0;
}
    1640:	2000      	movs	r0, #0
    1642:	bd08      	pop	{r3, pc}
    1644:	2000063d 	.word	0x2000063d
    1648:	40006000 	.word	0x40006000

0000164c <gpiote_pin_int_cfg>:
{
    164c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	return port->config->config_info;
    164e:	6803      	ldr	r3, [r0, #0]
    p_reg->INTENCLR = mask;
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_int_enable_check(NRF_GPIOTE_Type const * p_reg, uint32_t mask)
{
    return p_reg->INTENSET & mask;
    1650:	4d55      	ldr	r5, [pc, #340]	; (17a8 <gpiote_pin_int_cfg+0x15c>)
	u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1652:	689b      	ldr	r3, [r3, #8]
	struct gpio_nrfx_data *data = get_port_data(port);
    1654:	6882      	ldr	r2, [r0, #8]
    1656:	f8d5 4304 	ldr.w	r4, [r5, #772]	; 0x304
	u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    165a:	7918      	ldrb	r0, [r3, #4]
    165c:	f001 031f 	and.w	r3, r1, #31
    1660:	ea43 1340 	orr.w	r3, r3, r0, lsl #5
    1664:	b2e4      	uxtb	r4, r4
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    1666:	2000      	movs	r0, #0
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
}

NRF_STATIC_INLINE uint32_t nrf_gpiote_event_pin_get(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    1668:	f500 76a2 	add.w	r6, r0, #324	; 0x144
    166c:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
    1670:	f3c6 2604 	ubfx	r6, r6, #8, #5
		if ((nrf_gpiote_event_pin_get(NRF_GPIOTE, i) == abs_pin)
    1674:	42b3      	cmp	r3, r6
    1676:	d175      	bne.n	1764 <gpiote_pin_int_cfg+0x118>
		    && (intenset & BIT(i))) {
    1678:	fa24 f600 	lsr.w	r6, r4, r0
    167c:	07f6      	lsls	r6, r6, #31
    167e:	d571      	bpl.n	1764 <gpiote_pin_int_cfg+0x118>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Event;
    1680:	0084      	lsls	r4, r0, #2
    1682:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
    1686:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
    168a:	f8d4 6510 	ldr.w	r6, [r4, #1296]	; 0x510
    168e:	f026 0601 	bic.w	r6, r6, #1
    1692:	f8c4 6510 	str.w	r6, [r4, #1296]	; 0x510
			nrf_gpiote_int_disable(NRF_GPIOTE, BIT(i));
    1696:	2401      	movs	r4, #1
    1698:	fa04 f000 	lsl.w	r0, r4, r0
    p_reg->INTENCLR = mask;
    169c:	f8c5 0308 	str.w	r0, [r5, #776]	; 0x308
NRF_STATIC_INLINE void nrf_gpio_cfg_sense_set(uint32_t             pin_number,
                                              nrf_gpio_pin_sense_t sense_config)
{
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    /*lint -e{845} // A zero has been given as right argument to operator '|'" */
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    16a0:	009c      	lsls	r4, r3, #2
    16a2:	f104 44a0 	add.w	r4, r4, #1342177280	; 0x50000000
    16a6:	f8d4 0700 	ldr.w	r0, [r4, #1792]	; 0x700
    16aa:	f420 3040 	bic.w	r0, r0, #196608	; 0x30000

    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    16ae:	f8c4 0700 	str.w	r0, [r4, #1792]	; 0x700
	if ((data->pin_int_en & BIT(pin)) && (data->int_en & BIT(pin))) {
    16b2:	6890      	ldr	r0, [r2, #8]
    16b4:	40c8      	lsrs	r0, r1
    16b6:	f010 0001 	ands.w	r0, r0, #1
    16ba:	d051      	beq.n	1760 <gpiote_pin_int_cfg+0x114>
    16bc:	68d0      	ldr	r0, [r2, #12]
    16be:	40c8      	lsrs	r0, r1
    16c0:	f010 0001 	ands.w	r0, r0, #1
    16c4:	d04c      	beq.n	1760 <gpiote_pin_int_cfg+0x114>
		if (data->trig_edge & BIT(pin)) {
    16c6:	6950      	ldr	r0, [r2, #20]
    16c8:	40c8      	lsrs	r0, r1
    16ca:	f010 0001 	ands.w	r0, r0, #1
    16ce:	d056      	beq.n	177e <gpiote_pin_int_cfg+0x132>
			if (data->double_edge & BIT(pin)) {
    16d0:	6990      	ldr	r0, [r2, #24]
    16d2:	40c8      	lsrs	r0, r1
    16d4:	07c0      	lsls	r0, r0, #31
    16d6:	d44a      	bmi.n	176e <gpiote_pin_int_cfg+0x122>
			} else if (((data->active_level & BIT(pin)) != 0U)
    16d8:	6910      	ldr	r0, [r2, #16]
				   ^ ((BIT(pin) & data->inverted) != 0)) {
    16da:	69d2      	ldr	r2, [r2, #28]
			} else if (((data->active_level & BIT(pin)) != 0U)
    16dc:	40c8      	lsrs	r0, r1
				   ^ ((BIT(pin) & data->inverted) != 0)) {
    16de:	fa22 f101 	lsr.w	r1, r2, r1
			} else if (((data->active_level & BIT(pin)) != 0U)
    16e2:	f000 0001 	and.w	r0, r0, #1
    16e6:	f001 0101 	and.w	r1, r1, #1
				pol = NRF_GPIOTE_POLARITY_HITOLO;
    16ea:	4288      	cmp	r0, r1
    16ec:	bf14      	ite	ne
    16ee:	2101      	movne	r1, #1
    16f0:	2102      	moveq	r1, #2
    p_reg->CONFIG[idx] = 0;
}

NRF_STATIC_INLINE bool nrf_gpiote_te_is_enabled(NRF_GPIOTE_Type const * p_reg, uint32_t idx)
{
    return (p_reg->CONFIG[idx] & GPIOTE_CONFIG_MODE_Msk) != GPIOTE_CONFIG_MODE_Disabled;
    16f2:	4d2d      	ldr	r5, [pc, #180]	; (17a8 <gpiote_pin_int_cfg+0x15c>)
    16f4:	2400      	movs	r4, #0
    16f6:	f504 72a2 	add.w	r2, r4, #324	; 0x144
    16fa:	f855 0022 	ldr.w	r0, [r5, r2, lsl #2]
		if (!nrf_gpiote_te_is_enabled(NRF_GPIOTE, channel)) {
    16fe:	f010 0003 	ands.w	r0, r0, #3
    1702:	d136      	bne.n	1772 <gpiote_pin_int_cfg+0x126>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    1704:	00a2      	lsls	r2, r4, #2
    1706:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    170a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    170e:	021b      	lsls	r3, r3, #8
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    1710:	f8d2 6510 	ldr.w	r6, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    1714:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
    1718:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    171c:	f426 3647 	bic.w	r6, r6, #203776	; 0x31c00
			nrf_gpiote_event_t evt =
    1720:	f104 0340 	add.w	r3, r4, #64	; 0x40
    1724:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    1728:	009b      	lsls	r3, r3, #2
    172a:	f8c2 6510 	str.w	r6, [r2, #1296]	; 0x510
    return ((uint32_t)p_reg + event);
    172e:	b29b      	uxth	r3, r3
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    1730:	f8d2 6510 	ldr.w	r6, [r2, #1296]	; 0x510
    return ((uint32_t)p_reg + event);
    1734:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    1738:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    173c:	4331      	orrs	r1, r6
    173e:	f8c2 1510 	str.w	r1, [r2, #1296]	; 0x510
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    1742:	6018      	str	r0, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event));
    1744:	681b      	ldr	r3, [r3, #0]
    1746:	9301      	str	r3, [sp, #4]
    (void)dummy;
    1748:	9b01      	ldr	r3, [sp, #4]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    174a:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
    174e:	f043 0301 	orr.w	r3, r3, #1
    1752:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
			nrf_gpiote_int_enable(NRF_GPIOTE, BIT(channel));
    1756:	2301      	movs	r3, #1
    1758:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->INTENSET = mask;
    175c:	f8c5 4304 	str.w	r4, [r5, #772]	; 0x304
}
    1760:	b002      	add	sp, #8
    1762:	bd70      	pop	{r4, r5, r6, pc}
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    1764:	3001      	adds	r0, #1
    1766:	2808      	cmp	r0, #8
    1768:	f47f af7e 	bne.w	1668 <gpiote_pin_int_cfg+0x1c>
    176c:	e798      	b.n	16a0 <gpiote_pin_int_cfg+0x54>
				pol = NRF_GPIOTE_POLARITY_TOGGLE;
    176e:	2103      	movs	r1, #3
    1770:	e7bf      	b.n	16f2 <gpiote_pin_int_cfg+0xa6>
    1772:	3401      	adds	r4, #1
	for (u8_t channel = 0; channel < GPIOTE_CH_NUM; ++channel) {
    1774:	2c08      	cmp	r4, #8
    1776:	d1be      	bne.n	16f6 <gpiote_pin_int_cfg+0xaa>
	return -ENODEV;
    1778:	f06f 0012 	mvn.w	r0, #18
    177c:	e7f0      	b.n	1760 <gpiote_pin_int_cfg+0x114>
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    177e:	6913      	ldr	r3, [r2, #16]
    1780:	69d2      	ldr	r2, [r2, #28]
    1782:	4053      	eors	r3, r2
    1784:	fa23 f101 	lsr.w	r1, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    1788:	f8d4 3700 	ldr.w	r3, [r4, #1792]	; 0x700
		return NRF_GPIO_PIN_SENSE_HIGH;
    178c:	f011 0f01 	tst.w	r1, #1
    1790:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    1794:	bf14      	ite	ne
    1796:	f44f 3200 	movne.w	r2, #131072	; 0x20000
    179a:	f44f 3240 	moveq.w	r2, #196608	; 0x30000
    179e:	4313      	orrs	r3, r2
    17a0:	f8c4 3700 	str.w	r3, [r4, #1792]	; 0x700
    17a4:	e7dc      	b.n	1760 <gpiote_pin_int_cfg+0x114>
    17a6:	bf00      	nop
    17a8:	40006000 	.word	0x40006000

000017ac <gpiote_event_handler>:
{
    17ac:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    17b0:	4953      	ldr	r1, [pc, #332]	; (1900 <gpiote_event_handler+0x154>)
    17b2:	680d      	ldr	r5, [r1, #0]
	if (port_event) {
    17b4:	2d00      	cmp	r5, #0
    17b6:	d067      	beq.n	1888 <gpiote_event_handler+0xdc>
	struct gpio_nrfx_data *data = get_port_data(port);
    17b8:	4b52      	ldr	r3, [pc, #328]	; (1904 <gpiote_event_handler+0x158>)
    17ba:	689a      	ldr	r2, [r3, #8]
	return port->config->config_info;
    17bc:	681b      	ldr	r3, [r3, #0]
    17be:	689e      	ldr	r6, [r3, #8]
	u32_t out = data->int_en & data->pin_int_en;
    17c0:	e9d2 0302 	ldrd	r0, r3, [r2, #8]
    17c4:	4003      	ands	r3, r0
	out &= ~data->trig_edge & ~data->double_edge;
    17c6:	e9d2 0405 	ldrd	r0, r4, [r2, #20]
    17ca:	4320      	orrs	r0, r4
    17cc:	ea23 0300 	bic.w	r3, r3, r0
	u32_t port_in = nrf_gpio_port_in_read(cfg->port);
    17d0:	6830      	ldr	r0, [r6, #0]
	u32_t pin_states = ~(port_in ^ data->inverted ^ data->active_level);
    17d2:	69d4      	ldr	r4, [r2, #28]
    17d4:	6912      	ldr	r2, [r2, #16]
}


NRF_STATIC_INLINE uint32_t nrf_gpio_port_in_read(NRF_GPIO_Type const * p_reg)
{
    return p_reg->IN;
    17d6:	f8d0 0510 	ldr.w	r0, [r0, #1296]	; 0x510
    17da:	4054      	eors	r4, r2
    17dc:	4044      	eors	r4, r0
	u32_t out = pin_states & level_pins;
    17de:	ea23 0404 	bic.w	r4, r3, r4
	u32_t bit = 1U << pin;
    17e2:	2001      	movs	r0, #1
	u32_t pin = 0U;
    17e4:	2700      	movs	r7, #0
	while (level_pins) {
    17e6:	2b00      	cmp	r3, #0
    17e8:	d138      	bne.n	185c <gpiote_event_handler+0xb0>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    17ea:	600b      	str	r3, [r1, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event));
    17ec:	680b      	ldr	r3, [r1, #0]
    17ee:	9300      	str	r3, [sp, #0]
    (void)dummy;
    17f0:	9b00      	ldr	r3, [sp, #0]
    return p_reg->INTENSET & mask;
    17f2:	4845      	ldr	r0, [pc, #276]	; (1908 <gpiote_event_handler+0x15c>)
	u32_t fired_triggers[GPIO_COUNT] = {0};
    17f4:	2300      	movs	r3, #0
		if (nrf_gpiote_int_enable_check(NRF_GPIOTE, BIT(i)) &&
    17f6:	2601      	movs	r6, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    17f8:	461f      	mov	r7, r3
    return p_reg->INTENSET & mask;
    17fa:	f8d0 2304 	ldr.w	r2, [r0, #772]	; 0x304
    17fe:	fa06 f103 	lsl.w	r1, r6, r3
    1802:	4211      	tst	r1, r2
    1804:	d013      	beq.n	182e <gpiote_event_handler+0x82>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    1806:	009a      	lsls	r2, r3, #2
    1808:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    180c:	f502 42c2 	add.w	r2, r2, #24832	; 0x6100
    1810:	6811      	ldr	r1, [r2, #0]
    1812:	b161      	cbz	r1, 182e <gpiote_event_handler+0x82>
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    1814:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    1818:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    181c:	6017      	str	r7, [r2, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event));
    181e:	6812      	ldr	r2, [r2, #0]
    1820:	9201      	str	r2, [sp, #4]
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    1822:	f3c1 2104 	ubfx	r1, r1, #8, #5
			fired_triggers[abs_pin / 32U] |= BIT(abs_pin % 32);
    1826:	fa06 f101 	lsl.w	r1, r6, r1
    (void)dummy;
    182a:	9a01      	ldr	r2, [sp, #4]
    182c:	430c      	orrs	r4, r1
	for (size_t i = 0; i < GPIOTE_CH_NUM; i++) {
    182e:	3301      	adds	r3, #1
    1830:	2b08      	cmp	r3, #8
    1832:	d1e2      	bne.n	17fa <gpiote_event_handler+0x4e>
	if (fired_triggers[0]) {
    1834:	bb54      	cbnz	r4, 188c <gpiote_event_handler+0xe0>
	if (port_event) {
    1836:	b175      	cbz	r5, 1856 <gpiote_event_handler+0xaa>
	const struct gpio_nrfx_data *data = get_port_data(port);
    1838:	4b32      	ldr	r3, [pc, #200]	; (1904 <gpiote_event_handler+0x158>)
    183a:	6899      	ldr	r1, [r3, #8]
	return port->config->config_info;
    183c:	681b      	ldr	r3, [r3, #0]
    183e:	689e      	ldr	r6, [r3, #8]
	u32_t out = data->int_en & data->pin_int_en;
    1840:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
    1844:	4013      	ands	r3, r2
	out &= ~data->trig_edge & ~data->double_edge;
    1846:	e9d1 2005 	ldrd	r2, r0, [r1, #20]
    184a:	4302      	orrs	r2, r0
    184c:	ea23 0302 	bic.w	r3, r3, r2
	u32_t bit = 1U << pin;
    1850:	2401      	movs	r4, #1
	u32_t pin = 0U;
    1852:	2500      	movs	r5, #0
	while (level_pins) {
    1854:	bb8b      	cbnz	r3, 18ba <gpiote_event_handler+0x10e>
}
    1856:	b002      	add	sp, #8
    1858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (level_pins & bit) {
    185c:	4203      	tst	r3, r0
    185e:	d010      	beq.n	1882 <gpiote_event_handler+0xd6>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1860:	f896 c004 	ldrb.w	ip, [r6, #4]
    1864:	f007 021f 	and.w	r2, r7, #31
    1868:	ea42 124c 	orr.w	r2, r2, ip, lsl #5
    186c:	0092      	lsls	r2, r2, #2
    186e:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
			level_pins &= ~bit;
    1872:	ea23 0300 	bic.w	r3, r3, r0
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    1876:	f8d2 c700 	ldr.w	ip, [r2, #1792]	; 0x700
    187a:	f42c 3c40 	bic.w	ip, ip, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    187e:	f8c2 c700 	str.w	ip, [r2, #1792]	; 0x700
		++pin;
    1882:	3701      	adds	r7, #1
		bit <<= 1;
    1884:	0040      	lsls	r0, r0, #1
    1886:	e7ae      	b.n	17e6 <gpiote_event_handler+0x3a>
	u32_t fired_triggers[GPIO_COUNT] = {0};
    1888:	462c      	mov	r4, r5
    188a:	e7b2      	b.n	17f2 <gpiote_event_handler+0x46>
	struct gpio_nrfx_data *data = get_port_data(port);
    188c:	4f1d      	ldr	r7, [pc, #116]	; (1904 <gpiote_event_handler+0x158>)
    188e:	f8d7 8008 	ldr.w	r8, [r7, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1892:	f8d8 1000 	ldr.w	r1, [r8]
    1896:	2900      	cmp	r1, #0
    1898:	d0cd      	beq.n	1836 <gpiote_event_handler+0x8a>
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    189a:	680e      	ldr	r6, [r1, #0]
		if ((cb->pin_mask & pins) & data->int_en) {
    189c:	f8d8 300c 	ldr.w	r3, [r8, #12]
    18a0:	688a      	ldr	r2, [r1, #8]
    18a2:	4023      	ands	r3, r4
    18a4:	4213      	tst	r3, r2
    18a6:	d003      	beq.n	18b0 <gpiote_event_handler+0x104>
			cb->handler(port, cb, pins);
    18a8:	684b      	ldr	r3, [r1, #4]
    18aa:	4622      	mov	r2, r4
    18ac:	4638      	mov	r0, r7
    18ae:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    18b0:	2e00      	cmp	r6, #0
    18b2:	d0c0      	beq.n	1836 <gpiote_event_handler+0x8a>
    18b4:	4631      	mov	r1, r6
    18b6:	6836      	ldr	r6, [r6, #0]
    18b8:	e7f0      	b.n	189c <gpiote_event_handler+0xf0>
		if (level_pins & bit) {
    18ba:	421c      	tst	r4, r3
    18bc:	d01c      	beq.n	18f8 <gpiote_event_handler+0x14c>
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    18be:	7930      	ldrb	r0, [r6, #4]
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    18c0:	69cf      	ldr	r7, [r1, #28]
			u32_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    18c2:	f005 021f 	and.w	r2, r5, #31
    18c6:	ea42 1240 	orr.w	r2, r2, r0, lsl #5
	if ((BIT(pin) & (data->active_level ^ data->inverted)) != 0) {
    18ca:	6908      	ldr	r0, [r1, #16]
    18cc:	0092      	lsls	r2, r2, #2
    18ce:	4078      	eors	r0, r7
    18d0:	f102 42a0 	add.w	r2, r2, #1342177280	; 0x50000000
    18d4:	40e8      	lsrs	r0, r5
		return NRF_GPIO_PIN_SENSE_HIGH;
    18d6:	f010 0f01 	tst.w	r0, #1
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    18da:	f8d2 0700 	ldr.w	r0, [r2, #1792]	; 0x700
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    18de:	bf18      	it	ne
    18e0:	f44f 3700 	movne.w	r7, #131072	; 0x20000
    uint32_t cnf = reg->PIN_CNF[pin_number] & ~GPIO_PIN_CNF_SENSE_Msk;
    18e4:	f420 3040 	bic.w	r0, r0, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf | (sense_config << GPIO_PIN_CNF_SENSE_Pos);
    18e8:	bf08      	it	eq
    18ea:	f44f 3740 	moveq.w	r7, #196608	; 0x30000
    18ee:	4338      	orrs	r0, r7
    18f0:	f8c2 0700 	str.w	r0, [r2, #1792]	; 0x700
			level_pins &= ~bit;
    18f4:	ea23 0304 	bic.w	r3, r3, r4
		++pin;
    18f8:	3501      	adds	r5, #1
		bit <<= 1;
    18fa:	0064      	lsls	r4, r4, #1
    18fc:	e7aa      	b.n	1854 <gpiote_event_handler+0xa8>
    18fe:	bf00      	nop
    1900:	4000617c 	.word	0x4000617c
    1904:	200013f4 	.word	0x200013f4
    1908:	40006000 	.word	0x40006000

0000190c <twi_1_init>:
#ifdef CONFIG_I2C_0_NRF_TWI
I2C_NRFX_TWI_DEVICE(0);
#endif

#ifdef CONFIG_I2C_1_NRF_TWI
I2C_NRFX_TWI_DEVICE(1);
    190c:	b510      	push	{r4, lr}
    190e:	4604      	mov	r4, r0
    1910:	2200      	movs	r2, #0
    1912:	2101      	movs	r1, #1
    1914:	2004      	movs	r0, #4
    1916:	f7fe ff1b 	bl	750 <z_arm_irq_priority_set>
	return dev->config->config_info;
    191a:	6823      	ldr	r3, [r4, #0]
	nrfx_err_t result = nrfx_twi_init(&get_dev_config(dev)->twi,
    191c:	4a06      	ldr	r2, [pc, #24]	; (1938 <twi_1_init+0x2c>)
	return dev->config->config_info;
    191e:	6898      	ldr	r0, [r3, #8]
	nrfx_err_t result = nrfx_twi_init(&get_dev_config(dev)->twi,
    1920:	4623      	mov	r3, r4
    1922:	f100 0108 	add.w	r1, r0, #8
    1926:	f000 fb89 	bl	203c <nrfx_twi_init>
	if (result != NRFX_SUCCESS) {
    192a:	4b04      	ldr	r3, [pc, #16]	; (193c <twi_1_init+0x30>)
    192c:	4298      	cmp	r0, r3
I2C_NRFX_TWI_DEVICE(1);
    192e:	bf14      	ite	ne
    1930:	f06f 000f 	mvnne.w	r0, #15
    1934:	2000      	moveq	r0, #0
    1936:	bd10      	pop	{r4, pc}
    1938:	00001a15 	.word	0x00001a15
    193c:	0bad0000 	.word	0x0bad0000

00001940 <i2c_nrfx_twi_transfer>:
{
    1940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1944:	4605      	mov	r5, r0
    1946:	b087      	sub	sp, #28
    1948:	460c      	mov	r4, r1
    194a:	4617      	mov	r7, r2
    194c:	4699      	mov	r9, r3
	k_sem_take(&(get_dev_data(dev)->transfer_sync), K_FOREVER);
    194e:	6880      	ldr	r0, [r0, #8]
    1950:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    1954:	f001 f80c 	bl	2970 <z_impl_k_sem_take>
	return dev->config->config_info;
    1958:	682b      	ldr	r3, [r5, #0]
		if (res != NRFX_SUCCESS) {
    195a:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 1a10 <i2c_nrfx_twi_transfer+0xd0>
	nrfx_twi_enable(&get_dev_config(dev)->twi);
    195e:	6898      	ldr	r0, [r3, #8]
    1960:	f000 fbb0 	bl	20c4 <nrfx_twi_enable>
	for (size_t i = 0; i < num_msgs; i++) {
    1964:	2600      	movs	r6, #0
    1966:	42be      	cmp	r6, r7
    1968:	d301      	bcc.n	196e <i2c_nrfx_twi_transfer+0x2e>
	int ret = 0;
    196a:	2400      	movs	r4, #0
    196c:	e02b      	b.n	19c6 <i2c_nrfx_twi_transfer+0x86>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    196e:	f894 b008 	ldrb.w	fp, [r4, #8]
    1972:	f01b 0a08 	ands.w	sl, fp, #8
    1976:	d143      	bne.n	1a00 <i2c_nrfx_twi_transfer+0xc0>
		nrfx_twi_xfer_desc_t cur_xfer = {
    1978:	2212      	movs	r2, #18
    197a:	4651      	mov	r1, sl
    197c:	f10d 0006 	add.w	r0, sp, #6
    1980:	f001 fb71 	bl	3066 <memset>
    1984:	6862      	ldr	r2, [r4, #4]
    1986:	9202      	str	r2, [sp, #8]
					  NRFX_TWI_XFER_RX : NRFX_TWI_XFER_TX
    1988:	f00b 0301 	and.w	r3, fp, #1
		nrfx_twi_xfer_desc_t cur_xfer = {
    198c:	6822      	ldr	r2, [r4, #0]
    198e:	f88d 3004 	strb.w	r3, [sp, #4]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    1992:	f01b 0f02 	tst.w	fp, #2
		nrfx_twi_xfer_desc_t cur_xfer = {
    1996:	f88d 9005 	strb.w	r9, [sp, #5]
    199a:	9204      	str	r2, [sp, #16]
		if (!(msgs[i].flags & I2C_MSG_STOP)) {
    199c:	d11e      	bne.n	19dc <i2c_nrfx_twi_transfer+0x9c>
			if ((i < (num_msgs - 1)) &&
    199e:	1e7a      	subs	r2, r7, #1
    19a0:	42b2      	cmp	r2, r6
    19a2:	d902      	bls.n	19aa <i2c_nrfx_twi_transfer+0x6a>
    19a4:	7d22      	ldrb	r2, [r4, #20]
    19a6:	0752      	lsls	r2, r2, #29
    19a8:	d51a      	bpl.n	19e0 <i2c_nrfx_twi_transfer+0xa0>
			} else if (msgs[i].flags & I2C_MSG_READ) {
    19aa:	bb4b      	cbnz	r3, 1a00 <i2c_nrfx_twi_transfer+0xc0>
				xfer_flags |= NRFX_TWI_FLAG_TX_NO_STOP;
    19ac:	2220      	movs	r2, #32
	return dev->config->config_info;
    19ae:	682b      	ldr	r3, [r5, #0]
		res = nrfx_twi_xfer(&get_dev_config(dev)->twi,
    19b0:	a901      	add	r1, sp, #4
    19b2:	6898      	ldr	r0, [r3, #8]
    19b4:	f000 fbb0 	bl	2118 <nrfx_twi_xfer>
		if (res != NRFX_SUCCESS) {
    19b8:	4540      	cmp	r0, r8
    19ba:	d013      	beq.n	19e4 <i2c_nrfx_twi_transfer+0xa4>
			if (res == NRFX_ERROR_BUSY) {
    19bc:	4b13      	ldr	r3, [pc, #76]	; (1a0c <i2c_nrfx_twi_transfer+0xcc>)
    19be:	4298      	cmp	r0, r3
    19c0:	d021      	beq.n	1a06 <i2c_nrfx_twi_transfer+0xc6>
				ret = -EIO;
    19c2:	f06f 0404 	mvn.w	r4, #4
	return dev->config->config_info;
    19c6:	682b      	ldr	r3, [r5, #0]
	nrfx_twi_disable(&get_dev_config(dev)->twi);
    19c8:	6898      	ldr	r0, [r3, #8]
    19ca:	f000 fb8b 	bl	20e4 <nrfx_twi_disable>
	k_sem_give(&(get_dev_data(dev)->transfer_sync));
    19ce:	68a8      	ldr	r0, [r5, #8]
	z_impl_k_sem_give(sem);
    19d0:	f000 ffa8 	bl	2924 <z_impl_k_sem_give>
}
    19d4:	4620      	mov	r0, r4
    19d6:	b007      	add	sp, #28
    19d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		u32_t xfer_flags = 0;
    19dc:	4652      	mov	r2, sl
    19de:	e7e6      	b.n	19ae <i2c_nrfx_twi_transfer+0x6e>
				xfer_flags |= NRFX_TWI_FLAG_SUSPEND;
    19e0:	2240      	movs	r2, #64	; 0x40
    19e2:	e7e4      	b.n	19ae <i2c_nrfx_twi_transfer+0x6e>
		k_sem_take(&(get_dev_data(dev)->completion_sync), K_FOREVER);
    19e4:	68a8      	ldr	r0, [r5, #8]
    19e6:	3010      	adds	r0, #16
	return z_impl_k_sem_take(sem, timeout);
    19e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    19ec:	f000 ffc0 	bl	2970 <z_impl_k_sem_take>
		res = get_dev_data(dev)->res;
    19f0:	68ab      	ldr	r3, [r5, #8]
    19f2:	6a1b      	ldr	r3, [r3, #32]
		if (res != NRFX_SUCCESS) {
    19f4:	4543      	cmp	r3, r8
    19f6:	f104 040c 	add.w	r4, r4, #12
    19fa:	d1e2      	bne.n	19c2 <i2c_nrfx_twi_transfer+0x82>
	for (size_t i = 0; i < num_msgs; i++) {
    19fc:	3601      	adds	r6, #1
    19fe:	e7b2      	b.n	1966 <i2c_nrfx_twi_transfer+0x26>
			ret = -ENOTSUP;
    1a00:	f06f 0422 	mvn.w	r4, #34	; 0x22
    1a04:	e7df      	b.n	19c6 <i2c_nrfx_twi_transfer+0x86>
				ret = -EBUSY;
    1a06:	f06f 040f 	mvn.w	r4, #15
    1a0a:	e7dc      	b.n	19c6 <i2c_nrfx_twi_transfer+0x86>
    1a0c:	0bad000b 	.word	0x0bad000b
    1a10:	0bad0000 	.word	0x0bad0000

00001a14 <event_handler>:
	switch (p_event->type) {
    1a14:	7802      	ldrb	r2, [r0, #0]
	struct i2c_nrfx_twi_data *dev_data = get_dev_data(dev);
    1a16:	688b      	ldr	r3, [r1, #8]
	switch (p_event->type) {
    1a18:	2a01      	cmp	r2, #1
    1a1a:	d00a      	beq.n	1a32 <event_handler+0x1e>
    1a1c:	b11a      	cbz	r2, 1a26 <event_handler+0x12>
    1a1e:	2a02      	cmp	r2, #2
    1a20:	d009      	beq.n	1a36 <event_handler+0x22>
		dev_data->res = NRFX_ERROR_INTERNAL;
    1a22:	4a06      	ldr	r2, [pc, #24]	; (1a3c <event_handler+0x28>)
    1a24:	e000      	b.n	1a28 <event_handler+0x14>
		dev_data->res = NRFX_SUCCESS;
    1a26:	4a06      	ldr	r2, [pc, #24]	; (1a40 <event_handler+0x2c>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    1a28:	621a      	str	r2, [r3, #32]
	z_impl_k_sem_give(sem);
    1a2a:	f103 0010 	add.w	r0, r3, #16
    1a2e:	f000 bf79 	b.w	2924 <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    1a32:	4a04      	ldr	r2, [pc, #16]	; (1a44 <event_handler+0x30>)
    1a34:	e7f8      	b.n	1a28 <event_handler+0x14>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    1a36:	4a04      	ldr	r2, [pc, #16]	; (1a48 <event_handler+0x34>)
    1a38:	e7f6      	b.n	1a28 <event_handler+0x14>
    1a3a:	bf00      	nop
    1a3c:	0bad0001 	.word	0x0bad0001
    1a40:	0bad0000 	.word	0x0bad0000
    1a44:	0bae0001 	.word	0x0bae0001
    1a48:	0bae0002 	.word	0x0bae0002

00001a4c <cst816s_gpio_callback>:
	return 0;
}

static void cst816s_gpio_callback(struct device *dev,
				 struct gpio_callback *cb, u32_t pins)
{
    1a4c:	b510      	push	{r4, lr}
    1a4e:	460c      	mov	r4, r1
					      int access_op, u32_t pin)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->driver_api;

	if (api->disable_callback == NULL) {
    1a50:	6843      	ldr	r3, [r0, #4]
    1a52:	695b      	ldr	r3, [r3, #20]
    1a54:	b113      	cbz	r3, 1a5c <cst816s_gpio_callback+0x10>
		return -ENOTSUP;
	}

	return api->disable_callback(port, access_op, pin);
    1a56:	221c      	movs	r2, #28
    1a58:	2100      	movs	r1, #0
    1a5a:	4798      	blx	r3
	ARG_UNUSED(pins);

	gpio_pin_disable_callback(dev, CONFIG_CST816S_GPIO_PIN_NUM);

#if defined(CONFIG_CST816S_TRIGGER_OWN_THREAD)
	MY_REGISTER1=0xaa;
    1a5c:	4b04      	ldr	r3, [pc, #16]	; (1a70 <cst816s_gpio_callback+0x24>)
    1a5e:	22aa      	movs	r2, #170	; 0xaa
    1a60:	701a      	strb	r2, [r3, #0]
    1a62:	f504 6090 	add.w	r0, r4, #1152	; 0x480
	k_sem_give(&drv_data->gpio_sem);
#elif defined(CONFIG_CST816S_TRIGGER_GLOBAL_THREAD)
	k_work_submit(&drv_data->work);
#endif
}
    1a66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1a6a:	f000 bf5b 	b.w	2924 <z_impl_k_sem_give>
    1a6e:	bf00      	nop
    1a70:	2000f005 	.word	0x2000f005

00001a74 <cst816s_thread>:
}

#ifdef CONFIG_CST816S_TRIGGER_OWN_THREAD
int teller;
static void cst816s_thread(int dev_ptr, int unused)
{
    1a74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	struct device *dev = INT_TO_POINTER(dev_ptr);
	struct cst816s_data *drv_data = dev->driver_data;
teller++;
    1a78:	4c21      	ldr	r4, [pc, #132]	; (1b00 <cst816s_thread+0x8c>)
	struct cst816s_data *drv_data = dev->driver_data;
    1a7a:	6885      	ldr	r5, [r0, #8]
teller++;
    1a7c:	6823      	ldr	r3, [r4, #0]
    1a7e:	3301      	adds	r3, #1
{
    1a80:	4606      	mov	r6, r0
teller++;
    1a82:	6023      	str	r3, [r4, #0]

//reset touchscreen



        gpio_pin_configure(drv_data->gpio, 10,GPIO_DIR_OUT); //push button out
    1a84:	68a8      	ldr	r0, [r5, #8]
	return api->config(port, access_op, pin, flags);
    1a86:	6843      	ldr	r3, [r0, #4]
    1a88:	220a      	movs	r2, #10
    1a8a:	681f      	ldr	r7, [r3, #0]
    1a8c:	2100      	movs	r1, #0
    1a8e:	2301      	movs	r3, #1
    1a90:	47b8      	blx	r7
        gpio_pin_write(drv_data->gpio, 10, 0); //set port low 
    1a92:	68a8      	ldr	r0, [r5, #8]
	return api->write(port, access_op, pin, value);
    1a94:	6843      	ldr	r3, [r0, #4]
    1a96:	685f      	ldr	r7, [r3, #4]
    1a98:	2300      	movs	r3, #0
    1a9a:	220a      	movs	r2, #10
    1a9c:	4619      	mov	r1, r3
    1a9e:	47b8      	blx	r7
        gpio_pin_write(drv_data->gpio, 10, 1); //set port high
    1aa0:	68a8      	ldr	r0, [r5, #8]
    1aa2:	6843      	ldr	r3, [r0, #4]

if (teller > 200) teller=0;
	ARG_UNUSED(unused);

	while (1) {
		MY_REGISTER4=0xaa;
    1aa4:	f8df 9060 	ldr.w	r9, [pc, #96]	; 1b08 <cst816s_thread+0x94>
    1aa8:	685f      	ldr	r7, [r3, #4]
MY_REGISTER3=0xaa;
    1aaa:	f8df a060 	ldr.w	sl, [pc, #96]	; 1b0c <cst816s_thread+0x98>
    1aae:	2301      	movs	r3, #1
    1ab0:	220a      	movs	r2, #10
    1ab2:	2100      	movs	r1, #0
    1ab4:	47b8      	blx	r7
if (teller > 200) teller=0;
    1ab6:	6823      	ldr	r3, [r4, #0]
    1ab8:	2bc8      	cmp	r3, #200	; 0xc8
    1aba:	bfc8      	it	gt
    1abc:	2300      	movgt	r3, #0
		MY_REGISTER4=0xaa;
    1abe:	f04f 08aa 	mov.w	r8, #170	; 0xaa
if (teller > 200) teller=0;
    1ac2:	bfc8      	it	gt
    1ac4:	6023      	strgt	r3, [r4, #0]
		MY_REGISTER4=0xaa;
    1ac6:	46c3      	mov	fp, r8
    1ac8:	f889 b000 	strb.w	fp, [r9]
	return z_impl_k_sem_take(sem, timeout);
    1acc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    1ad0:	f205 408c 	addw	r0, r5, #1164	; 0x48c
    1ad4:	f000 ff4c 	bl	2970 <z_impl_k_sem_take>
	struct cst816s_data *drv_data = dev->driver_data;
    1ad8:	68b7      	ldr	r7, [r6, #8]
MY_REGISTER3=0xaa;
    1ada:	f88a 8000 	strb.w	r8, [sl]
	    if (drv_data->data_ready_handler != NULL) 
    1ade:	69fb      	ldr	r3, [r7, #28]
    1ae0:	b11b      	cbz	r3, 1aea <cst816s_thread+0x76>
		drv_data->data_ready_handler(dev, &drv_data->data_ready_trigger);
    1ae2:	f107 0118 	add.w	r1, r7, #24
    1ae6:	4630      	mov	r0, r6
    1ae8:	4798      	blx	r3
	gpio_pin_enable_callback(drv_data->gpio, CONFIG_CST816S_GPIO_PIN_NUM);
    1aea:	68b8      	ldr	r0, [r7, #8]
	if (api->enable_callback == NULL) {
    1aec:	6843      	ldr	r3, [r0, #4]
    1aee:	691b      	ldr	r3, [r3, #16]
    1af0:	b113      	cbz	r3, 1af8 <cst816s_thread+0x84>
	return api->enable_callback(port, access_op, pin);
    1af2:	221c      	movs	r2, #28
    1af4:	2100      	movs	r1, #0
    1af6:	4798      	blx	r3
		k_sem_take(&drv_data->gpio_sem, K_FOREVER);
		cst816s_thread_cb(dev);
MY_REGISTER6=teller;
    1af8:	4b02      	ldr	r3, [pc, #8]	; (1b04 <cst816s_thread+0x90>)
    1afa:	7822      	ldrb	r2, [r4, #0]
    1afc:	701a      	strb	r2, [r3, #0]
    1afe:	e7e3      	b.n	1ac8 <cst816s_thread+0x54>
    1b00:	200004e4 	.word	0x200004e4
    1b04:	2000f00a 	.word	0x2000f00a
    1b08:	2000f008 	.word	0x2000f008
    1b0c:	2000f007 	.word	0x2000f007

00001b10 <cst816s_init_interrupt>:

	return 0;
}

int cst816s_init_interrupt(struct device *dev)
{
    1b10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	struct cst816s_data *drv_data = dev->driver_data;
MY_REGISTER1=0x00;
    1b14:	4b2c      	ldr	r3, [pc, #176]	; (1bc8 <cst816s_init_interrupt+0xb8>)
MY_REGISTER2=0x00;
    1b16:	4e2d      	ldr	r6, [pc, #180]	; (1bcc <cst816s_init_interrupt+0xbc>)
MY_REGISTER3=0x00;
MY_REGISTER4=0x00;
MY_REGISTER5=0x00;
MY_REGISTER6=0x00;
    1b18:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 1bdc <cst816s_init_interrupt+0xcc>
	struct cst816s_data *drv_data = dev->driver_data;
    1b1c:	6885      	ldr	r5, [r0, #8]
MY_REGISTER1=0x00;
    1b1e:	2400      	movs	r4, #0
    1b20:	701c      	strb	r4, [r3, #0]
{
    1b22:	b087      	sub	sp, #28
MY_REGISTER2=0x00;
    1b24:	7034      	strb	r4, [r6, #0]
{
    1b26:	4680      	mov	r8, r0
MY_REGISTER3=0x00;
    1b28:	709c      	strb	r4, [r3, #2]
MY_REGISTER4=0x00;
    1b2a:	70dc      	strb	r4, [r3, #3]
MY_REGISTER5=0x00;
    1b2c:	711c      	strb	r4, [r3, #4]
MY_REGISTER6=0x00;
    1b2e:	f889 4000 	strb.w	r4, [r9]
    1b32:	4827      	ldr	r0, [pc, #156]	; (1bd0 <cst816s_init_interrupt+0xc0>)
    1b34:	f000 fbce 	bl	22d4 <z_impl_device_get_binding>
		LOG_DBG("Could not set latched interrupts");
		return -EIO;
	}
*/
	/* setup data ready gpio interrupt */
	drv_data->gpio = device_get_binding(CONFIG_CST816S_GPIO_DEV_NAME);
    1b38:	60a8      	str	r0, [r5, #8]
	if (drv_data->gpio == NULL) {
    1b3a:	2800      	cmp	r0, #0
    1b3c:	d03f      	beq.n	1bbe <cst816s_init_interrupt+0xae>
	return api->config(port, access_op, pin, flags);
    1b3e:	6843      	ldr	r3, [r0, #4]
    1b40:	4621      	mov	r1, r4
    1b42:	681f      	ldr	r7, [r3, #0]
    1b44:	221c      	movs	r2, #28
    1b46:	2316      	movs	r3, #22
    1b48:	47b8      	blx	r7
	//
	//
	gpio_pin_configure(drv_data->gpio, CONFIG_CST816S_GPIO_PIN_NUM,
			   GPIO_DIR_IN | GPIO_INT | GPIO_INT_LEVEL |
			   GPIO_INT_ACTIVE_HIGH | GPIO_INT_DEBOUNCE);
MY_REGISTER6=CONFIG_CST816S_GPIO_PIN_NUM;
    1b4a:	271c      	movs	r7, #28
    1b4c:	f889 7000 	strb.w	r7, [r9]
				      u32_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
    1b50:	4b20      	ldr	r3, [pc, #128]	; (1bd4 <cst816s_init_interrupt+0xc4>)

	gpio_init_callback(&drv_data->gpio_cb,
			   cst816s_gpio_callback,
			   BIT(CONFIG_CST816S_GPIO_PIN_NUM));

	if (gpio_add_callback(drv_data->gpio, &drv_data->gpio_cb) < 0) {
    1b52:	68a8      	ldr	r0, [r5, #8]
    1b54:	612b      	str	r3, [r5, #16]
	callback->pin_mask = pin_mask;
    1b56:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    1b5a:	616b      	str	r3, [r5, #20]
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->driver_api;

	if (api->manage_callback == NULL) {
    1b5c:	6843      	ldr	r3, [r0, #4]
    1b5e:	68db      	ldr	r3, [r3, #12]
	gpio_init_callback(&drv_data->gpio_cb,
    1b60:	f105 010c 	add.w	r1, r5, #12
    1b64:	b933      	cbnz	r3, 1b74 <cst816s_init_interrupt+0x64>
		MY_REGISTER2=0xee;
    1b66:	23ee      	movs	r3, #238	; 0xee
    1b68:	7033      	strb	r3, [r6, #0]
		LOG_DBG("Could not set gpio callback");
		return -EIO;
    1b6a:	f06f 0004 	mvn.w	r0, #4
#endif

	gpio_pin_enable_callback(drv_data->gpio, CONFIG_CST816S_GPIO_PIN_NUM);

	return 0;
}
    1b6e:	b007      	add	sp, #28
    1b70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
    1b74:	2201      	movs	r2, #1
    1b76:	4798      	blx	r3
	if (gpio_add_callback(drv_data->gpio, &drv_data->gpio_cb) < 0) {
    1b78:	2800      	cmp	r0, #0
    1b7a:	dbf4      	blt.n	1b66 <cst816s_init_interrupt+0x56>
	z_impl_k_sem_init(sem, initial_count, limit);
    1b7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1b80:	4621      	mov	r1, r4
    1b82:	f205 408c 	addw	r0, r5, #1164	; 0x48c
    1b86:	f001 fdff 	bl	3788 <z_impl_k_sem_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    1b8a:	f06f 0305 	mvn.w	r3, #5
    1b8e:	e9cd 4302 	strd	r4, r3, [sp, #8]
    1b92:	e9cd 4404 	strd	r4, r4, [sp, #16]
    1b96:	e9cd 8400 	strd	r8, r4, [sp]
    1b9a:	4b0f      	ldr	r3, [pc, #60]	; (1bd8 <cst816s_init_interrupt+0xc8>)
    1b9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1ba0:	f105 0120 	add.w	r1, r5, #32
    1ba4:	f505 6084 	add.w	r0, r5, #1056	; 0x420
    1ba8:	f000 ff42 	bl	2a30 <z_impl_k_thread_create>
	gpio_pin_enable_callback(drv_data->gpio, CONFIG_CST816S_GPIO_PIN_NUM);
    1bac:	68a8      	ldr	r0, [r5, #8]
	if (api->enable_callback == NULL) {
    1bae:	6843      	ldr	r3, [r0, #4]
    1bb0:	691b      	ldr	r3, [r3, #16]
    1bb2:	b13b      	cbz	r3, 1bc4 <cst816s_init_interrupt+0xb4>
	return api->enable_callback(port, access_op, pin);
    1bb4:	463a      	mov	r2, r7
    1bb6:	4621      	mov	r1, r4
    1bb8:	4798      	blx	r3
	return 0;
    1bba:	4620      	mov	r0, r4
    1bbc:	e7d7      	b.n	1b6e <cst816s_init_interrupt+0x5e>
		return -EINVAL;
    1bbe:	f06f 0015 	mvn.w	r0, #21
    1bc2:	e7d4      	b.n	1b6e <cst816s_init_interrupt+0x5e>
	return 0;
    1bc4:	4618      	mov	r0, r3
    1bc6:	e7d2      	b.n	1b6e <cst816s_init_interrupt+0x5e>
    1bc8:	2000f005 	.word	0x2000f005
    1bcc:	2000f006 	.word	0x2000f006
    1bd0:	00003b15 	.word	0x00003b15
    1bd4:	00001a4d 	.word	0x00001a4d
    1bd8:	00001a75 	.word	0x00001a75
    1bdc:	2000f00a 	.word	0x2000f00a

00001be0 <errata_108>:
static bool errata_12(void)
{
    uint32_t var1;
    uint32_t var2;

    if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    1be0:	4b04      	ldr	r3, [pc, #16]	; (1bf4 <errata_108+0x14>)
    1be2:	6818      	ldr	r0, [r3, #0]
    1be4:	1c42      	adds	r2, r0, #1
    {
        var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    1be6:	bf04      	itt	eq
    1be8:	4b03      	ldreq	r3, [pc, #12]	; (1bf8 <errata_108+0x18>)
    1bea:	7818      	ldrbeq	r0, [r3, #0]
        break;

    }

    return false;
}
    1bec:	1f83      	subs	r3, r0, #6
    1bee:	4258      	negs	r0, r3
    1bf0:	4158      	adcs	r0, r3
    1bf2:	4770      	bx	lr
    1bf4:	10000130 	.word	0x10000130
    1bf8:	f0000fe0 	.word	0xf0000fe0

00001bfc <errata_16>:
    return false;
}

static bool errata_16(void)
{
    uint32_t var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    1bfc:	4b07      	ldr	r3, [pc, #28]	; (1c1c <errata_16+0x20>)
    1bfe:	781b      	ldrb	r3, [r3, #0]
    uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;

    switch(var1)
    1c00:	2b06      	cmp	r3, #6
    1c02:	d109      	bne.n	1c18 <errata_16+0x1c>
    uint32_t var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    1c04:	4b06      	ldr	r3, [pc, #24]	; (1c20 <errata_16+0x24>)
    1c06:	681b      	ldr	r3, [r3, #0]
    1c08:	f3c3 1303 	ubfx	r3, r3, #4, #4
    1c0c:	3b03      	subs	r3, #3
    1c0e:	2b03      	cmp	r3, #3
    1c10:	d802      	bhi.n	1c18 <errata_16+0x1c>
    1c12:	4a04      	ldr	r2, [pc, #16]	; (1c24 <errata_16+0x28>)
    1c14:	5cd0      	ldrb	r0, [r2, r3]
    1c16:	4770      	bx	lr
            }
        break;

    }

    return false;
    1c18:	2000      	movs	r0, #0
}
    1c1a:	4770      	bx	lr
    1c1c:	f0000fe0 	.word	0xf0000fe0
    1c20:	f0000fe8 	.word	0xf0000fe8
    1c24:	00003b22 	.word	0x00003b22

00001c28 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    1c28:	b508      	push	{r3, lr}
        NRF_P0->PIN_CNF[20] = (GPIO_PIN_CNF_DRIVE_H0H1 << GPIO_PIN_CNF_DRIVE_Pos) | (GPIO_PIN_CNF_INPUT_Connect << GPIO_PIN_CNF_INPUT_Pos) | (GPIO_PIN_CNF_DIR_Output << GPIO_PIN_CNF_DIR_Pos);
    #endif
    
    /* Workaround for Errata 12 "COMP: Reference ladder not correctly calibrated" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp */
    if (errata_12()){
    1c2a:	f7ff ffd9 	bl	1be0 <errata_108>
    1c2e:	b128      	cbz	r0, 1c3c <SystemInit+0x14>
        *(volatile uint32_t *)0x40013540 = (*(uint32_t *)0x10000324 & 0x00001F00) >> 8;
    1c30:	4b7c      	ldr	r3, [pc, #496]	; (1e24 <SystemInit+0x1fc>)
    1c32:	4a7d      	ldr	r2, [pc, #500]	; (1e28 <SystemInit+0x200>)
    1c34:	681b      	ldr	r3, [r3, #0]
    1c36:	f3c3 2304 	ubfx	r3, r3, #8, #5
    1c3a:	6013      	str	r3, [r2, #0]
    }
    
    /* Workaround for Errata 16 "System: RAM may be corrupt on wakeup from CPU IDLE" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp */
    if (errata_16()){
    1c3c:	f7ff ffde 	bl	1bfc <errata_16>
    1c40:	b110      	cbz	r0, 1c48 <SystemInit+0x20>
        *(volatile uint32_t *)0x4007C074 = 3131961357ul;
    1c42:	4b7a      	ldr	r3, [pc, #488]	; (1e2c <SystemInit+0x204>)
    1c44:	4a7a      	ldr	r2, [pc, #488]	; (1e30 <SystemInit+0x208>)
    1c46:	601a      	str	r2, [r3, #0]
    }

    /* Workaround for Errata 31 "CLOCK: Calibration values are not correctly loaded from FICR at reset" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp */
    if (errata_31()){
    1c48:	f7ff ffca 	bl	1be0 <errata_108>
    1c4c:	b128      	cbz	r0, 1c5a <SystemInit+0x32>
        *(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
    1c4e:	4b79      	ldr	r3, [pc, #484]	; (1e34 <SystemInit+0x20c>)
    1c50:	4a79      	ldr	r2, [pc, #484]	; (1e38 <SystemInit+0x210>)
    1c52:	681b      	ldr	r3, [r3, #0]
    1c54:	f3c3 3342 	ubfx	r3, r3, #13, #3
    1c58:	6013      	str	r3, [r2, #0]
    }

    /* Workaround for Errata 32 "DIF: Debug session automatically enables TracePort pins" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp */
    if (errata_32()){
    1c5a:	f7ff ffcf 	bl	1bfc <errata_16>
    1c5e:	b120      	cbz	r0, 1c6a <SystemInit+0x42>
        CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
    1c60:	4a76      	ldr	r2, [pc, #472]	; (1e3c <SystemInit+0x214>)
    1c62:	68d3      	ldr	r3, [r2, #12]
    1c64:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    1c68:	60d3      	str	r3, [r2, #12]
    }

    /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp  */
    if (errata_36()){
    1c6a:	f7ff ffb9 	bl	1be0 <errata_108>
    1c6e:	b140      	cbz	r0, 1c82 <SystemInit+0x5a>
        NRF_CLOCK->EVENTS_DONE = 0;
    1c70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c74:	2200      	movs	r2, #0
    1c76:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
        NRF_CLOCK->EVENTS_CTTO = 0;
    1c7a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
        NRF_CLOCK->CTIV = 0;
    1c7e:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    }

    /* Workaround for Errata 37 "RADIO: Encryption engine is slow by default" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp  */
    if (errata_37()){
    1c82:	f7ff ffbb 	bl	1bfc <errata_16>
    1c86:	b110      	cbz	r0, 1c8e <SystemInit+0x66>
        *(volatile uint32_t *)0x400005A0 = 0x3;
    1c88:	4b6d      	ldr	r3, [pc, #436]	; (1e40 <SystemInit+0x218>)
    1c8a:	2203      	movs	r2, #3
    1c8c:	601a      	str	r2, [r3, #0]
    }

    /* Workaround for Errata 57 "NFCT: NFC Modulation amplitude" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp  */
    if (errata_57()){
    1c8e:	f7ff ffb5 	bl	1bfc <errata_16>
    1c92:	b140      	cbz	r0, 1ca6 <SystemInit+0x7e>
        *(volatile uint32_t *)0x40005610 = 0x00000005;
    1c94:	4b6b      	ldr	r3, [pc, #428]	; (1e44 <SystemInit+0x21c>)
    1c96:	2205      	movs	r2, #5
    1c98:	601a      	str	r2, [r3, #0]
        *(volatile uint32_t *)0x40005688 = 0x00000001;
    1c9a:	2201      	movs	r2, #1
    1c9c:	679a      	str	r2, [r3, #120]	; 0x78
        *(volatile uint32_t *)0x40005618 = 0x00000000;
    1c9e:	2200      	movs	r2, #0
    1ca0:	609a      	str	r2, [r3, #8]
        *(volatile uint32_t *)0x40005614 = 0x0000003F;
    1ca2:	223f      	movs	r2, #63	; 0x3f
    1ca4:	605a      	str	r2, [r3, #4]
static bool errata_66(void)
{
    uint32_t var1;
    uint32_t var2;

    if (*(uint32_t *)0x10000130ul == 0xFFFFFFFF)
    1ca6:	4b68      	ldr	r3, [pc, #416]	; (1e48 <SystemInit+0x220>)
    1ca8:	681a      	ldr	r2, [r3, #0]
    1caa:	1c51      	adds	r1, r2, #1
    {
        var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    1cac:	bf0b      	itete	eq
    1cae:	4b67      	ldreq	r3, [pc, #412]	; (1e4c <SystemInit+0x224>)
        var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    }
    else
    {
        var1 = *(uint32_t *)0x10000130ul;
        var2 = *(uint32_t *)0x10000134ul;
    1cb0:	4b67      	ldrne	r3, [pc, #412]	; (1e50 <SystemInit+0x228>)
        var1 = ((*(uint32_t *)0xF0000FE0ul) & 0x000000FFul);
    1cb2:	781a      	ldrbeq	r2, [r3, #0]
        var2 = *(uint32_t *)0x10000134ul;
    1cb4:	681b      	ldrne	r3, [r3, #0]
        var2 = ((*(uint32_t *)0xF0000FE8ul) & 0x000000F0ul) >> 4;
    1cb6:	bf02      	ittt	eq
    1cb8:	3308      	addeq	r3, #8
    1cba:	681b      	ldreq	r3, [r3, #0]
    1cbc:	f3c3 1303 	ubfxeq	r3, r3, #4, #4
    }

    switch(var1)
    1cc0:	2a06      	cmp	r2, #6
    1cc2:	d14d      	bne.n	1d60 <SystemInit+0x138>
    {
        case 0x06:
            switch(var2)
    1cc4:	3b03      	subs	r3, #3
    1cc6:	2b03      	cmp	r3, #3
    1cc8:	d803      	bhi.n	1cd2 <SystemInit+0xaa>
    }

    /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp  */
    if (errata_66()){
    1cca:	4a62      	ldr	r2, [pc, #392]	; (1e54 <SystemInit+0x22c>)
    1ccc:	5cd3      	ldrb	r3, [r2, r3]
    1cce:	2b00      	cmp	r3, #0
    1cd0:	d046      	beq.n	1d60 <SystemInit+0x138>
        NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    1cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    1cd6:	4b60      	ldr	r3, [pc, #384]	; (1e58 <SystemInit+0x230>)
    1cd8:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    1cdc:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
        NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    1ce0:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    1ce4:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
        NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    1ce8:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    1cec:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
        NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    1cf0:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    1cf4:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
        NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    1cf8:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    1cfc:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
        NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    1d00:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    1d04:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
        NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    1d08:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    1d0c:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
        NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    1d10:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    1d14:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
        NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    1d18:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    1d1c:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
        NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    1d20:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    1d24:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
        NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    1d28:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    1d2c:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
        NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    1d30:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    1d34:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
        NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    1d38:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    1d3c:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
        NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    1d40:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    1d44:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
        NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    1d48:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    1d4c:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
        NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    1d50:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    1d54:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
        NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    1d58:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    1d5c:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    }

    /* Workaround for Errata 108 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp  */
    if (errata_108()){
    1d60:	f7ff ff3e 	bl	1be0 <errata_108>
    1d64:	b128      	cbz	r0, 1d72 <SystemInit+0x14a>
        *(volatile uint32_t *)0x40000EE4ul = *(volatile uint32_t *)0x10000258ul & 0x0000004Ful;
    1d66:	4b3d      	ldr	r3, [pc, #244]	; (1e5c <SystemInit+0x234>)
    1d68:	4a3d      	ldr	r2, [pc, #244]	; (1e60 <SystemInit+0x238>)
    1d6a:	681b      	ldr	r3, [r3, #0]
    1d6c:	f003 034f 	and.w	r3, r3, #79	; 0x4f
    1d70:	6013      	str	r3, [r2, #0]
    }
    
    /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp  */
    if (errata_136()){
    1d72:	f7ff ff35 	bl	1be0 <errata_108>
    1d76:	b148      	cbz	r0, 1d8c <SystemInit+0x164>
        if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    1d78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d7c:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    1d80:	07d2      	lsls	r2, r2, #31
            NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    1d82:	bf44      	itt	mi
    1d84:	f06f 0201 	mvnmi.w	r2, #1
    1d88:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
    return false;
}

static bool errata_182(void)
{
    uint32_t var1 = *(uint32_t *)0x10000130ul;
    1d8c:	4b2e      	ldr	r3, [pc, #184]	; (1e48 <SystemInit+0x220>)
    uint32_t var2 = *(uint32_t *)0x10000134ul;

    switch(var1)
    1d8e:	681b      	ldr	r3, [r3, #0]
    1d90:	2b06      	cmp	r3, #6
    1d92:	d109      	bne.n	1da8 <SystemInit+0x180>
    uint32_t var2 = *(uint32_t *)0x10000134ul;
    1d94:	4b2e      	ldr	r3, [pc, #184]	; (1e50 <SystemInit+0x228>)
    {
        case 0x06:
            switch(var2)
    1d96:	681b      	ldr	r3, [r3, #0]
    1d98:	3b03      	subs	r3, #3
    1d9a:	2b02      	cmp	r3, #2
    }
    
    /* Workaround for Errata 182 "RADIO: Fixes for anomalies #102, #106, and #107 do not take effect" found at the Errata document
       for your device located at https://infocenter.nordicsemi.com/index.jsp  */
    if (errata_182()){
        *(volatile uint32_t *) 0x4000173C |= (0x1 << 10);
    1d9c:	bf81      	itttt	hi
    1d9e:	4a31      	ldrhi	r2, [pc, #196]	; (1e64 <SystemInit+0x23c>)
    1da0:	6813      	ldrhi	r3, [r2, #0]
    1da2:	f443 6380 	orrhi.w	r3, r3, #1024	; 0x400
    1da6:	6013      	strhi	r3, [r2, #0]

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    1da8:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    1dac:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    1db0:	2a00      	cmp	r2, #0
    1db2:	db03      	blt.n	1dbc <SystemInit+0x194>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    1db4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    1db8:	2b00      	cmp	r3, #0
    1dba:	da2f      	bge.n	1e1c <SystemInit+0x1f4>
            NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Wen << NVMC_CONFIG_WEN_Pos;
    1dbc:	4b2a      	ldr	r3, [pc, #168]	; (1e68 <SystemInit+0x240>)
    1dbe:	2201      	movs	r2, #1
    1dc0:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    1dc4:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    1dc8:	2a00      	cmp	r2, #0
    1dca:	d0fb      	beq.n	1dc4 <SystemInit+0x19c>
            NRF_UICR->PSELRESET[0] = 21;
    1dcc:	f04f 2210 	mov.w	r2, #268439552	; 0x10001000
    1dd0:	2115      	movs	r1, #21
    1dd2:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    1dd6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    1dda:	2a00      	cmp	r2, #0
    1ddc:	d0fb      	beq.n	1dd6 <SystemInit+0x1ae>
            NRF_UICR->PSELRESET[1] = 21;
    1dde:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    1de2:	2215      	movs	r2, #21
    1de4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    1de8:	4b1f      	ldr	r3, [pc, #124]	; (1e68 <SystemInit+0x240>)
    1dea:	461a      	mov	r2, r3
    1dec:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
    1df0:	2900      	cmp	r1, #0
    1df2:	d0fb      	beq.n	1dec <SystemInit+0x1c4>
            NRF_NVMC->CONFIG = NVMC_CONFIG_WEN_Ren << NVMC_CONFIG_WEN_Pos;
    1df4:	2100      	movs	r1, #0
    1df6:	f8c3 1504 	str.w	r1, [r3, #1284]	; 0x504
            while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    1dfa:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    1dfe:	2b00      	cmp	r3, #0
    1e00:	d0fb      	beq.n	1dfa <SystemInit+0x1d2>
  __ASM volatile ("dsb 0xF":::"memory");
    1e02:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1e06:	4919      	ldr	r1, [pc, #100]	; (1e6c <SystemInit+0x244>)
    1e08:	4b19      	ldr	r3, [pc, #100]	; (1e70 <SystemInit+0x248>)
    1e0a:	68ca      	ldr	r2, [r1, #12]
    1e0c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1e10:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1e12:	60cb      	str	r3, [r1, #12]
    1e14:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1e18:	bf00      	nop
    1e1a:	e7fd      	b.n	1e18 <SystemInit+0x1f0>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    1e1c:	4b15      	ldr	r3, [pc, #84]	; (1e74 <SystemInit+0x24c>)
    1e1e:	4a16      	ldr	r2, [pc, #88]	; (1e78 <SystemInit+0x250>)
    1e20:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    1e22:	bd08      	pop	{r3, pc}
    1e24:	10000324 	.word	0x10000324
    1e28:	40013540 	.word	0x40013540
    1e2c:	4007c074 	.word	0x4007c074
    1e30:	baadf00d 	.word	0xbaadf00d
    1e34:	10000244 	.word	0x10000244
    1e38:	4000053c 	.word	0x4000053c
    1e3c:	e000edf0 	.word	0xe000edf0
    1e40:	400005a0 	.word	0x400005a0
    1e44:	40005610 	.word	0x40005610
    1e48:	10000130 	.word	0x10000130
    1e4c:	f0000fe0 	.word	0xf0000fe0
    1e50:	10000134 	.word	0x10000134
    1e54:	00003b26 	.word	0x00003b26
    1e58:	4000c000 	.word	0x4000c000
    1e5c:	10000258 	.word	0x10000258
    1e60:	40000ee4 	.word	0x40000ee4
    1e64:	4000173c 	.word	0x4000173c
    1e68:	4001e000 	.word	0x4001e000
    1e6c:	e000ed00 	.word	0xe000ed00
    1e70:	05fa0004 	.word	0x05fa0004
    1e74:	200013ac 	.word	0x200013ac
    1e78:	03d09000 	.word	0x03d09000

00001e7c <twi_rx_start_transfer>:
    return ret_code;
}

static nrfx_err_t twi_rx_start_transfer(NRF_TWI_Type        * p_twi,
                                        twi_control_block_t * p_cb)
{
    1e7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    nrfx_err_t ret_code = NRFX_SUCCESS;
    volatile int32_t hw_timeout;

    hw_timeout = HW_TIMEOUT;
    1e7e:	4b34      	ldr	r3, [pc, #208]	; (1f50 <twi_rx_start_transfer+0xd4>)
    1e80:	9301      	str	r3, [sp, #4]
{
    1e82:	460d      	mov	r5, r1

    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_STOPPED);
    1e84:	f44f 7182 	mov.w	r1, #260	; 0x104
{
    1e88:	4604      	mov	r4, r0
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_STOPPED);
    1e8a:	f001 fb32 	bl	34f2 <nrf_twi_event_clear>
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    1e8e:	f44f 7192 	mov.w	r1, #292	; 0x124
    1e92:	f001 fb2e 	bl	34f2 <nrf_twi_event_clear>
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    1e96:	f44f 718e 	mov.w	r1, #284	; 0x11c
    1e9a:	f001 fb2a 	bl	34f2 <nrf_twi_event_clear>
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);
    1e9e:	f44f 7184 	mov.w	r1, #264	; 0x108
    1ea2:	f001 fb26 	bl	34f2 <nrf_twi_event_clear>

    p_cb->bytes_transferred = 0;
    1ea6:	2300      	movs	r3, #0
    1ea8:	636b      	str	r3, [r5, #52]	; 0x34
    p_cb->error             = false;
    1eaa:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f

    if ((p_cb->curr_length == 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    1eae:	6aab      	ldr	r3, [r5, #40]	; 0x28
    1eb0:	2b01      	cmp	r3, #1
    1eb2:	d118      	bne.n	1ee6 <twi_rx_start_transfer+0x6a>
    1eb4:	6a2b      	ldr	r3, [r5, #32]
    1eb6:	065b      	lsls	r3, r3, #25
    1eb8:	d415      	bmi.n	1ee6 <twi_rx_start_transfer+0x6a>
}

NRF_STATIC_INLINE void nrf_twi_shorts_set(NRF_TWI_Type * p_reg,
                                          uint32_t       mask)
{
    p_reg->SHORTS = mask;
    1eba:	2302      	movs	r3, #2
        nrf_twi_shorts_set(p_twi, NRF_TWI_SHORT_BB_SUSPEND_MASK);
    }
    // In case TWI is suspended resume its operation.
    nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_RESUME);

    if (p_cb->prev_suspend != TWI_SUSPEND_RX)
    1ebc:	f895 202d 	ldrb.w	r2, [r5, #45]	; 0x2d
    1ec0:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    1ec4:	2a02      	cmp	r2, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1ec6:	f04f 0301 	mov.w	r3, #1
    1eca:	6223      	str	r3, [r4, #32]
    1ecc:	bf18      	it	ne
    1ece:	6023      	strne	r3, [r4, #0]
    {
        nrf_twi_task_trigger(p_twi, NRF_TWI_TASK_STARTRX);
    }

    if (p_cb->handler)
    1ed0:	682b      	ldr	r3, [r5, #0]
    1ed2:	b193      	cbz	r3, 1efa <twi_rx_start_transfer+0x7e>
    {
        p_cb->int_mask = NRF_TWI_INT_STOPPED_MASK   |
    1ed4:	f240 2386 	movw	r3, #646	; 0x286
    1ed8:	60ab      	str	r3, [r5, #8]
                        NRF_TWI_INT_ERROR_MASK     |
                        NRF_TWI_INT_TXDSENT_MASK   |
                        NRF_TWI_INT_RXDREADY_MASK;
        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    1eda:	68ab      	ldr	r3, [r5, #8]
    nrfx_err_t ret_code = NRFX_SUCCESS;
    1edc:	481d      	ldr	r0, [pc, #116]	; (1f54 <twi_rx_start_transfer+0xd8>)
    p_reg->INTENSET = mask;
    1ede:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
            nrf_twi_enable(p_twi);
            ret_code = NRFX_ERROR_INTERNAL;
        }
    }
    return ret_code;
}
    1ee2:	b003      	add	sp, #12
    1ee4:	bd30      	pop	{r4, r5, pc}
    p_reg->SHORTS = mask;
    1ee6:	2301      	movs	r3, #1
    1ee8:	e7e8      	b.n	1ebc <twi_rx_start_transfer+0x40>
               twi_transfer(p_twi, p_cb))
    1eea:	4629      	mov	r1, r5
    1eec:	4620      	mov	r0, r4
    1eee:	f001 fb28 	bl	3542 <twi_transfer>
        while ((hw_timeout > 0) &&
    1ef2:	b128      	cbz	r0, 1f00 <twi_rx_start_transfer+0x84>
               hw_timeout--;
    1ef4:	9b01      	ldr	r3, [sp, #4]
    1ef6:	3b01      	subs	r3, #1
    1ef8:	9301      	str	r3, [sp, #4]
        while ((hw_timeout > 0) &&
    1efa:	9b01      	ldr	r3, [sp, #4]
    1efc:	2b00      	cmp	r3, #0
    1efe:	dcf4      	bgt.n	1eea <twi_rx_start_transfer+0x6e>
        if (p_cb->error)
    1f00:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
    1f04:	b95b      	cbnz	r3, 1f1e <twi_rx_start_transfer+0xa2>
    nrfx_err_t ret_code = NRFX_SUCCESS;
    1f06:	4813      	ldr	r0, [pc, #76]	; (1f54 <twi_rx_start_transfer+0xd8>)
        if (hw_timeout <= 0)
    1f08:	9b01      	ldr	r3, [sp, #4]
    1f0a:	2b00      	cmp	r3, #0
    1f0c:	dce9      	bgt.n	1ee2 <twi_rx_start_transfer+0x66>
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    1f0e:	2300      	movs	r3, #0
    1f10:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    1f14:	2305      	movs	r3, #5
    1f16:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
            ret_code = NRFX_ERROR_INTERNAL;
    1f1a:	480f      	ldr	r0, [pc, #60]	; (1f58 <twi_rx_start_transfer+0xdc>)
    return ret_code;
    1f1c:	e7e1      	b.n	1ee2 <twi_rx_start_transfer+0x66>
    uint32_t error_source = p_reg->ERRORSRC;
    1f1e:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    1f22:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
            if (errorsrc)
    1f26:	2b00      	cmp	r3, #0
    1f28:	d0ed      	beq.n	1f06 <twi_rx_start_transfer+0x8a>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    1f2a:	4a0c      	ldr	r2, [pc, #48]	; (1f5c <twi_rx_start_transfer+0xe0>)
    1f2c:	480a      	ldr	r0, [pc, #40]	; (1f58 <twi_rx_start_transfer+0xdc>)
    1f2e:	f013 0f01 	tst.w	r3, #1
    1f32:	bf18      	it	ne
    1f34:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    1f36:	f013 0f02 	tst.w	r3, #2
    1f3a:	f102 0201 	add.w	r2, r2, #1
    1f3e:	bf18      	it	ne
    1f40:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    1f42:	f013 0f04 	tst.w	r3, #4
    1f46:	4b06      	ldr	r3, [pc, #24]	; (1f60 <twi_rx_start_transfer+0xe4>)
    1f48:	bf18      	it	ne
    1f4a:	4618      	movne	r0, r3
    1f4c:	e7dc      	b.n	1f08 <twi_rx_start_transfer+0x8c>
    1f4e:	bf00      	nop
    1f50:	000186a0 	.word	0x000186a0
    1f54:	0bad0000 	.word	0x0bad0000
    1f58:	0bad0001 	.word	0x0bad0001
    1f5c:	0bae0000 	.word	0x0bae0000
    1f60:	0bae0002 	.word	0x0bae0002

00001f64 <twi_tx_start_transfer>:
{
    1f64:	b537      	push	{r0, r1, r2, r4, r5, lr}
    hw_timeout = HW_TIMEOUT;
    1f66:	4b30      	ldr	r3, [pc, #192]	; (2028 <twi_tx_start_transfer+0xc4>)
    1f68:	9301      	str	r3, [sp, #4]
{
    1f6a:	460d      	mov	r5, r1
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_STOPPED);
    1f6c:	f44f 7182 	mov.w	r1, #260	; 0x104
{
    1f70:	4604      	mov	r4, r0
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_STOPPED);
    1f72:	f001 fabe 	bl	34f2 <nrf_twi_event_clear>
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    1f76:	f44f 7192 	mov.w	r1, #292	; 0x124
    1f7a:	f001 faba 	bl	34f2 <nrf_twi_event_clear>
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    1f7e:	f44f 718e 	mov.w	r1, #284	; 0x11c
    1f82:	f001 fab6 	bl	34f2 <nrf_twi_event_clear>
    nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);
    1f86:	f44f 7184 	mov.w	r1, #264	; 0x108
    1f8a:	f001 fab2 	bl	34f2 <nrf_twi_event_clear>
    p_reg->SHORTS = mask;
    1f8e:	2300      	movs	r3, #0
    if (p_cb->prev_suspend != TWI_SUSPEND_TX)
    1f90:	f895 202d 	ldrb.w	r2, [r5, #45]	; 0x2d
    1f94:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_cb->bytes_transferred = 0;
    1f98:	636b      	str	r3, [r5, #52]	; 0x34
    p_cb->error             = false;
    1f9a:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1f9e:	2301      	movs	r3, #1
    if (p_cb->prev_suspend != TWI_SUSPEND_TX)
    1fa0:	429a      	cmp	r2, r3
    1fa2:	6203      	str	r3, [r0, #32]
    (void)twi_send_byte(p_twi, p_cb);
    1fa4:	4629      	mov	r1, r5
    1fa6:	bf18      	it	ne
    1fa8:	6083      	strne	r3, [r0, #8]
    1faa:	f001 faaa 	bl	3502 <twi_send_byte>
    if (p_cb->handler)
    1fae:	682b      	ldr	r3, [r5, #0]
    1fb0:	b183      	cbz	r3, 1fd4 <twi_tx_start_transfer+0x70>
        p_cb->int_mask = NRF_TWI_INT_STOPPED_MASK   |
    1fb2:	f240 2386 	movw	r3, #646	; 0x286
    1fb6:	60ab      	str	r3, [r5, #8]
        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    1fb8:	68ab      	ldr	r3, [r5, #8]
    nrfx_err_t ret_code = NRFX_SUCCESS;
    1fba:	481c      	ldr	r0, [pc, #112]	; (202c <twi_tx_start_transfer+0xc8>)
    p_reg->INTENSET = mask;
    1fbc:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    1fc0:	b003      	add	sp, #12
    1fc2:	bd30      	pop	{r4, r5, pc}
               twi_transfer(p_twi, p_cb))
    1fc4:	4629      	mov	r1, r5
    1fc6:	4620      	mov	r0, r4
    1fc8:	f001 fabb 	bl	3542 <twi_transfer>
        while ((hw_timeout > 0) &&
    1fcc:	b128      	cbz	r0, 1fda <twi_tx_start_transfer+0x76>
            hw_timeout--;
    1fce:	9b01      	ldr	r3, [sp, #4]
    1fd0:	3b01      	subs	r3, #1
    1fd2:	9301      	str	r3, [sp, #4]
        while ((hw_timeout > 0) &&
    1fd4:	9b01      	ldr	r3, [sp, #4]
    1fd6:	2b00      	cmp	r3, #0
    1fd8:	dcf4      	bgt.n	1fc4 <twi_tx_start_transfer+0x60>
        if (p_cb->error)
    1fda:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
    1fde:	b95b      	cbnz	r3, 1ff8 <twi_tx_start_transfer+0x94>
    nrfx_err_t ret_code = NRFX_SUCCESS;
    1fe0:	4812      	ldr	r0, [pc, #72]	; (202c <twi_tx_start_transfer+0xc8>)
        if (hw_timeout <= 0)
    1fe2:	9b01      	ldr	r3, [sp, #4]
    1fe4:	2b00      	cmp	r3, #0
    1fe6:	dceb      	bgt.n	1fc0 <twi_tx_start_transfer+0x5c>
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    1fe8:	2300      	movs	r3, #0
    1fea:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    1fee:	2305      	movs	r3, #5
    1ff0:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
            ret_code = NRFX_ERROR_INTERNAL;
    1ff4:	480e      	ldr	r0, [pc, #56]	; (2030 <twi_tx_start_transfer+0xcc>)
    return ret_code;
    1ff6:	e7e3      	b.n	1fc0 <twi_tx_start_transfer+0x5c>
    uint32_t error_source = p_reg->ERRORSRC;
    1ff8:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    1ffc:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
            if (errorsrc)
    2000:	2b00      	cmp	r3, #0
    2002:	d0ed      	beq.n	1fe0 <twi_tx_start_transfer+0x7c>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
    2004:	4a0b      	ldr	r2, [pc, #44]	; (2034 <twi_tx_start_transfer+0xd0>)
    2006:	480a      	ldr	r0, [pc, #40]	; (2030 <twi_tx_start_transfer+0xcc>)
    2008:	f013 0f01 	tst.w	r3, #1
    200c:	bf18      	it	ne
    200e:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    2010:	f013 0f02 	tst.w	r3, #2
    2014:	f102 0201 	add.w	r2, r2, #1
    2018:	bf18      	it	ne
    201a:	4610      	movne	r0, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    201c:	f013 0f04 	tst.w	r3, #4
    2020:	4b05      	ldr	r3, [pc, #20]	; (2038 <twi_tx_start_transfer+0xd4>)
    2022:	bf18      	it	ne
    2024:	4618      	movne	r0, r3
    2026:	e7dc      	b.n	1fe2 <twi_tx_start_transfer+0x7e>
    2028:	000186a0 	.word	0x000186a0
    202c:	0bad0000 	.word	0x0bad0000
    2030:	0bad0001 	.word	0x0bad0001
    2034:	0bae0000 	.word	0x0bae0000
    2038:	0bae0002 	.word	0x0bae0002

0000203c <nrfx_twi_init>:
{
    203c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    twi_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    203e:	7907      	ldrb	r7, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    2040:	4d1d      	ldr	r5, [pc, #116]	; (20b8 <nrfx_twi_init+0x7c>)
    2042:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    2046:	fb0c fc07 	mul.w	ip, ip, r7
    204a:	eb05 040c 	add.w	r4, r5, ip
    204e:	f894 602e 	ldrb.w	r6, [r4, #46]	; 0x2e
    2052:	bb7e      	cbnz	r6, 20b4 <nrfx_twi_init+0x78>
    p_cb->p_context       = p_context;
    2054:	6063      	str	r3, [r4, #4]
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    2056:	7b4b      	ldrb	r3, [r1, #13]
    p_cb->int_mask        = 0;
    2058:	60a6      	str	r6, [r4, #8]
    p_cb->prev_suspend    = TWI_NO_SUSPEND;
    205a:	f884 602d 	strb.w	r6, [r4, #45]	; 0x2d
    p_cb->busy            = false;
    205e:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
    p_cb->repeated        = false;
    2062:	f884 6031 	strb.w	r6, [r4, #49]	; 0x31
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    2066:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    TWI_PIN_INIT(p_config->scl);
    206a:	680c      	ldr	r4, [r1, #0]
    p_cb->handler         = event_handler;
    206c:	f845 200c 	str.w	r2, [r5, ip]
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    2070:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    2074:	f504 73e0 	add.w	r3, r4, #448	; 0x1c0
    2078:	f240 6c0c 	movw	ip, #1548	; 0x60c
    207c:	f846 c023 	str.w	ip, [r6, r3, lsl #2]
    TWI_PIN_INIT(p_config->sda);
    2080:	684b      	ldr	r3, [r1, #4]
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    2082:	6800      	ldr	r0, [r0, #0]
    2084:	f503 7ee0 	add.w	lr, r3, #448	; 0x1c0
    2088:	f846 c02e 	str.w	ip, [r6, lr, lsl #2]
    p_reg->PSELSCL = scl_pin;
    208c:	f8c0 4508 	str.w	r4, [r0, #1288]	; 0x508
    p_reg->PSELSDA = sda_pin;
    2090:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        (nrf_twi_frequency_t)p_config->frequency);
    2094:	688b      	ldr	r3, [r1, #8]
    p_reg->FREQUENCY = frequency;
    2096:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
    if (p_cb->handler)
    209a:	b11a      	cbz	r2, 20a4 <nrfx_twi_init+0x68>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twi));
    209c:	f340 3007 	sbfx	r0, r0, #12, #8
    20a0:	f7fe fb46 	bl	730 <arch_irq_enable>
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    20a4:	233c      	movs	r3, #60	; 0x3c
    20a6:	fb03 5507 	mla	r5, r3, r7, r5
    return err_code;
    20aa:	4804      	ldr	r0, [pc, #16]	; (20bc <nrfx_twi_init+0x80>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    20ac:	2301      	movs	r3, #1
    20ae:	f885 302e 	strb.w	r3, [r5, #46]	; 0x2e
}
    20b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return err_code;
    20b4:	4802      	ldr	r0, [pc, #8]	; (20c0 <nrfx_twi_init+0x84>)
    20b6:	e7fc      	b.n	20b2 <nrfx_twi_init+0x76>
    20b8:	200004e8 	.word	0x200004e8
    20bc:	0bad0000 	.word	0x0bad0000
    20c0:	0bad0005 	.word	0x0bad0005

000020c4 <nrfx_twi_enable>:
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    20c4:	6802      	ldr	r2, [r0, #0]
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    20c6:	7903      	ldrb	r3, [r0, #4]
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Enabled << TWI_ENABLE_ENABLE_Pos);
    20c8:	2105      	movs	r1, #5
    20ca:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    20ce:	4a04      	ldr	r2, [pc, #16]	; (20e0 <nrfx_twi_enable+0x1c>)
    20d0:	213c      	movs	r1, #60	; 0x3c
    20d2:	fb01 2303 	mla	r3, r1, r3, r2
    20d6:	2202      	movs	r2, #2
    20d8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
}
    20dc:	4770      	bx	lr
    20de:	bf00      	nop
    20e0:	200004e8 	.word	0x200004e8

000020e4 <nrfx_twi_disable>:
    NRF_TWI_Type * p_twi = p_instance->p_twi;
    20e4:	6803      	ldr	r3, [r0, #0]
    p_reg->INTENCLR = mask;
    20e6:	490a      	ldr	r1, [pc, #40]	; (2110 <nrfx_twi_disable+0x2c>)
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    20e8:	7902      	ldrb	r2, [r0, #4]
    20ea:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    20ee:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
    20f2:	f021 0103 	bic.w	r1, r1, #3
    20f6:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
    p_reg->ENABLE = (TWI_ENABLE_ENABLE_Disabled << TWI_ENABLE_ENABLE_Pos);
    20fa:	2100      	movs	r1, #0
    20fc:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    2100:	4b04      	ldr	r3, [pc, #16]	; (2114 <nrfx_twi_disable+0x30>)
    2102:	213c      	movs	r1, #60	; 0x3c
    2104:	fb01 3202 	mla	r2, r1, r2, r3
    2108:	2301      	movs	r3, #1
    210a:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
}
    210e:	4770      	bx	lr
    2110:	00044286 	.word	0x00044286
    2114:	200004e8 	.word	0x200004e8

00002118 <nrfx_twi_xfer>:
}

nrfx_err_t nrfx_twi_xfer(nrfx_twi_t const *           p_instance,
                         nrfx_twi_xfer_desc_t const * p_xfer_desc,
                         uint32_t                     flags)
{
    2118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    211c:	4d32      	ldr	r5, [pc, #200]	; (21e8 <nrfx_twi_xfer+0xd0>)

    nrfx_err_t err_code = NRFX_SUCCESS;
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    211e:	f890 8004 	ldrb.w	r8, [r0, #4]
                           p_xfer_desc->primary_length * sizeof(p_xfer_desc->p_primary_buf[0]));
    NRFX_LOG_DEBUG("Secondary buffer data:");
    NRFX_LOG_HEXDUMP_DEBUG(p_xfer_desc->p_secondary_buf,
                           p_xfer_desc->secondary_length * sizeof(p_xfer_desc->p_secondary_buf[0]));

    err_code = twi_xfer((NRF_TWI_Type  *)p_instance->p_twi, p_cb, p_xfer_desc, flags);
    2122:	f8d0 9000 	ldr.w	r9, [r0]
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    2126:	233c      	movs	r3, #60	; 0x3c
    2128:	fb03 5308 	mla	r3, r3, r8, r5
{
    212c:	460e      	mov	r6, r1
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    212e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
    2132:	2b01      	cmp	r3, #1
{
    2134:	4696      	mov	lr, r2
    if ((p_cb->prev_suspend == TWI_SUSPEND_TX) && (p_xfer_desc->type == NRFX_TWI_XFER_RX))
    2136:	d104      	bne.n	2142 <nrfx_twi_xfer+0x2a>
    2138:	780b      	ldrb	r3, [r1, #0]
    213a:	2b01      	cmp	r3, #1
    213c:	d106      	bne.n	214c <nrfx_twi_xfer+0x34>
        return NRFX_ERROR_INVALID_STATE;
    213e:	482b      	ldr	r0, [pc, #172]	; (21ec <nrfx_twi_xfer+0xd4>)
    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    2140:	e011      	b.n	2166 <nrfx_twi_xfer+0x4e>
    else if ((p_cb->prev_suspend == TWI_SUSPEND_RX) && (p_xfer_desc->type != NRFX_TWI_XFER_RX))
    2142:	2b02      	cmp	r3, #2
    2144:	d102      	bne.n	214c <nrfx_twi_xfer+0x34>
    2146:	780b      	ldrb	r3, [r1, #0]
    2148:	2b01      	cmp	r3, #1
    214a:	d1f8      	bne.n	213e <nrfx_twi_xfer+0x26>
    if (p_cb->busy)
    214c:	243c      	movs	r4, #60	; 0x3c
    p_reg->INTENCLR = mask;
    214e:	4b28      	ldr	r3, [pc, #160]	; (21f0 <nrfx_twi_xfer+0xd8>)
    2150:	f8c9 3308 	str.w	r3, [r9, #776]	; 0x308
    2154:	fb04 5408 	mla	r4, r4, r8, r5
    2158:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
    215c:	b12b      	cbz	r3, 216a <nrfx_twi_xfer+0x52>
        nrf_twi_int_enable(p_twi, p_cb->int_mask);
    215e:	68a3      	ldr	r3, [r4, #8]
        return err_code;
    2160:	4824      	ldr	r0, [pc, #144]	; (21f4 <nrfx_twi_xfer+0xdc>)
    p_reg->INTENSET = mask;
    2162:	f8c9 3304 	str.w	r3, [r9, #772]	; 0x304
}
    2166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        p_cb->busy = (TWI_FLAG_NO_HANDLER_IN_USE(flags)) ? false : true;
    216a:	f08e 0304 	eor.w	r3, lr, #4
    216e:	f3c3 0380 	ubfx	r3, r3, #2, #1
    2172:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
    p_cb->flags       = flags;
    2176:	f8c4 e020 	str.w	lr, [r4, #32]
    p_cb->xfer_desc   = *p_xfer_desc;
    217a:	46b4      	mov	ip, r6
    217c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    2180:	f104 070c 	add.w	r7, r4, #12
    2184:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    2186:	f8dc 3000 	ldr.w	r3, [ip]
    218a:	603b      	str	r3, [r7, #0]
    p_cb->curr_length = p_xfer_desc->primary_length;
    218c:	6873      	ldr	r3, [r6, #4]
    218e:	62a3      	str	r3, [r4, #40]	; 0x28
    p_cb->p_curr_buf  = p_xfer_desc->p_primary_buf;
    2190:	68f3      	ldr	r3, [r6, #12]
    2192:	6263      	str	r3, [r4, #36]	; 0x24
    p_reg->ADDRESS = address;
    2194:	7873      	ldrb	r3, [r6, #1]
    2196:	f8c9 3588 	str.w	r3, [r9, #1416]	; 0x588
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    219a:	7833      	ldrb	r3, [r6, #0]
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    219c:	ebc8 1a08 	rsb	sl, r8, r8, lsl #4
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    21a0:	2b01      	cmp	r3, #1
    twi_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    21a2:	eb05 0a8a 	add.w	sl, r5, sl, lsl #2
    if (p_xfer_desc->type != NRFX_TWI_XFER_RX)
    21a6:	d01a      	beq.n	21de <nrfx_twi_xfer+0xc6>
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    21a8:	b9b3      	cbnz	r3, 21d8 <nrfx_twi_xfer+0xc0>
    21aa:	f3ce 1e40 	ubfx	lr, lr, #5, #1
        p_cb->curr_tx_no_stop = ((p_xfer_desc->type == NRFX_TWI_XFER_TX) &&
    21ae:	233c      	movs	r3, #60	; 0x3c
    21b0:	fb03 5308 	mla	r3, r3, r8, r5
        err_code = twi_tx_start_transfer(p_twi, p_cb);
    21b4:	4651      	mov	r1, sl
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    21b6:	f883 e02c 	strb.w	lr, [r3, #44]	; 0x2c
        err_code = twi_tx_start_transfer(p_twi, p_cb);
    21ba:	4648      	mov	r0, r9
    21bc:	f7ff fed2 	bl	1f64 <twi_tx_start_transfer>
    if (p_cb->handler == NULL)
    21c0:	233c      	movs	r3, #60	; 0x3c
    21c2:	fb03 f808 	mul.w	r8, r3, r8
    21c6:	eb05 0208 	add.w	r2, r5, r8
    21ca:	f855 3008 	ldr.w	r3, [r5, r8]
    21ce:	2b00      	cmp	r3, #0
    21d0:	d1c9      	bne.n	2166 <nrfx_twi_xfer+0x4e>
        p_cb->busy = false;
    21d2:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
    21d6:	e7c6      	b.n	2166 <nrfx_twi_xfer+0x4e>
                                 !(flags & NRFX_TWI_FLAG_TX_NO_STOP)) ? false : true;
    21d8:	f04f 0e01 	mov.w	lr, #1
    21dc:	e7e7      	b.n	21ae <nrfx_twi_xfer+0x96>
        err_code = twi_rx_start_transfer(p_twi, p_cb);
    21de:	4651      	mov	r1, sl
    21e0:	4648      	mov	r0, r9
    21e2:	f7ff fe4b 	bl	1e7c <twi_rx_start_transfer>
    21e6:	e7eb      	b.n	21c0 <nrfx_twi_xfer+0xa8>
    21e8:	200004e8 	.word	0x200004e8
    21ec:	0bad0005 	.word	0x0bad0005
    21f0:	00044286 	.word	0x00044286
    21f4:	0bad000b 	.word	0x0bad000b

000021f8 <nrfx_twi_1_irq_handler>:
}
#endif

#if NRFX_CHECK(NRFX_TWI1_ENABLED)
void nrfx_twi_1_irq_handler(void)
{
    21f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (twi_transfer(p_twi, p_cb))
    21fa:	4c29      	ldr	r4, [pc, #164]	; (22a0 <nrfx_twi_1_irq_handler+0xa8>)
{
    21fc:	b087      	sub	sp, #28
    if (twi_transfer(p_twi, p_cb))
    21fe:	4621      	mov	r1, r4
    2200:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    2204:	f001 f99d 	bl	3542 <twi_transfer>
    2208:	46a4      	mov	ip, r4
    220a:	b9e0      	cbnz	r0, 2246 <nrfx_twi_1_irq_handler+0x4e>
    if (!p_cb->error &&
    220c:	f894 702f 	ldrb.w	r7, [r4, #47]	; 0x2f
    2210:	6a26      	ldr	r6, [r4, #32]
    2212:	b9ef      	cbnz	r7, 2250 <nrfx_twi_1_irq_handler+0x58>
        ((p_cb->xfer_desc.type == NRFX_TWI_XFER_TXRX) ||
    2214:	7b23      	ldrb	r3, [r4, #12]
    if (!p_cb->error &&
    2216:	1e9a      	subs	r2, r3, #2
    2218:	2a01      	cmp	r2, #1
    221a:	d819      	bhi.n	2250 <nrfx_twi_1_irq_handler+0x58>
         (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)) &&
    221c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    221e:	69a2      	ldr	r2, [r4, #24]
    2220:	4291      	cmp	r1, r2
    2222:	d115      	bne.n	2250 <nrfx_twi_1_irq_handler+0x58>
        p_cb->p_curr_buf      = p_cb->xfer_desc.p_secondary_buf;
    2224:	69e2      	ldr	r2, [r4, #28]
    2226:	6262      	str	r2, [r4, #36]	; 0x24
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    2228:	f3c6 1640 	ubfx	r6, r6, #5, #1
        p_cb->curr_length     = p_cb->xfer_desc.secondary_length;
    222c:	6962      	ldr	r2, [r4, #20]
    222e:	62a2      	str	r2, [r4, #40]	; 0x28
        if (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)
    2230:	2b03      	cmp	r3, #3
        p_cb->curr_tx_no_stop = (p_cb->flags & NRFX_TWI_FLAG_TX_NO_STOP);
    2232:	f884 602c 	strb.w	r6, [r4, #44]	; 0x2c
        p_cb->prev_suspend    = TWI_NO_SUSPEND;
    2236:	f884 702d 	strb.w	r7, [r4, #45]	; 0x2d
            (void)twi_tx_start_transfer(p_twi, p_cb);
    223a:	4621      	mov	r1, r4
    223c:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
        if (p_cb->xfer_desc.type == NRFX_TWI_XFER_TXTX)
    2240:	d103      	bne.n	224a <nrfx_twi_1_irq_handler+0x52>
            (void)twi_tx_start_transfer(p_twi, p_cb);
    2242:	f7ff fe8f 	bl	1f64 <twi_tx_start_transfer>
    twi_irq_handler(NRF_TWI1, &m_cb[NRFX_TWI1_INST_IDX]);
}
    2246:	b007      	add	sp, #28
    2248:	bdf0      	pop	{r4, r5, r6, r7, pc}
            (void)twi_rx_start_transfer(p_twi, p_cb);
    224a:	f7ff fe17 	bl	1e7c <twi_rx_start_transfer>
    224e:	e7fa      	b.n	2246 <nrfx_twi_1_irq_handler+0x4e>
        event.xfer_desc = p_cb->xfer_desc;
    2250:	4d14      	ldr	r5, [pc, #80]	; (22a4 <nrfx_twi_1_irq_handler+0xac>)
    2252:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2254:	ac01      	add	r4, sp, #4
    2256:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2258:	682b      	ldr	r3, [r5, #0]
    225a:	6023      	str	r3, [r4, #0]
        if (p_cb->error)
    225c:	b1e7      	cbz	r7, 2298 <nrfx_twi_1_irq_handler+0xa0>
    uint32_t error_source = p_reg->ERRORSRC;
    225e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    2262:	f8d2 34c4 	ldr.w	r3, [r2, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
    2266:	f8c2 34c4 	str.w	r3, [r2, #1220]	; 0x4c4
            if (errorsrc & NRF_TWI_ERROR_ADDRESS_NACK)
    226a:	0798      	lsls	r0, r3, #30
    226c:	d50c      	bpl.n	2288 <nrfx_twi_1_irq_handler+0x90>
                event.type = NRFX_TWI_EVT_ADDRESS_NACK;
    226e:	2301      	movs	r3, #1
                event.type = NRFX_TWI_EVT_DATA_NACK;
    2270:	f88d 3000 	strb.w	r3, [sp]
        p_cb->busy = false;
    2274:	2300      	movs	r3, #0
    2276:	f88c 3030 	strb.w	r3, [ip, #48]	; 0x30
        if (!(TWI_FLAG_NO_HANDLER_IN_USE(p_cb->flags)))
    227a:	0773      	lsls	r3, r6, #29
    227c:	d4e3      	bmi.n	2246 <nrfx_twi_1_irq_handler+0x4e>
            p_cb->handler(&event, p_cb->p_context);
    227e:	e9dc 3100 	ldrd	r3, r1, [ip]
    2282:	4668      	mov	r0, sp
    2284:	4798      	blx	r3
}
    2286:	e7de      	b.n	2246 <nrfx_twi_1_irq_handler+0x4e>
            else if (errorsrc & NRF_TWI_ERROR_DATA_NACK)
    2288:	0759      	lsls	r1, r3, #29
    228a:	d501      	bpl.n	2290 <nrfx_twi_1_irq_handler+0x98>
                event.type = NRFX_TWI_EVT_DATA_NACK;
    228c:	2302      	movs	r3, #2
    228e:	e7ef      	b.n	2270 <nrfx_twi_1_irq_handler+0x78>
            else if (errorsrc & NRF_TWI_ERROR_OVERRUN)
    2290:	07da      	lsls	r2, r3, #31
    2292:	d5ef      	bpl.n	2274 <nrfx_twi_1_irq_handler+0x7c>
                event.type = NRFX_TWI_EVT_OVERRUN;
    2294:	2303      	movs	r3, #3
    2296:	e7eb      	b.n	2270 <nrfx_twi_1_irq_handler+0x78>
            event.type = NRFX_TWI_EVT_DONE;
    2298:	f88d 7000 	strb.w	r7, [sp]
    229c:	e7ea      	b.n	2274 <nrfx_twi_1_irq_handler+0x7c>
    229e:	bf00      	nop
    22a0:	200004e8 	.word	0x200004e8
    22a4:	200004f4 	.word	0x200004f4

000022a8 <z_sys_device_do_config_level>:
		__device_APPLICATION_start,
		/* End marker */
		__device_init_end,
	};

	for (info = config_levels[level]; info < config_levels[level+1];
    22a8:	4b09      	ldr	r3, [pc, #36]	; (22d0 <z_sys_device_do_config_level+0x28>)
{
    22aa:	b570      	push	{r4, r5, r6, lr}
	for (info = config_levels[level]; info < config_levels[level+1];
    22ac:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    22b0:	3001      	adds	r0, #1
		retval = device_conf->init(info);
		if (retval != 0) {
			/* Initialization failed. Clear the API struct so that
			 * device_get_binding() will not succeed for it.
			 */
			info->driver_api = NULL;
    22b2:	2600      	movs	r6, #0
	for (info = config_levels[level]; info < config_levels[level+1];
    22b4:	f853 5020 	ldr.w	r5, [r3, r0, lsl #2]
    22b8:	42a5      	cmp	r5, r4
    22ba:	d800      	bhi.n	22be <z_sys_device_do_config_level+0x16>
		} else {
			z_object_init(info);
		}
	}
}
    22bc:	bd70      	pop	{r4, r5, r6, pc}
		retval = device_conf->init(info);
    22be:	6823      	ldr	r3, [r4, #0]
    22c0:	4620      	mov	r0, r4
    22c2:	685b      	ldr	r3, [r3, #4]
    22c4:	4798      	blx	r3
		if (retval != 0) {
    22c6:	b100      	cbz	r0, 22ca <z_sys_device_do_config_level+0x22>
			info->driver_api = NULL;
    22c8:	6066      	str	r6, [r4, #4]
								info++) {
    22ca:	340c      	adds	r4, #12
    22cc:	e7f4      	b.n	22b8 <z_sys_device_do_config_level+0x10>
    22ce:	bf00      	nop
    22d0:	00003a80 	.word	0x00003a80

000022d4 <z_impl_device_get_binding>:
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed.  Reserve string comparisons for a fallback.
	 */
	for (info = __device_init_start; info != __device_init_end; info++) {
    22d4:	4b10      	ldr	r3, [pc, #64]	; (2318 <z_impl_device_get_binding+0x44>)
{
    22d6:	b570      	push	{r4, r5, r6, lr}
	for (info = __device_init_start; info != __device_init_end; info++) {
    22d8:	4c10      	ldr	r4, [pc, #64]	; (231c <z_impl_device_get_binding+0x48>)
{
    22da:	4605      	mov	r5, r0
    22dc:	461e      	mov	r6, r3
	for (info = __device_init_start; info != __device_init_end; info++) {
    22de:	429c      	cmp	r4, r3
    22e0:	d104      	bne.n	22ec <z_impl_device_get_binding+0x18>
		    (info->config->name == name)) {
			return info;
		}
	}

	for (info = __device_init_start; info != __device_init_end; info++) {
    22e2:	4c0e      	ldr	r4, [pc, #56]	; (231c <z_impl_device_get_binding+0x48>)
    22e4:	42b4      	cmp	r4, r6
    22e6:	d109      	bne.n	22fc <z_impl_device_get_binding+0x28>
		if (strcmp(name, info->config->name) == 0) {
			return info;
		}
	}

	return NULL;
    22e8:	2400      	movs	r4, #0
    22ea:	e012      	b.n	2312 <z_impl_device_get_binding+0x3e>
		if ((info->driver_api != NULL) &&
    22ec:	6862      	ldr	r2, [r4, #4]
    22ee:	b11a      	cbz	r2, 22f8 <z_impl_device_get_binding+0x24>
		    (info->config->name == name)) {
    22f0:	6822      	ldr	r2, [r4, #0]
		if ((info->driver_api != NULL) &&
    22f2:	6812      	ldr	r2, [r2, #0]
    22f4:	42aa      	cmp	r2, r5
    22f6:	d00c      	beq.n	2312 <z_impl_device_get_binding+0x3e>
	for (info = __device_init_start; info != __device_init_end; info++) {
    22f8:	340c      	adds	r4, #12
    22fa:	e7f0      	b.n	22de <z_impl_device_get_binding+0xa>
		if (info->driver_api == NULL) {
    22fc:	6863      	ldr	r3, [r4, #4]
    22fe:	b90b      	cbnz	r3, 2304 <z_impl_device_get_binding+0x30>
	for (info = __device_init_start; info != __device_init_end; info++) {
    2300:	340c      	adds	r4, #12
    2302:	e7ef      	b.n	22e4 <z_impl_device_get_binding+0x10>
		if (strcmp(name, info->config->name) == 0) {
    2304:	6823      	ldr	r3, [r4, #0]
    2306:	4628      	mov	r0, r5
    2308:	6819      	ldr	r1, [r3, #0]
    230a:	f000 fe76 	bl	2ffa <strcmp>
    230e:	2800      	cmp	r0, #0
    2310:	d1f6      	bne.n	2300 <z_impl_device_get_binding+0x2c>
}
    2312:	4620      	mov	r0, r4
    2314:	bd70      	pop	{r4, r5, r6, pc}
    2316:	bf00      	nop
    2318:	20001418 	.word	0x20001418
    231c:	200013b8 	.word	0x200013b8

00002320 <idle>:
#else
#define IDLE_YIELD_IF_COOP() do { } while (false)
#endif

void idle(void *unused1, void *unused2, void *unused3)
{
    2320:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
    2322:	4d0b      	ldr	r5, [pc, #44]	; (2350 <idle+0x30>)
	__asm__ volatile(
    2324:	f04f 0220 	mov.w	r2, #32
    2328:	f3ef 8311 	mrs	r3, BASEPRI
    232c:	f382 8811 	msr	BASEPRI, r2
    2330:	f3bf 8f6f 	isb	sy
	s32_t ticks = z_get_next_timeout_expiry();
    2334:	f001 fa52 	bl	37dc <z_get_next_timeout_expiry>
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    2338:	2101      	movs	r1, #1
    233a:	2802      	cmp	r0, #2
	s32_t ticks = z_get_next_timeout_expiry();
    233c:	4604      	mov	r4, r0
	z_set_timeout_expiry((ticks < IDLE_THRESH) ? 1 : ticks, true);
    233e:	bfd8      	it	le
    2340:	4608      	movle	r0, r1
    2342:	f001 fa5b 	bl	37fc <z_set_timeout_expiry>
	_kernel.idle = ticks;
    2346:	622c      	str	r4, [r5, #32]
 * @return N/A
 * @req K-CPU-IDLE-001
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    2348:	f7fe fa60 	bl	80c <arch_cpu_idle>
    234c:	e7ea      	b.n	2324 <idle+0x4>
    234e:	bf00      	nop
    2350:	200005fc 	.word	0x200005fc

00002354 <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    2354:	4802      	ldr	r0, [pc, #8]	; (2360 <z_bss_zero+0xc>)
    2356:	4a03      	ldr	r2, [pc, #12]	; (2364 <z_bss_zero+0x10>)
    2358:	2100      	movs	r1, #0
    235a:	1a12      	subs	r2, r2, r0
    235c:	f000 be83 	b.w	3066 <memset>
    2360:	20000000 	.word	0x20000000
    2364:	20000640 	.word	0x20000640

00002368 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    2368:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
    236a:	4806      	ldr	r0, [pc, #24]	; (2384 <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
    236c:	4a06      	ldr	r2, [pc, #24]	; (2388 <z_data_copy+0x20>)
    236e:	4907      	ldr	r1, [pc, #28]	; (238c <z_data_copy+0x24>)
    2370:	1a12      	subs	r2, r2, r0
    2372:	f000 fe4e 	bl	3012 <memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    2376:	4a06      	ldr	r2, [pc, #24]	; (2390 <z_data_copy+0x28>)
    2378:	4906      	ldr	r1, [pc, #24]	; (2394 <z_data_copy+0x2c>)
    237a:	4807      	ldr	r0, [pc, #28]	; (2398 <z_data_copy+0x30>)
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    237c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
    2380:	f000 be47 	b.w	3012 <memcpy>
    2384:	20001380 	.word	0x20001380
    2388:	2000143c 	.word	0x2000143c
    238c:	00003b34 	.word	0x00003b34
    2390:	00000000 	.word	0x00000000
    2394:	00003b34 	.word	0x00003b34
    2398:	20000000 	.word	0x20000000

0000239c <bg_thread_main>:
 * init functions, then invokes application's main() routine.
 *
 * @return N/A
 */
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
    239c:	b508      	push	{r3, lr}
	static const unsigned int boot_delay = CONFIG_BOOT_DELAY;
#else
	static const unsigned int boot_delay;
#endif

	z_sys_post_kernel = true;
    239e:	4b09      	ldr	r3, [pc, #36]	; (23c4 <bg_thread_main+0x28>)
    23a0:	2201      	movs	r2, #1

	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
    23a2:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    23a4:	701a      	strb	r2, [r3, #0]
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_POST_KERNEL);
    23a6:	f7ff ff7f 	bl	22a8 <z_sys_device_do_config_level>
			KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif

	/* Final init level before app starts */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_APPLICATION);
    23aa:	2003      	movs	r0, #3
    23ac:	f7ff ff7c 	bl	22a8 <z_sys_device_do_config_level>
	extern void __do_init_array_aux(void);
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	z_init_static_threads();
    23b0:	f000 fb6e 	bl	2a90 <z_init_static_threads>
	z_timestamp_main = k_cycle_get_32();
#endif

	extern void main(void);

	main();
    23b4:	f7fe f820 	bl	3f8 <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    23b8:	4a03      	ldr	r2, [pc, #12]	; (23c8 <bg_thread_main+0x2c>)
    23ba:	7b13      	ldrb	r3, [r2, #12]
    23bc:	f023 0301 	bic.w	r3, r3, #1
    23c0:	7313      	strb	r3, [r2, #12]

	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    23c2:	bd08      	pop	{r3, pc}
    23c4:	2000063e 	.word	0x2000063e
    23c8:	20000590 	.word	0x20000590

000023cc <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
    23cc:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	u32_t msp = (u32_t)(Z_THREAD_STACK_BUFFER(_interrupt_stack)) +
    23ce:	4b36      	ldr	r3, [pc, #216]	; (24a8 <z_cstart+0xdc>)
    23d0:	b0a2      	sub	sp, #136	; 0x88
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    23d2:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    23d6:	4c35      	ldr	r4, [pc, #212]	; (24ac <z_cstart+0xe0>)
	_kernel.ready_q.cache = &z_main_thread;
    23d8:	4e35      	ldr	r6, [pc, #212]	; (24b0 <z_cstart+0xe4>)
    23da:	6963      	ldr	r3, [r4, #20]
    23dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    23e0:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    23e2:	2500      	movs	r5, #0
    23e4:	23e0      	movs	r3, #224	; 0xe0
    23e6:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    23ea:	77e5      	strb	r5, [r4, #31]
    23ec:	7625      	strb	r5, [r4, #24]
    23ee:	7665      	strb	r5, [r4, #25]
    23f0:	76a5      	strb	r5, [r4, #26]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    23f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    23f4:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    23f8:	6263      	str	r3, [r4, #36]	; 0x24

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    23fa:	f7fe fb29 	bl	a50 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    23fe:	f7fe f9ff 	bl	800 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    2402:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2406:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    2408:	62e3      	str	r3, [r4, #44]	; 0x2c

	/* perform any architecture-specific initialization */
	arch_kernel_init();

#ifdef CONFIG_MULTITHREADING
	struct k_thread dummy_thread = {
    240a:	ab07      	add	r3, sp, #28
    240c:	226c      	movs	r2, #108	; 0x6c
    240e:	4629      	mov	r1, r5
    2410:	4618      	mov	r0, r3
    2412:	f000 fe28 	bl	3066 <memset>
# ifdef CONFIG_SCHED_CPU_MASK
		 .base.cpu_mask = -1,
# endif
	};

	_current = &dummy_thread;
    2416:	4c27      	ldr	r4, [pc, #156]	; (24b4 <z_cstart+0xe8>)
	struct k_thread dummy_thread = {
    2418:	2701      	movs	r7, #1
	_current = &dummy_thread;
    241a:	60a0      	str	r0, [r4, #8]
#ifdef CONFIG_USERSPACE
	z_app_shmem_bss_zero();
#endif

	/* perform basic hardware initialization */
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    241c:	4628      	mov	r0, r5
	struct k_thread dummy_thread = {
    241e:	f88d 7029 	strb.w	r7, [sp, #41]	; 0x29
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    2422:	f7ff ff41 	bl	22a8 <z_sys_device_do_config_level>
	z_sys_device_do_config_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    2426:	4638      	mov	r0, r7
    2428:	f7ff ff3e 	bl	22a8 <z_sys_device_do_config_level>
	z_sched_init();
    242c:	f000 fa68 	bl	2900 <z_sched_init>
	z_setup_new_thread(&z_main_thread, z_main_stack,
    2430:	4b21      	ldr	r3, [pc, #132]	; (24b8 <z_cstart+0xec>)
	_kernel.ready_q.cache = &z_main_thread;
    2432:	6266      	str	r6, [r4, #36]	; 0x24
	z_setup_new_thread(&z_main_thread, z_main_stack,
    2434:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2438:	e9cd 7304 	strd	r7, r3, [sp, #16]
    243c:	e9cd 5502 	strd	r5, r5, [sp, #8]
    2440:	4b1e      	ldr	r3, [pc, #120]	; (24bc <z_cstart+0xf0>)
    2442:	491f      	ldr	r1, [pc, #124]	; (24c0 <z_cstart+0xf4>)
    2444:	e9cd 5500 	strd	r5, r5, [sp]
    2448:	4630      	mov	r0, r6
    244a:	f000 fad9 	bl	2a00 <z_setup_new_thread>
	sys_trace_thread_resume(thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    244e:	7b73      	ldrb	r3, [r6, #13]
    2450:	f023 0204 	bic.w	r2, r3, #4
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2454:	f013 0f1b 	tst.w	r3, #27
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2458:	7372      	strb	r2, [r6, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    245a:	d104      	bne.n	2466 <z_cstart+0x9a>
	return true;
}

static ALWAYS_INLINE void z_ready_thread(struct k_thread *thread)
{
	if (z_is_thread_ready(thread)) {
    245c:	69b3      	ldr	r3, [r6, #24]
    245e:	b913      	cbnz	r3, 2466 <z_cstart+0x9a>
		z_add_thread_to_ready_q(thread);
    2460:	4630      	mov	r0, r6
    2462:	f000 f8df 	bl	2624 <z_add_thread_to_ready_q>
	z_setup_new_thread(thread, stack,
    2466:	4b17      	ldr	r3, [pc, #92]	; (24c4 <z_cstart+0xf8>)
    2468:	4d17      	ldr	r5, [pc, #92]	; (24c8 <z_cstart+0xfc>)
    246a:	9305      	str	r3, [sp, #20]
    246c:	2201      	movs	r2, #1
    246e:	230f      	movs	r3, #15
    2470:	e9cd 3203 	strd	r3, r2, [sp, #12]
    2474:	2300      	movs	r3, #0
    2476:	e9cd 3301 	strd	r3, r3, [sp, #4]
    247a:	9300      	str	r3, [sp, #0]
    247c:	f44f 72a0 	mov.w	r2, #320	; 0x140
    2480:	4b12      	ldr	r3, [pc, #72]	; (24cc <z_cstart+0x100>)
    2482:	4913      	ldr	r1, [pc, #76]	; (24d0 <z_cstart+0x104>)
    2484:	4628      	mov	r0, r5
    2486:	f000 fabb 	bl	2a00 <z_setup_new_thread>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    248a:	7b6b      	ldrb	r3, [r5, #13]
	_kernel.cpus[0].idle_thread = &z_idle_thread;
    248c:	60e5      	str	r5, [r4, #12]
    248e:	f023 0304 	bic.w	r3, r3, #4
    2492:	736b      	strb	r3, [r5, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    2494:	4b0f      	ldr	r3, [pc, #60]	; (24d4 <z_cstart+0x108>)
	arch_switch_to_main_thread(&z_main_thread, z_main_stack,
    2496:	490a      	ldr	r1, [pc, #40]	; (24c0 <z_cstart+0xf4>)
    2498:	4805      	ldr	r0, [pc, #20]	; (24b0 <z_cstart+0xe4>)
	list->tail = (sys_dnode_t *)list;
    249a:	e9c4 3306 	strd	r3, r3, [r4, #24]
    249e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    24a2:	4b06      	ldr	r3, [pc, #24]	; (24bc <z_cstart+0xf0>)
    24a4:	f7fe f98e 	bl	7c4 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    24a8:	20001380 	.word	0x20001380
    24ac:	e000ed00 	.word	0xe000ed00
    24b0:	20000590 	.word	0x20000590
    24b4:	200005fc 	.word	0x200005fc
    24b8:	00003b2a 	.word	0x00003b2a
    24bc:	0000239d 	.word	0x0000239d
    24c0:	20000640 	.word	0x20000640
    24c4:	00003b2f 	.word	0x00003b2f
    24c8:	20000524 	.word	0x20000524
    24cc:	00002321 	.word	0x00002321
    24d0:	20000a40 	.word	0x20000a40
    24d4:	20000614 	.word	0x20000614

000024d8 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    24d8:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    24da:	4c08      	ldr	r4, [pc, #32]	; (24fc <z_reset_time_slice+0x24>)
    24dc:	6823      	ldr	r3, [r4, #0]
    24de:	b15b      	cbz	r3, 24f8 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + z_clock_elapsed();
    24e0:	f7fe f8aa 	bl	638 <z_clock_elapsed>
    24e4:	6823      	ldr	r3, [r4, #0]
    24e6:	4a06      	ldr	r2, [pc, #24]	; (2500 <z_reset_time_slice+0x28>)
    24e8:	4418      	add	r0, r3
    24ea:	6110      	str	r0, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    24ec:	2100      	movs	r1, #0
    24ee:	4618      	mov	r0, r3
	}
}
    24f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		z_set_timeout_expiry(slice_time, false);
    24f4:	f001 b982 	b.w	37fc <z_set_timeout_expiry>
}
    24f8:	bd10      	pop	{r4, pc}
    24fa:	bf00      	nop
    24fc:	20000634 	.word	0x20000634
    2500:	200005fc 	.word	0x200005fc

00002504 <k_sched_time_slice_set>:

void k_sched_time_slice_set(s32_t slice, int prio)
{
    2504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2506:	460d      	mov	r5, r1
    2508:	f04f 0320 	mov.w	r3, #32
    250c:	f3ef 8411 	mrs	r4, BASEPRI
    2510:	f383 8811 	msr	BASEPRI, r3
    2514:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    2518:	4b0d      	ldr	r3, [pc, #52]	; (2550 <k_sched_time_slice_set+0x4c>)
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (u32_t)((t * to_hz + off) / from_hz);
    251a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    251e:	f240 36e7 	movw	r6, #999	; 0x3e7
    2522:	2700      	movs	r7, #0
    2524:	fbe1 6700 	umlal	r6, r7, r1, r0
    2528:	2200      	movs	r2, #0
    252a:	611a      	str	r2, [r3, #16]
    252c:	4630      	mov	r0, r6
    252e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    2532:	2300      	movs	r3, #0
    2534:	4639      	mov	r1, r7
    2536:	f7fd fdd1 	bl	dc <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
    253a:	4b06      	ldr	r3, [pc, #24]	; (2554 <k_sched_time_slice_set+0x50>)
    253c:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    253e:	4b06      	ldr	r3, [pc, #24]	; (2558 <k_sched_time_slice_set+0x54>)
    2540:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    2542:	f7ff ffc9 	bl	24d8 <z_reset_time_slice>
	__asm__ volatile(
    2546:	f384 8811 	msr	BASEPRI, r4
    254a:	f3bf 8f6f 	isb	sy
	}
}
    254e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2550:	200005fc 	.word	0x200005fc
    2554:	20000634 	.word	0x20000634
    2558:	20000630 	.word	0x20000630

0000255c <k_sched_lock>:
	__asm__ volatile(
    255c:	f04f 0320 	mov.w	r3, #32
    2560:	f3ef 8111 	mrs	r1, BASEPRI
    2564:	f383 8811 	msr	BASEPRI, r3
    2568:	f3bf 8f6f 	isb	sy
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1, "");

	--_current->base.sched_locked;
    256c:	4b04      	ldr	r3, [pc, #16]	; (2580 <k_sched_lock+0x24>)
    256e:	689a      	ldr	r2, [r3, #8]
    2570:	7bd3      	ldrb	r3, [r2, #15]
    2572:	3b01      	subs	r3, #1
    2574:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    2576:	f381 8811 	msr	BASEPRI, r1
    257a:	f3bf 8f6f 	isb	sy
void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
		z_sched_lock();
	}
}
    257e:	4770      	bx	lr
    2580:	200005fc 	.word	0x200005fc

00002584 <z_priq_dumb_remove>:
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
#if defined(CONFIG_SWAP_NONATOMIC) && defined(CONFIG_SCHED_DUMB)
	if (pq == &_kernel.ready_q.runq && thread == _current &&
    2584:	4b09      	ldr	r3, [pc, #36]	; (25ac <z_priq_dumb_remove+0x28>)
    2586:	f103 0228 	add.w	r2, r3, #40	; 0x28
    258a:	4282      	cmp	r2, r0
    258c:	d105      	bne.n	259a <z_priq_dumb_remove+0x16>
    258e:	689b      	ldr	r3, [r3, #8]
    2590:	428b      	cmp	r3, r1
    2592:	d102      	bne.n	259a <z_priq_dumb_remove+0x16>
    2594:	7b4b      	ldrb	r3, [r1, #13]
    2596:	06db      	lsls	r3, r3, #27
    2598:	d106      	bne.n	25a8 <z_priq_dumb_remove+0x24>
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	node->prev->next = node->next;
    259a:	e9d1 3200 	ldrd	r3, r2, [r1]
    259e:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    25a0:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    25a2:	2300      	movs	r3, #0
	node->prev = NULL;
    25a4:	e9c1 3300 	strd	r3, r3, [r1]
#endif

	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    25a8:	4770      	bx	lr
    25aa:	bf00      	nop
    25ac:	200005fc 	.word	0x200005fc

000025b0 <update_cache>:
{
    25b0:	b538      	push	{r3, r4, r5, lr}
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    25b2:	4c0d      	ldr	r4, [pc, #52]	; (25e8 <update_cache+0x38>)
{
    25b4:	4602      	mov	r2, r0
	struct k_thread *thread = _priq_run_best(&_kernel.ready_q.runq);
    25b6:	f104 0028 	add.w	r0, r4, #40	; 0x28
    25ba:	f001 f881 	bl	36c0 <z_priq_dumb_best>
	return thread ? thread : _current_cpu->idle_thread;
    25be:	4605      	mov	r5, r0
    25c0:	b900      	cbnz	r0, 25c4 <update_cache+0x14>
    25c2:	68e5      	ldr	r5, [r4, #12]
	if (preempt_ok != 0) {
    25c4:	68a3      	ldr	r3, [r4, #8]
    25c6:	b94a      	cbnz	r2, 25dc <update_cache+0x2c>
	if (z_is_thread_prevented_from_running(_current)) {
    25c8:	7b5a      	ldrb	r2, [r3, #13]
    25ca:	06d2      	lsls	r2, r2, #27
    25cc:	d106      	bne.n	25dc <update_cache+0x2c>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    25ce:	69aa      	ldr	r2, [r5, #24]
    25d0:	b922      	cbnz	r2, 25dc <update_cache+0x2c>
	if (is_preempt(_current) || is_metairq(thread)) {
    25d2:	89da      	ldrh	r2, [r3, #14]
    25d4:	2a7f      	cmp	r2, #127	; 0x7f
    25d6:	d901      	bls.n	25dc <update_cache+0x2c>
		_kernel.ready_q.cache = _current;
    25d8:	6263      	str	r3, [r4, #36]	; 0x24
}
    25da:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    25dc:	429d      	cmp	r5, r3
    25de:	d001      	beq.n	25e4 <update_cache+0x34>
			z_reset_time_slice();
    25e0:	f7ff ff7a 	bl	24d8 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    25e4:	6265      	str	r5, [r4, #36]	; 0x24
}
    25e6:	e7f8      	b.n	25da <update_cache+0x2a>
    25e8:	200005fc 	.word	0x200005fc

000025ec <k_sched_unlock>:
{
    25ec:	b510      	push	{r4, lr}
	__asm__ volatile(
    25ee:	f04f 0320 	mov.w	r3, #32
    25f2:	f3ef 8411 	mrs	r4, BASEPRI
    25f6:	f383 8811 	msr	BASEPRI, r3
    25fa:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    25fe:	4b08      	ldr	r3, [pc, #32]	; (2620 <k_sched_unlock+0x34>)
    2600:	689a      	ldr	r2, [r3, #8]
    2602:	7bd3      	ldrb	r3, [r2, #15]
    2604:	3301      	adds	r3, #1
    2606:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    2608:	2000      	movs	r0, #0
    260a:	f7ff ffd1 	bl	25b0 <update_cache>
	__asm__ volatile(
    260e:	f384 8811 	msr	BASEPRI, r4
    2612:	f3bf 8f6f 	isb	sy
}
    2616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    261a:	f001 b847 	b.w	36ac <z_reschedule_unlocked>
    261e:	bf00      	nop
    2620:	200005fc 	.word	0x200005fc

00002624 <z_add_thread_to_ready_q>:
{
    2624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    2626:	f04f 0320 	mov.w	r3, #32
    262a:	f3ef 8411 	mrs	r4, BASEPRI
    262e:	f383 8811 	msr	BASEPRI, r3
    2632:	f3bf 8f6f 	isb	sy
	return list->head == list;
    2636:	4a15      	ldr	r2, [pc, #84]	; (268c <z_add_thread_to_ready_q+0x68>)
    2638:	4611      	mov	r1, r2
    263a:	f851 3f28 	ldr.w	r3, [r1, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    263e:	428b      	cmp	r3, r1
    2640:	d01d      	beq.n	267e <z_add_thread_to_ready_q+0x5a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    2642:	b1e3      	cbz	r3, 267e <z_add_thread_to_ready_q+0x5a>
    2644:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
	if (thread_1->base.prio < thread_2->base.prio) {
    2646:	f990 500e 	ldrsb.w	r5, [r0, #14]
    264a:	f993 700e 	ldrsb.w	r7, [r3, #14]
    264e:	42af      	cmp	r7, r5
    2650:	dd10      	ble.n	2674 <z_add_thread_to_ready_q+0x50>
	node->prev = successor->prev;
    2652:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    2654:	e9c0 3200 	strd	r3, r2, [r0]
	successor->prev->next = node;
    2658:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    265a:	6058      	str	r0, [r3, #4]
	thread->base.thread_state |= states;
    265c:	7b43      	ldrb	r3, [r0, #13]
    265e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2662:	7343      	strb	r3, [r0, #13]
		update_cache(0);
    2664:	2000      	movs	r0, #0
    2666:	f7ff ffa3 	bl	25b0 <update_cache>
	__asm__ volatile(
    266a:	f384 8811 	msr	BASEPRI, r4
    266e:	f3bf 8f6f 	isb	sy
}
    2672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    2674:	42b3      	cmp	r3, r6
    2676:	d002      	beq.n	267e <z_add_thread_to_ready_q+0x5a>
    2678:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    267a:	2b00      	cmp	r3, #0
    267c:	d1e5      	bne.n	264a <z_add_thread_to_ready_q+0x26>
	node->prev = list->tail;
    267e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2680:	6043      	str	r3, [r0, #4]
	list->tail->next = node;
    2682:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	node->next = list;
    2684:	6001      	str	r1, [r0, #0]
	list->tail->next = node;
    2686:	6018      	str	r0, [r3, #0]
	list->tail = node;
    2688:	62d0      	str	r0, [r2, #44]	; 0x2c
    268a:	e7e7      	b.n	265c <z_add_thread_to_ready_q+0x38>
    268c:	200005fc 	.word	0x200005fc

00002690 <z_move_thread_to_end_of_prio_q>:
{
    2690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2692:	4604      	mov	r4, r0
	__asm__ volatile(
    2694:	f04f 0320 	mov.w	r3, #32
    2698:	f3ef 8511 	mrs	r5, BASEPRI
    269c:	f383 8811 	msr	BASEPRI, r3
    26a0:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    26a4:	7b43      	ldrb	r3, [r0, #13]
    26a6:	065a      	lsls	r2, r3, #25
    26a8:	d503      	bpl.n	26b2 <z_move_thread_to_end_of_prio_q+0x22>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    26aa:	4601      	mov	r1, r0
    26ac:	4817      	ldr	r0, [pc, #92]	; (270c <z_move_thread_to_end_of_prio_q+0x7c>)
    26ae:	f7ff ff69 	bl	2584 <z_priq_dumb_remove>
	return list->head == list;
    26b2:	4a17      	ldr	r2, [pc, #92]	; (2710 <z_move_thread_to_end_of_prio_q+0x80>)
    26b4:	e9d2 300a 	ldrd	r3, r0, [r2, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
    26b8:	f102 0128 	add.w	r1, r2, #40	; 0x28
    26bc:	428b      	cmp	r3, r1
    26be:	d01f      	beq.n	2700 <z_move_thread_to_end_of_prio_q+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    26c0:	b1f3      	cbz	r3, 2700 <z_move_thread_to_end_of_prio_q+0x70>
	if (thread_1->base.prio < thread_2->base.prio) {
    26c2:	f994 600e 	ldrsb.w	r6, [r4, #14]
    26c6:	f993 700e 	ldrsb.w	r7, [r3, #14]
    26ca:	42b7      	cmp	r7, r6
    26cc:	dd13      	ble.n	26f6 <z_move_thread_to_end_of_prio_q+0x66>
	node->prev = successor->prev;
    26ce:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    26d0:	e9c4 3100 	strd	r3, r1, [r4]
	successor->prev->next = node;
    26d4:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    26d6:	605c      	str	r4, [r3, #4]
    26d8:	7b63      	ldrb	r3, [r4, #13]
		update_cache(thread == _current);
    26da:	6890      	ldr	r0, [r2, #8]
    26dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    26e0:	7363      	strb	r3, [r4, #13]
    26e2:	1b03      	subs	r3, r0, r4
    26e4:	4258      	negs	r0, r3
    26e6:	4158      	adcs	r0, r3
    26e8:	f7ff ff62 	bl	25b0 <update_cache>
	__asm__ volatile(
    26ec:	f385 8811 	msr	BASEPRI, r5
    26f0:	f3bf 8f6f 	isb	sy
}
    26f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    26f6:	4283      	cmp	r3, r0
    26f8:	d002      	beq.n	2700 <z_move_thread_to_end_of_prio_q+0x70>
    26fa:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    26fc:	2b00      	cmp	r3, #0
    26fe:	d1e2      	bne.n	26c6 <z_move_thread_to_end_of_prio_q+0x36>
	node->prev = list->tail;
    2700:	e9c4 1000 	strd	r1, r0, [r4]
	list->tail->next = node;
    2704:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    2706:	601c      	str	r4, [r3, #0]
	list->tail = node;
    2708:	62d4      	str	r4, [r2, #44]	; 0x2c
    270a:	e7e5      	b.n	26d8 <z_move_thread_to_end_of_prio_q+0x48>
    270c:	20000624 	.word	0x20000624
    2710:	200005fc 	.word	0x200005fc

00002714 <z_time_slice>:
	if (pending_current == _current) {
    2714:	4a15      	ldr	r2, [pc, #84]	; (276c <z_time_slice+0x58>)
    2716:	4916      	ldr	r1, [pc, #88]	; (2770 <z_time_slice+0x5c>)
{
    2718:	b538      	push	{r3, r4, r5, lr}
	if (pending_current == _current) {
    271a:	680c      	ldr	r4, [r1, #0]
    271c:	6893      	ldr	r3, [r2, #8]
    271e:	42a3      	cmp	r3, r4
    2720:	4614      	mov	r4, r2
    2722:	d103      	bne.n	272c <z_time_slice+0x18>
}
    2724:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			z_reset_time_slice();
    2728:	f7ff bed6 	b.w	24d8 <z_reset_time_slice>
	pending_current = NULL;
    272c:	2500      	movs	r5, #0
    272e:	600d      	str	r5, [r1, #0]
	if (slice_time && sliceable(_current)) {
    2730:	4910      	ldr	r1, [pc, #64]	; (2774 <z_time_slice+0x60>)
    2732:	6809      	ldr	r1, [r1, #0]
    2734:	b1b9      	cbz	r1, 2766 <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
    2736:	89d9      	ldrh	r1, [r3, #14]
    2738:	297f      	cmp	r1, #127	; 0x7f
    273a:	d814      	bhi.n	2766 <z_time_slice+0x52>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    273c:	490e      	ldr	r1, [pc, #56]	; (2778 <z_time_slice+0x64>)
    273e:	f993 500e 	ldrsb.w	r5, [r3, #14]
    2742:	6809      	ldr	r1, [r1, #0]
    2744:	428d      	cmp	r5, r1
    2746:	db0e      	blt.n	2766 <z_time_slice+0x52>
		&& !z_is_idle_thread_object(thread)
    2748:	490c      	ldr	r1, [pc, #48]	; (277c <z_time_slice+0x68>)
    274a:	428b      	cmp	r3, r1
    274c:	d00b      	beq.n	2766 <z_time_slice+0x52>
		&& !z_is_thread_timeout_active(thread);
    274e:	6999      	ldr	r1, [r3, #24]
    2750:	b949      	cbnz	r1, 2766 <z_time_slice+0x52>
		if (ticks >= _current_cpu->slice_ticks) {
    2752:	6911      	ldr	r1, [r2, #16]
    2754:	4281      	cmp	r1, r0
    2756:	dc03      	bgt.n	2760 <z_time_slice+0x4c>
			z_move_thread_to_end_of_prio_q(_current);
    2758:	4618      	mov	r0, r3
    275a:	f7ff ff99 	bl	2690 <z_move_thread_to_end_of_prio_q>
    275e:	e7e1      	b.n	2724 <z_time_slice+0x10>
			_current_cpu->slice_ticks -= ticks;
    2760:	1a09      	subs	r1, r1, r0
    2762:	6111      	str	r1, [r2, #16]
}
    2764:	bd38      	pop	{r3, r4, r5, pc}
		_current_cpu->slice_ticks = 0;
    2766:	2300      	movs	r3, #0
    2768:	6123      	str	r3, [r4, #16]
    276a:	e7fb      	b.n	2764 <z_time_slice+0x50>
    276c:	200005fc 	.word	0x200005fc
    2770:	2000062c 	.word	0x2000062c
    2774:	20000634 	.word	0x20000634
    2778:	20000630 	.word	0x20000630
    277c:	20000524 	.word	0x20000524

00002780 <z_thread_single_abort>:
	if (thread->fn_abort != NULL) {
    2780:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
    2782:	b570      	push	{r4, r5, r6, lr}
    2784:	4604      	mov	r4, r0
	if (thread->fn_abort != NULL) {
    2786:	b103      	cbz	r3, 278a <z_thread_single_abort+0xa>
		thread->fn_abort();
    2788:	4798      	blx	r3
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    278a:	f104 0018 	add.w	r0, r4, #24
    278e:	f001 f80f 	bl	37b0 <z_abort_timeout>
	__asm__ volatile(
    2792:	f04f 0320 	mov.w	r3, #32
    2796:	f3ef 8511 	mrs	r5, BASEPRI
    279a:	f383 8811 	msr	BASEPRI, r3
    279e:	f3bf 8f6f 	isb	sy
		if (z_is_thread_ready(thread)) {
    27a2:	4620      	mov	r0, r4
    27a4:	f000 ff62 	bl	366c <z_is_thread_ready>
    27a8:	7b63      	ldrb	r3, [r4, #13]
    27aa:	4606      	mov	r6, r0
    27ac:	b1c8      	cbz	r0, 27e2 <z_thread_single_abort+0x62>
			if (z_is_thread_queued(thread)) {
    27ae:	0659      	lsls	r1, r3, #25
    27b0:	d507      	bpl.n	27c2 <z_thread_single_abort+0x42>
				_priq_run_remove(&_kernel.ready_q.runq,
    27b2:	4621      	mov	r1, r4
    27b4:	4811      	ldr	r0, [pc, #68]	; (27fc <z_thread_single_abort+0x7c>)
    27b6:	f7ff fee5 	bl	2584 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    27ba:	7b63      	ldrb	r3, [r4, #13]
    27bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    27c0:	7363      	strb	r3, [r4, #13]
			update_cache(thread == _current);
    27c2:	4b0f      	ldr	r3, [pc, #60]	; (2800 <z_thread_single_abort+0x80>)
    27c4:	6898      	ldr	r0, [r3, #8]
    27c6:	1b02      	subs	r2, r0, r4
    27c8:	4250      	negs	r0, r2
    27ca:	4150      	adcs	r0, r2
    27cc:	f7ff fef0 	bl	25b0 <update_cache>
		thread->base.thread_state |= _THREAD_DEAD;
    27d0:	7b63      	ldrb	r3, [r4, #13]
    27d2:	f043 0308 	orr.w	r3, r3, #8
    27d6:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    27d8:	f385 8811 	msr	BASEPRI, r5
    27dc:	f3bf 8f6f 	isb	sy
}
    27e0:	bd70      	pop	{r4, r5, r6, pc}
			if (z_is_thread_pending(thread)) {
    27e2:	079b      	lsls	r3, r3, #30
    27e4:	d5f4      	bpl.n	27d0 <z_thread_single_abort+0x50>
				_priq_wait_remove(&pended_on(thread)->waitq,
    27e6:	4621      	mov	r1, r4
    27e8:	68a0      	ldr	r0, [r4, #8]
    27ea:	f7ff fecb 	bl	2584 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    27ee:	7b63      	ldrb	r3, [r4, #13]
				thread->base.pended_on = NULL;
    27f0:	60a6      	str	r6, [r4, #8]
    27f2:	f023 0302 	bic.w	r3, r3, #2
    27f6:	7363      	strb	r3, [r4, #13]
    27f8:	e7ea      	b.n	27d0 <z_thread_single_abort+0x50>
    27fa:	bf00      	nop
    27fc:	20000624 	.word	0x20000624
    2800:	200005fc 	.word	0x200005fc

00002804 <z_remove_thread_from_ready_q>:
{
    2804:	b538      	push	{r3, r4, r5, lr}
    2806:	4604      	mov	r4, r0
	__asm__ volatile(
    2808:	f04f 0320 	mov.w	r3, #32
    280c:	f3ef 8511 	mrs	r5, BASEPRI
    2810:	f383 8811 	msr	BASEPRI, r3
    2814:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    2818:	7b43      	ldrb	r3, [r0, #13]
    281a:	065a      	lsls	r2, r3, #25
    281c:	d507      	bpl.n	282e <z_remove_thread_from_ready_q+0x2a>
			_priq_run_remove(&_kernel.ready_q.runq, thread);
    281e:	4601      	mov	r1, r0
    2820:	4809      	ldr	r0, [pc, #36]	; (2848 <z_remove_thread_from_ready_q+0x44>)
    2822:	f7ff feaf 	bl	2584 <z_priq_dumb_remove>
	thread->base.thread_state &= ~states;
    2826:	7b63      	ldrb	r3, [r4, #13]
    2828:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    282c:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    282e:	4b07      	ldr	r3, [pc, #28]	; (284c <z_remove_thread_from_ready_q+0x48>)
    2830:	6898      	ldr	r0, [r3, #8]
    2832:	1b03      	subs	r3, r0, r4
    2834:	4258      	negs	r0, r3
    2836:	4158      	adcs	r0, r3
    2838:	f7ff feba 	bl	25b0 <update_cache>
	__asm__ volatile(
    283c:	f385 8811 	msr	BASEPRI, r5
    2840:	f3bf 8f6f 	isb	sy
}
    2844:	bd38      	pop	{r3, r4, r5, pc}
    2846:	bf00      	nop
    2848:	20000624 	.word	0x20000624
    284c:	200005fc 	.word	0x200005fc

00002850 <pend>:
{
    2850:	b570      	push	{r4, r5, r6, lr}
    2852:	4604      	mov	r4, r0
    2854:	460d      	mov	r5, r1
    2856:	4616      	mov	r6, r2
	z_remove_thread_from_ready_q(thread);
    2858:	f7ff ffd4 	bl	2804 <z_remove_thread_from_ready_q>
	thread->base.thread_state |= _THREAD_PENDING;
    285c:	7b63      	ldrb	r3, [r4, #13]
    285e:	f043 0302 	orr.w	r3, r3, #2
    2862:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    2864:	b17d      	cbz	r5, 2886 <pend+0x36>
	return list->head == list;
    2866:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    2868:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    286a:	429d      	cmp	r5, r3
    286c:	d029      	beq.n	28c2 <pend+0x72>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    286e:	b343      	cbz	r3, 28c2 <pend+0x72>
	if (thread_1->base.prio < thread_2->base.prio) {
    2870:	f994 200e 	ldrsb.w	r2, [r4, #14]
    2874:	f993 100e 	ldrsb.w	r1, [r3, #14]
    2878:	4291      	cmp	r1, r2
    287a:	dd1c      	ble.n	28b6 <pend+0x66>
	node->prev = successor->prev;
    287c:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    287e:	e9c4 3200 	strd	r3, r2, [r4]
	successor->prev->next = node;
    2882:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    2884:	605c      	str	r4, [r3, #4]
	if (timeout != K_FOREVER) {
    2886:	1c73      	adds	r3, r6, #1
    2888:	d022      	beq.n	28d0 <pend+0x80>
    288a:	ea26 76e6 	bic.w	r6, r6, r6, asr #31
    288e:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    2892:	f240 30e7 	movw	r0, #999	; 0x3e7
    2896:	2100      	movs	r1, #0
    2898:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    289c:	fbc5 0106 	smlal	r0, r1, r5, r6
    28a0:	2300      	movs	r3, #0
    28a2:	f7fd fc1b 	bl	dc <__aeabi_uldivmod>
	z_add_timeout(&th->base.timeout, z_thread_timeout, ticks);
    28a6:	490b      	ldr	r1, [pc, #44]	; (28d4 <pend+0x84>)
    28a8:	1c42      	adds	r2, r0, #1
    28aa:	f104 0018 	add.w	r0, r4, #24
}
    28ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    28b2:	f000 b981 	b.w	2bb8 <z_add_timeout>
	return (node == list->tail) ? NULL : node->next;
    28b6:	6869      	ldr	r1, [r5, #4]
    28b8:	428b      	cmp	r3, r1
    28ba:	d002      	beq.n	28c2 <pend+0x72>
    28bc:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    28be:	2b00      	cmp	r3, #0
    28c0:	d1d8      	bne.n	2874 <pend+0x24>
	node->prev = list->tail;
    28c2:	686b      	ldr	r3, [r5, #4]
    28c4:	6063      	str	r3, [r4, #4]
	list->tail->next = node;
    28c6:	686b      	ldr	r3, [r5, #4]
	node->next = list;
    28c8:	6025      	str	r5, [r4, #0]
	list->tail->next = node;
    28ca:	601c      	str	r4, [r3, #0]
	list->tail = node;
    28cc:	606c      	str	r4, [r5, #4]
    28ce:	e7da      	b.n	2886 <pend+0x36>
}
    28d0:	bd70      	pop	{r4, r5, r6, pc}
    28d2:	bf00      	nop
    28d4:	000036cd 	.word	0x000036cd

000028d8 <z_pend_curr>:
{
    28d8:	b510      	push	{r4, lr}
    28da:	460c      	mov	r4, r1
    28dc:	4611      	mov	r1, r2
	pending_current = _current;
    28de:	4a06      	ldr	r2, [pc, #24]	; (28f8 <z_pend_curr+0x20>)
    28e0:	6890      	ldr	r0, [r2, #8]
    28e2:	4a06      	ldr	r2, [pc, #24]	; (28fc <z_pend_curr+0x24>)
    28e4:	6010      	str	r0, [r2, #0]
	pend(_current, wait_q, timeout);
    28e6:	461a      	mov	r2, r3
    28e8:	f7ff ffb2 	bl	2850 <pend>
    28ec:	4620      	mov	r0, r4
}
    28ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    28f2:	f7fd bec9 	b.w	688 <arch_swap>
    28f6:	bf00      	nop
    28f8:	200005fc 	.word	0x200005fc
    28fc:	2000062c 	.word	0x2000062c

00002900 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    2900:	4b04      	ldr	r3, [pc, #16]	; (2914 <z_sched_init+0x14>)
		sys_dlist_init(&_kernel.ready_q.runq.queues[i]);
	}
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    2902:	2100      	movs	r1, #0
    2904:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
    2908:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
    290c:	4608      	mov	r0, r1
    290e:	f7ff bdf9 	b.w	2504 <k_sched_time_slice_set>
    2912:	bf00      	nop
    2914:	200005fc 	.word	0x200005fc

00002918 <z_impl_k_current_get>:
#endif

k_tid_t z_impl_k_current_get(void)
{
	return _current;
}
    2918:	4b01      	ldr	r3, [pc, #4]	; (2920 <z_impl_k_current_get+0x8>)
    291a:	6898      	ldr	r0, [r3, #8]
    291c:	4770      	bx	lr
    291e:	bf00      	nop
    2920:	200005fc 	.word	0x200005fc

00002924 <z_impl_k_sem_give>:
		handle_poll_events(sem);
	}
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    2924:	b570      	push	{r4, r5, r6, lr}
    2926:	4604      	mov	r4, r0
	__asm__ volatile(
    2928:	f04f 0320 	mov.w	r3, #32
    292c:	f3ef 8611 	mrs	r6, BASEPRI
    2930:	f383 8811 	msr	BASEPRI, r3
    2934:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = z_unpend_first_thread(&sem->wait_q);
    2938:	f000 fef9 	bl	372e <z_unpend_first_thread>
	if (thread != NULL) {
    293c:	4605      	mov	r5, r0
    293e:	b170      	cbz	r0, 295e <z_impl_k_sem_give+0x3a>
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    2940:	7b43      	ldrb	r3, [r0, #13]
    2942:	06db      	lsls	r3, r3, #27
    2944:	d103      	bne.n	294e <z_impl_k_sem_give+0x2a>
	if (z_is_thread_ready(thread)) {
    2946:	6983      	ldr	r3, [r0, #24]
    2948:	b90b      	cbnz	r3, 294e <z_impl_k_sem_give+0x2a>
		z_add_thread_to_ready_q(thread);
    294a:	f7ff fe6b 	bl	2624 <z_add_thread_to_ready_q>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    294e:	2300      	movs	r3, #0
    2950:	66ab      	str	r3, [r5, #104]	; 0x68
	k_spinlock_key_t key = k_spin_lock(&lock);

	sys_trace_void(SYS_TRACE_ID_SEMA_GIVE);
	do_sem_give(sem);
	sys_trace_end_call(SYS_TRACE_ID_SEMA_GIVE);
	z_reschedule(&lock, key);
    2952:	4631      	mov	r1, r6
    2954:	4805      	ldr	r0, [pc, #20]	; (296c <z_impl_k_sem_give+0x48>)
}
    2956:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_reschedule(&lock, key);
    295a:	f000 be90 	b.w	367e <z_reschedule>
	sem->count += (sem->count != sem->limit) ? 1U : 0U;
    295e:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    2962:	429a      	cmp	r2, r3
    2964:	bf18      	it	ne
    2966:	3301      	addne	r3, #1
    2968:	60a3      	str	r3, [r4, #8]
    296a:	e7f2      	b.n	2952 <z_impl_k_sem_give+0x2e>
    296c:	2000063f 	.word	0x2000063f

00002970 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, s32_t timeout)
{
    2970:	b410      	push	{r4}
    2972:	4602      	mov	r2, r0
    2974:	460b      	mov	r3, r1
    2976:	f04f 0020 	mov.w	r0, #32
    297a:	f3ef 8111 	mrs	r1, BASEPRI
    297e:	f380 8811 	msr	BASEPRI, r0
    2982:	f3bf 8f6f 	isb	sy
	__ASSERT(((arch_is_in_isr() == false) || (timeout == K_NO_WAIT)), "");

	sys_trace_void(SYS_TRACE_ID_SEMA_TAKE);
	k_spinlock_key_t key = k_spin_lock(&lock);

	if (likely(sem->count > 0U)) {
    2986:	6894      	ldr	r4, [r2, #8]
    2988:	b144      	cbz	r4, 299c <z_impl_k_sem_take+0x2c>
		sem->count--;
    298a:	3c01      	subs	r4, #1
    298c:	6094      	str	r4, [r2, #8]
	__asm__ volatile(
    298e:	f381 8811 	msr	BASEPRI, r1
    2992:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		sys_trace_end_call(SYS_TRACE_ID_SEMA_TAKE);
		return 0;
    2996:	2000      	movs	r0, #0

	sys_trace_end_call(SYS_TRACE_ID_SEMA_TAKE);

	int ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
	return ret;
}
    2998:	bc10      	pop	{r4}
    299a:	4770      	bx	lr
	if (timeout == K_NO_WAIT) {
    299c:	b933      	cbnz	r3, 29ac <z_impl_k_sem_take+0x3c>
    299e:	f381 8811 	msr	BASEPRI, r1
    29a2:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    29a6:	f06f 000f 	mvn.w	r0, #15
    29aa:	e7f5      	b.n	2998 <z_impl_k_sem_take+0x28>
	int ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    29ac:	4801      	ldr	r0, [pc, #4]	; (29b4 <z_impl_k_sem_take+0x44>)
}
    29ae:	bc10      	pop	{r4}
	int ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    29b0:	f7ff bf92 	b.w	28d8 <z_pend_curr>
    29b4:	2000063f 	.word	0x2000063f

000029b8 <z_impl_k_thread_start>:
}
#endif

#ifdef CONFIG_MULTITHREADING
void z_impl_k_thread_start(struct k_thread *thread)
{
    29b8:	b510      	push	{r4, lr}
	__asm__ volatile(
    29ba:	f04f 0220 	mov.w	r2, #32
    29be:	f3ef 8411 	mrs	r4, BASEPRI
    29c2:	f382 8811 	msr	BASEPRI, r2
    29c6:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock); /* protect kernel queues */

	if (z_has_thread_started(thread)) {
    29ca:	7b42      	ldrb	r2, [r0, #13]
    29cc:	0751      	lsls	r1, r2, #29
    29ce:	d404      	bmi.n	29da <z_impl_k_thread_start+0x22>
	__asm__ volatile(
    29d0:	f384 8811 	msr	BASEPRI, r4
    29d4:	f3bf 8f6f 	isb	sy
	}

	z_mark_thread_as_started(thread);
	z_ready_thread(thread);
	z_reschedule(&lock, key);
}
    29d8:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    29da:	f022 0104 	bic.w	r1, r2, #4
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    29de:	f012 0f1b 	tst.w	r2, #27
	thread->base.thread_state &= ~_THREAD_PRESTART;
    29e2:	7341      	strb	r1, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    29e4:	d103      	bne.n	29ee <z_impl_k_thread_start+0x36>
	if (z_is_thread_ready(thread)) {
    29e6:	6983      	ldr	r3, [r0, #24]
    29e8:	b90b      	cbnz	r3, 29ee <z_impl_k_thread_start+0x36>
		z_add_thread_to_ready_q(thread);
    29ea:	f7ff fe1b 	bl	2624 <z_add_thread_to_ready_q>
	z_reschedule(&lock, key);
    29ee:	4621      	mov	r1, r4
    29f0:	4802      	ldr	r0, [pc, #8]	; (29fc <z_impl_k_thread_start+0x44>)
}
    29f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&lock, key);
    29f6:	f000 be42 	b.w	367e <z_reschedule>
    29fa:	bf00      	nop
    29fc:	2000063f 	.word	0x2000063f

00002a00 <z_setup_new_thread>:
void z_setup_new_thread(struct k_thread *new_thread,
		       k_thread_stack_t *stack, size_t stack_size,
		       k_thread_entry_t entry,
		       void *p1, void *p2, void *p3,
		       int prio, u32_t options, const char *name)
{
    2a00:	b530      	push	{r4, r5, lr}
    2a02:	b087      	sub	sp, #28
    2a04:	4604      	mov	r4, r0
	stack_size = STACK_ROUND_DOWN(stack_size
			- sizeof(*new_thread->userspace_local_data));
#endif
#endif

	arch_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    2a06:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    2a08:	9504      	str	r5, [sp, #16]
    2a0a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    2a0c:	9503      	str	r5, [sp, #12]
    2a0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    2a10:	9502      	str	r5, [sp, #8]
    2a12:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    2a14:	9501      	str	r5, [sp, #4]
    2a16:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    2a18:	9500      	str	r5, [sp, #0]
    2a1a:	f7fd feb1 	bl	780 <arch_new_thread>
#ifdef CONFIG_SCHED_CPU_MASK
	new_thread->base.cpu_mask = -1;
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    2a1e:	4b03      	ldr	r3, [pc, #12]	; (2a2c <z_setup_new_thread+0x2c>)
    2a20:	689b      	ldr	r3, [r3, #8]
    2a22:	b103      	cbz	r3, 2a26 <z_setup_new_thread+0x26>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    2a24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    2a26:	6623      	str	r3, [r4, #96]	; 0x60
	sys_trace_thread_create(new_thread);
}
    2a28:	b007      	add	sp, #28
    2a2a:	bd30      	pop	{r4, r5, pc}
    2a2c:	200005fc 	.word	0x200005fc

00002a30 <z_impl_k_thread_create>:
k_tid_t z_impl_k_thread_create(struct k_thread *new_thread,
			      k_thread_stack_t *stack,
			      size_t stack_size, k_thread_entry_t entry,
			      void *p1, void *p2, void *p3,
			      int prio, u32_t options, s32_t delay)
{
    2a30:	b570      	push	{r4, r5, r6, lr}
    2a32:	b086      	sub	sp, #24
	__ASSERT((options & K_USER) == 0,
		 "Platform is capable of user mode, and test thread created with K_USER option,"
		 " but neither CONFIG_TEST_USERSPACE nor CONFIG_USERSPACE is set\n");
#endif

	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    2a34:	2600      	movs	r6, #0
    2a36:	9605      	str	r6, [sp, #20]
    2a38:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    2a3a:	9604      	str	r6, [sp, #16]
    2a3c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    2a3e:	9603      	str	r6, [sp, #12]
    2a40:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    2a42:	9602      	str	r6, [sp, #8]
    2a44:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
{
    2a46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    2a48:	9601      	str	r6, [sp, #4]
    2a4a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    2a4c:	9600      	str	r6, [sp, #0]
{
    2a4e:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    2a50:	f7ff ffd6 	bl	2a00 <z_setup_new_thread>
			  prio, options, NULL);

	if (delay != K_FOREVER) {
    2a54:	1c6b      	adds	r3, r5, #1
    2a56:	d003      	beq.n	2a60 <z_impl_k_thread_create+0x30>
	if (delay == 0) {
    2a58:	b92d      	cbnz	r5, 2a66 <z_impl_k_thread_create+0x36>
	z_impl_k_thread_start(thread);
    2a5a:	4620      	mov	r0, r4
    2a5c:	f7ff ffac 	bl	29b8 <z_impl_k_thread_start>
		schedule_new_thread(new_thread, delay);
	}

	return new_thread;
}
    2a60:	4620      	mov	r0, r4
    2a62:	b006      	add	sp, #24
    2a64:	bd70      	pop	{r4, r5, r6, pc}
    2a66:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    2a6a:	f240 30e7 	movw	r0, #999	; 0x3e7
    2a6e:	2100      	movs	r1, #0
    2a70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    2a74:	2300      	movs	r3, #0
    2a76:	fbe6 0105 	umlal	r0, r1, r6, r5
    2a7a:	f7fd fb2f 	bl	dc <__aeabi_uldivmod>
    2a7e:	4903      	ldr	r1, [pc, #12]	; (2a8c <z_impl_k_thread_create+0x5c>)
    2a80:	1c42      	adds	r2, r0, #1
    2a82:	f104 0018 	add.w	r0, r4, #24
    2a86:	f000 f897 	bl	2bb8 <z_add_timeout>
    2a8a:	e7e9      	b.n	2a60 <z_impl_k_thread_create+0x30>
    2a8c:	000036cd 	.word	0x000036cd

00002a90 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    2a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    2a94:	4e28      	ldr	r6, [pc, #160]	; (2b38 <z_init_static_threads+0xa8>)
    2a96:	4d29      	ldr	r5, [pc, #164]	; (2b3c <z_init_static_threads+0xac>)
{
    2a98:	b087      	sub	sp, #28
    2a9a:	46b0      	mov	r8, r6
	_FOREACH_STATIC_THREAD(thread_data) {
    2a9c:	42b5      	cmp	r5, r6
    2a9e:	f105 0430 	add.w	r4, r5, #48	; 0x30
    2aa2:	d310      	bcc.n	2ac6 <z_init_static_threads+0x36>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    2aa4:	f7ff fd5a 	bl	255c <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    2aa8:	4c24      	ldr	r4, [pc, #144]	; (2b3c <z_init_static_threads+0xac>)
    2aaa:	f8df a094 	ldr.w	sl, [pc, #148]	; 2b40 <z_init_static_threads+0xb0>
    2aae:	f44f 4900 	mov.w	r9, #32768	; 0x8000
    2ab2:	f240 36e7 	movw	r6, #999	; 0x3e7
    2ab6:	2700      	movs	r7, #0
    2ab8:	4544      	cmp	r4, r8
    2aba:	d321      	bcc.n	2b00 <z_init_static_threads+0x70>
			schedule_new_thread(thread_data->init_thread,
					    thread_data->init_delay);
		}
	}
	k_sched_unlock();
}
    2abc:	b007      	add	sp, #28
    2abe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	k_sched_unlock();
    2ac2:	f7ff bd93 	b.w	25ec <k_sched_unlock>
		z_setup_new_thread(
    2ac6:	f854 3c04 	ldr.w	r3, [r4, #-4]
    2aca:	9305      	str	r3, [sp, #20]
    2acc:	f854 3c10 	ldr.w	r3, [r4, #-16]
    2ad0:	9304      	str	r3, [sp, #16]
    2ad2:	f854 3c14 	ldr.w	r3, [r4, #-20]
    2ad6:	9303      	str	r3, [sp, #12]
    2ad8:	f854 3c18 	ldr.w	r3, [r4, #-24]
    2adc:	9302      	str	r3, [sp, #8]
    2ade:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2ae2:	9301      	str	r3, [sp, #4]
    2ae4:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2ae8:	9300      	str	r3, [sp, #0]
    2aea:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    2aee:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    2af2:	f7ff ff85 	bl	2a00 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    2af6:	f854 3c30 	ldr.w	r3, [r4, #-48]
    2afa:	64dd      	str	r5, [r3, #76]	; 0x4c
    2afc:	4625      	mov	r5, r4
    2afe:	e7cd      	b.n	2a9c <z_init_static_threads+0xc>
		if (thread_data->init_delay != K_FOREVER) {
    2b00:	6a61      	ldr	r1, [r4, #36]	; 0x24
    2b02:	1c4b      	adds	r3, r1, #1
    2b04:	d004      	beq.n	2b10 <z_init_static_threads+0x80>
			schedule_new_thread(thread_data->init_thread,
    2b06:	6825      	ldr	r5, [r4, #0]
	if (delay == 0) {
    2b08:	b921      	cbnz	r1, 2b14 <z_init_static_threads+0x84>
    2b0a:	4628      	mov	r0, r5
    2b0c:	f7ff ff54 	bl	29b8 <z_impl_k_thread_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    2b10:	3430      	adds	r4, #48	; 0x30
    2b12:	e7d1      	b.n	2ab8 <z_init_static_threads+0x28>
    2b14:	46b3      	mov	fp, r6
    2b16:	46bc      	mov	ip, r7
    2b18:	fbe9 bc01 	umlal	fp, ip, r9, r1
    2b1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    2b20:	2300      	movs	r3, #0
    2b22:	4658      	mov	r0, fp
    2b24:	4661      	mov	r1, ip
    2b26:	f7fd fad9 	bl	dc <__aeabi_uldivmod>
    2b2a:	4651      	mov	r1, sl
    2b2c:	1c42      	adds	r2, r0, #1
    2b2e:	f105 0018 	add.w	r0, r5, #24
    2b32:	f000 f841 	bl	2bb8 <z_add_timeout>
    2b36:	e7eb      	b.n	2b10 <z_init_static_threads+0x80>
    2b38:	20001418 	.word	0x20001418
    2b3c:	20001418 	.word	0x20001418
    2b40:	000036cd 	.word	0x000036cd

00002b44 <elapsed>:
	sys_dlist_remove(&t->node);
}

static s32_t elapsed(void)
{
	return announce_remaining == 0 ? z_clock_elapsed() : 0;
    2b44:	4b03      	ldr	r3, [pc, #12]	; (2b54 <elapsed+0x10>)
    2b46:	681b      	ldr	r3, [r3, #0]
    2b48:	b90b      	cbnz	r3, 2b4e <elapsed+0xa>
    2b4a:	f7fd bd75 	b.w	638 <z_clock_elapsed>
}
    2b4e:	2000      	movs	r0, #0
    2b50:	4770      	bx	lr
    2b52:	bf00      	nop
    2b54:	20000638 	.word	0x20000638

00002b58 <remove_timeout>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    2b58:	6803      	ldr	r3, [r0, #0]
    2b5a:	b140      	cbz	r0, 2b6e <remove_timeout+0x16>
    2b5c:	4a07      	ldr	r2, [pc, #28]	; (2b7c <remove_timeout+0x24>)
	return (node == list->tail) ? NULL : node->next;
    2b5e:	6852      	ldr	r2, [r2, #4]
    2b60:	4290      	cmp	r0, r2
    2b62:	d004      	beq.n	2b6e <remove_timeout+0x16>
	if (next(t) != NULL) {
    2b64:	b11b      	cbz	r3, 2b6e <remove_timeout+0x16>
		next(t)->dticks += t->dticks;
    2b66:	689a      	ldr	r2, [r3, #8]
    2b68:	6881      	ldr	r1, [r0, #8]
    2b6a:	440a      	add	r2, r1
    2b6c:	609a      	str	r2, [r3, #8]
	node->prev->next = node->next;
    2b6e:	6842      	ldr	r2, [r0, #4]
    2b70:	6013      	str	r3, [r2, #0]
	node->next->prev = node->prev;
    2b72:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    2b74:	2300      	movs	r3, #0
	node->prev = NULL;
    2b76:	e9c0 3300 	strd	r3, r3, [r0]
}
    2b7a:	4770      	bx	lr
    2b7c:	200013b0 	.word	0x200013b0

00002b80 <next_timeout>:
	return list->head == list;
    2b80:	4b0b      	ldr	r3, [pc, #44]	; (2bb0 <next_timeout+0x30>)

static s32_t next_timeout(void)
{
    2b82:	b510      	push	{r4, lr}
    2b84:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2b86:	429c      	cmp	r4, r3
    2b88:	bf08      	it	eq
    2b8a:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	s32_t ticks_elapsed = elapsed();
    2b8c:	f7ff ffda 	bl	2b44 <elapsed>
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    2b90:	b154      	cbz	r4, 2ba8 <next_timeout+0x28>
    2b92:	68a3      	ldr	r3, [r4, #8]
    2b94:	1a18      	subs	r0, r3, r0
    2b96:	ea20 70e0 	bic.w	r0, r0, r0, asr #31

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    2b9a:	4b06      	ldr	r3, [pc, #24]	; (2bb4 <next_timeout+0x34>)
    2b9c:	691b      	ldr	r3, [r3, #16]
    2b9e:	b113      	cbz	r3, 2ba6 <next_timeout+0x26>
    2ba0:	4298      	cmp	r0, r3
    2ba2:	bfa8      	it	ge
    2ba4:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    2ba6:	bd10      	pop	{r4, pc}
	s32_t ret = to == NULL ? MAX_WAIT : MAX(0, to->dticks - ticks_elapsed);
    2ba8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    2bac:	e7f5      	b.n	2b9a <next_timeout+0x1a>
    2bae:	bf00      	nop
    2bb0:	200013b0 	.word	0x200013b0
    2bb4:	200005fc 	.word	0x200005fc

00002bb8 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn, s32_t ticks)
{
    2bb8:	b570      	push	{r4, r5, r6, lr}
    2bba:	4604      	mov	r4, r0
    2bbc:	4616      	mov	r6, r2
	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    2bbe:	60c1      	str	r1, [r0, #12]
	__asm__ volatile(
    2bc0:	f04f 0320 	mov.w	r3, #32
    2bc4:	f3ef 8511 	mrs	r5, BASEPRI
    2bc8:	f383 8811 	msr	BASEPRI, r3
    2bcc:	f3bf 8f6f 	isb	sy
	ticks = MAX(1, ticks);

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		to->dticks = ticks + elapsed();
    2bd0:	f7ff ffb8 	bl	2b44 <elapsed>
	return list->head == list;
    2bd4:	4b18      	ldr	r3, [pc, #96]	; (2c38 <z_add_timeout+0x80>)
    2bd6:	681a      	ldr	r2, [r3, #0]
    2bd8:	2e01      	cmp	r6, #1
    2bda:	bfac      	ite	ge
    2bdc:	1980      	addge	r0, r0, r6
    2bde:	3001      	addlt	r0, #1
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2be0:	429a      	cmp	r2, r3
    2be2:	60a0      	str	r0, [r4, #8]
    2be4:	d001      	beq.n	2bea <z_add_timeout+0x32>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    2be6:	685e      	ldr	r6, [r3, #4]
		for (t = first(); t != NULL; t = next(t)) {
    2be8:	b932      	cbnz	r2, 2bf8 <z_add_timeout+0x40>
	node->prev = list->tail;
    2bea:	685a      	ldr	r2, [r3, #4]
    2bec:	6062      	str	r2, [r4, #4]
	list->tail->next = node;
    2bee:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    2bf0:	6023      	str	r3, [r4, #0]
	list->tail->next = node;
    2bf2:	6014      	str	r4, [r2, #0]
	list->tail = node;
    2bf4:	605c      	str	r4, [r3, #4]
    2bf6:	e00a      	b.n	2c0e <z_add_timeout+0x56>
			__ASSERT(t->dticks >= 0, "");

			if (t->dticks > to->dticks) {
    2bf8:	6890      	ldr	r0, [r2, #8]
    2bfa:	68a1      	ldr	r1, [r4, #8]
    2bfc:	4288      	cmp	r0, r1
    2bfe:	dd15      	ble.n	2c2c <z_add_timeout+0x74>
				t->dticks -= to->dticks;
    2c00:	1a41      	subs	r1, r0, r1
    2c02:	6091      	str	r1, [r2, #8]
	node->prev = successor->prev;
    2c04:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    2c06:	e9c4 2100 	strd	r2, r1, [r4]
	successor->prev->next = node;
    2c0a:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    2c0c:	6054      	str	r4, [r2, #4]
	return list->head == list;
    2c0e:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2c10:	429a      	cmp	r2, r3
    2c12:	d006      	beq.n	2c22 <z_add_timeout+0x6a>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    2c14:	4294      	cmp	r4, r2
    2c16:	d104      	bne.n	2c22 <z_add_timeout+0x6a>
			z_clock_set_timeout(next_timeout(), false);
    2c18:	f7ff ffb2 	bl	2b80 <next_timeout>
    2c1c:	2100      	movs	r1, #0
    2c1e:	f7fd fcb5 	bl	58c <z_clock_set_timeout>
	__asm__ volatile(
    2c22:	f385 8811 	msr	BASEPRI, r5
    2c26:	f3bf 8f6f 	isb	sy
		}
	}
}
    2c2a:	bd70      	pop	{r4, r5, r6, pc}
			to->dticks -= t->dticks;
    2c2c:	1a09      	subs	r1, r1, r0
	return (node == list->tail) ? NULL : node->next;
    2c2e:	42b2      	cmp	r2, r6
    2c30:	60a1      	str	r1, [r4, #8]
    2c32:	d0da      	beq.n	2bea <z_add_timeout+0x32>
    2c34:	6812      	ldr	r2, [r2, #0]
    2c36:	e7d7      	b.n	2be8 <z_add_timeout+0x30>
    2c38:	200013b0 	.word	0x200013b0

00002c3c <z_clock_announce>:
		}
	}
}

void z_clock_announce(s32_t ticks)
{
    2c3c:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    2c40:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    2c42:	f7ff fd67 	bl	2714 <z_time_slice>
	__asm__ volatile(
    2c46:	f04f 0320 	mov.w	r3, #32
    2c4a:	f3ef 8511 	mrs	r5, BASEPRI
    2c4e:	f383 8811 	msr	BASEPRI, r3
    2c52:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    2c56:	4e21      	ldr	r6, [pc, #132]	; (2cdc <z_clock_announce+0xa0>)
    2c58:	4f21      	ldr	r7, [pc, #132]	; (2ce0 <z_clock_announce+0xa4>)
	return list->head == list;
    2c5a:	f8df 9088 	ldr.w	r9, [pc, #136]	; 2ce4 <z_clock_announce+0xa8>
    2c5e:	6034      	str	r4, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    2c60:	46b8      	mov	r8, r7
    2c62:	f8d9 4000 	ldr.w	r4, [r9]
    2c66:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    2c68:	454c      	cmp	r4, r9
    2c6a:	e9d7 bc00 	ldrd	fp, ip, [r7]
    2c6e:	d005      	beq.n	2c7c <z_clock_announce+0x40>
    2c70:	b124      	cbz	r4, 2c7c <z_clock_announce+0x40>
    2c72:	68a3      	ldr	r3, [r4, #8]
    2c74:	4293      	cmp	r3, r2
    2c76:	dd14      	ble.n	2ca2 <z_clock_announce+0x66>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    2c78:	1a9b      	subs	r3, r3, r2
    2c7a:	60a3      	str	r3, [r4, #8]
	}

	curr_tick += announce_remaining;
    2c7c:	eb1b 0002 	adds.w	r0, fp, r2
    2c80:	eb4c 71e2 	adc.w	r1, ip, r2, asr #31
	announce_remaining = 0;
    2c84:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    2c86:	e9c8 0100 	strd	r0, r1, [r8]
	announce_remaining = 0;
    2c8a:	6034      	str	r4, [r6, #0]

	z_clock_set_timeout(next_timeout(), false);
    2c8c:	f7ff ff78 	bl	2b80 <next_timeout>
    2c90:	4621      	mov	r1, r4
    2c92:	f7fd fc7b 	bl	58c <z_clock_set_timeout>
	__asm__ volatile(
    2c96:	f385 8811 	msr	BASEPRI, r5
    2c9a:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    2c9e:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
		curr_tick += dt;
    2ca2:	eb1b 0003 	adds.w	r0, fp, r3
    2ca6:	eb4c 71e3 	adc.w	r1, ip, r3, asr #31
		announce_remaining -= dt;
    2caa:	1ad3      	subs	r3, r2, r3
    2cac:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    2cae:	2300      	movs	r3, #0
		curr_tick += dt;
    2cb0:	e9c7 0100 	strd	r0, r1, [r7]
		t->dticks = 0;
    2cb4:	60a3      	str	r3, [r4, #8]
		remove_timeout(t);
    2cb6:	4620      	mov	r0, r4
    2cb8:	f7ff ff4e 	bl	2b58 <remove_timeout>
    2cbc:	f385 8811 	msr	BASEPRI, r5
    2cc0:	f3bf 8f6f 	isb	sy
		t->fn(t);
    2cc4:	68e3      	ldr	r3, [r4, #12]
    2cc6:	4798      	blx	r3
	__asm__ volatile(
    2cc8:	f04f 0320 	mov.w	r3, #32
    2ccc:	f3ef 8511 	mrs	r5, BASEPRI
    2cd0:	f383 8811 	msr	BASEPRI, r3
    2cd4:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    2cd8:	e7c3      	b.n	2c62 <z_clock_announce+0x26>
    2cda:	bf00      	nop
    2cdc:	20000638 	.word	0x20000638
    2ce0:	200004a0 	.word	0x200004a0
    2ce4:	200013b0 	.word	0x200013b0

00002ce8 <init_static_pools>:
	z_waitq_init(&p->wait_q);
	z_sys_mem_pool_base_init(&p->base);
}

int init_static_pools(struct device *unused)
{
    2ce8:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);

	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    2cea:	4c07      	ldr	r4, [pc, #28]	; (2d08 <init_static_pools+0x20>)
    2cec:	4d07      	ldr	r5, [pc, #28]	; (2d0c <init_static_pools+0x24>)
    2cee:	42ac      	cmp	r4, r5
    2cf0:	d301      	bcc.n	2cf6 <init_static_pools+0xe>
		k_mem_pool_init(p);
	}

	return 0;
}
    2cf2:	2000      	movs	r0, #0
    2cf4:	bd38      	pop	{r3, r4, r5, pc}
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    2cf6:	f104 0314 	add.w	r3, r4, #20
	z_sys_mem_pool_base_init(&p->base);
    2cfa:	4620      	mov	r0, r4
	list->tail = (sys_dnode_t *)list;
    2cfc:	e9c4 3305 	strd	r3, r3, [r4, #20]
    2d00:	f000 f806 	bl	2d10 <z_sys_mem_pool_base_init>
	Z_STRUCT_SECTION_FOREACH(k_mem_pool, p) {
    2d04:	341c      	adds	r4, #28
    2d06:	e7f2      	b.n	2cee <init_static_pools+0x6>
    2d08:	20001418 	.word	0x20001418
    2d0c:	20001418 	.word	0x20001418

00002d10 <z_sys_mem_pool_base_init>:

	return (*word >> (4*(bit / 4))) & 0xf;
}

void z_sys_mem_pool_base_init(struct sys_mem_pool_base *p)
{
    2d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int i;
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    2d14:	6846      	ldr	r6, [r0, #4]
    2d16:	8907      	ldrh	r7, [r0, #8]
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    2d18:	6801      	ldr	r1, [r0, #0]

	p->max_inline_level = -1;

	for (i = 0; i < p->n_levels; i++) {
    2d1a:	f890 800a 	ldrb.w	r8, [r0, #10]
	p->max_inline_level = -1;
    2d1e:	23ff      	movs	r3, #255	; 0xff
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    2d20:	fb06 fc07 	mul.w	ip, r6, r7
	p->max_inline_level = -1;
    2d24:	72c3      	strb	r3, [r0, #11]
	u32_t *bits = (u32_t *)((u8_t *)p->buf + buflen);
    2d26:	4461      	add	r1, ip
	size_t buflen = p->n_max * p->max_sz, sz = p->max_sz;
    2d28:	4632      	mov	r2, r6
	for (i = 0; i < p->n_levels; i++) {
    2d2a:	2300      	movs	r3, #0
		int nblocks = buflen / sz;

		sys_dlist_init(&p->levels[i].free_list);
    2d2c:	f04f 090c 	mov.w	r9, #12
	for (i = 0; i < p->n_levels; i++) {
    2d30:	4598      	cmp	r8, r3
    2d32:	dc05      	bgt.n	2d40 <z_sys_mem_pool_base_init+0x30>
    2d34:	2300      	movs	r3, #0
		}

		sz = WB_DN(sz / 4);
	}

	for (i = 0; i < p->n_max; i++) {
    2d36:	4619      	mov	r1, r3
    2d38:	428f      	cmp	r7, r1
    2d3a:	dc20      	bgt.n	2d7e <z_sys_mem_pool_base_init+0x6e>
		void *block = block_ptr(p, p->max_sz, i);

		sys_dlist_append(&p->levels[0].free_list, block);
	}
}
    2d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		sys_dlist_init(&p->levels[i].free_list);
    2d40:	f8d0 a00c 	ldr.w	sl, [r0, #12]
		int nblocks = buflen / sz;
    2d44:	fbbc f5f2 	udiv	r5, ip, r2
		sys_dlist_init(&p->levels[i].free_list);
    2d48:	fb09 fe03 	mul.w	lr, r9, r3
    2d4c:	eb0a 040e 	add.w	r4, sl, lr
    2d50:	f104 0b04 	add.w	fp, r4, #4
		if (nblocks <= sizeof(p->levels[i].bits)*8) {
    2d54:	2d20      	cmp	r5, #32
    2d56:	e9c4 bb01 	strd	fp, fp, [r4, #4]
    2d5a:	d805      	bhi.n	2d68 <z_sys_mem_pool_base_init+0x58>
			p->max_inline_level = i;
    2d5c:	72c3      	strb	r3, [r0, #11]
		sz = WB_DN(sz / 4);
    2d5e:	0892      	lsrs	r2, r2, #2
    2d60:	f022 0203 	bic.w	r2, r2, #3
	for (i = 0; i < p->n_levels; i++) {
    2d64:	3301      	adds	r3, #1
    2d66:	e7e3      	b.n	2d30 <z_sys_mem_pool_base_init+0x20>
			bits += (nblocks + 31)/32;
    2d68:	f115 041f 	adds.w	r4, r5, #31
    2d6c:	bf48      	it	mi
    2d6e:	f105 043e 	addmi.w	r4, r5, #62	; 0x3e
    2d72:	1164      	asrs	r4, r4, #5
			p->levels[i].bits_p = bits;
    2d74:	f84a 100e 	str.w	r1, [sl, lr]
			bits += (nblocks + 31)/32;
    2d78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
    2d7c:	e7ef      	b.n	2d5e <z_sys_mem_pool_base_init+0x4e>
		sys_dlist_append(&p->levels[0].free_list, block);
    2d7e:	68c2      	ldr	r2, [r0, #12]
	return (u8_t *)p->buf + lsz * block;
    2d80:	6805      	ldr	r5, [r0, #0]
		sys_dlist_append(&p->levels[0].free_list, block);
    2d82:	f102 0c04 	add.w	ip, r2, #4
	return (u8_t *)p->buf + lsz * block;
    2d86:	18ec      	adds	r4, r5, r3
	node->next = list;
    2d88:	f845 c003 	str.w	ip, [r5, r3]
	node->prev = list->tail;
    2d8c:	6895      	ldr	r5, [r2, #8]
    2d8e:	6065      	str	r5, [r4, #4]
	list->tail->next = node;
    2d90:	6895      	ldr	r5, [r2, #8]
	for (i = 0; i < p->n_max; i++) {
    2d92:	3101      	adds	r1, #1
    2d94:	602c      	str	r4, [r5, #0]
	list->tail = node;
    2d96:	4433      	add	r3, r6
    2d98:	6094      	str	r4, [r2, #8]
    2d9a:	e7cd      	b.n	2d38 <z_sys_mem_pool_base_init+0x28>

00002d9c <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    2d9c:	4604      	mov	r4, r0
    2d9e:	b508      	push	{r3, lr}
    2da0:	4608      	mov	r0, r1
    2da2:	4611      	mov	r1, r2
	entry(p1, p2, p3);
    2da4:	461a      	mov	r2, r3
    2da6:	47a0      	blx	r4
	return z_impl_k_current_get();
    2da8:	f7ff fdb6 	bl	2918 <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
    2dac:	f7fd fe64 	bl	a78 <z_impl_k_thread_abort>

00002db0 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    2db0:	4770      	bx	lr

00002db2 <get_status>:
	data = get_sub_data(dev, type);
    2db2:	6883      	ldr	r3, [r0, #8]
	return &data->subsys[type];
    2db4:	b2c9      	uxtb	r1, r1
	if (data->started) {
    2db6:	220c      	movs	r2, #12
    2db8:	fb02 3101 	mla	r1, r2, r1, r3
    2dbc:	7a4b      	ldrb	r3, [r1, #9]
    2dbe:	b923      	cbnz	r3, 2dca <get_status+0x18>
	if (data->ref > 0) {
    2dc0:	7a08      	ldrb	r0, [r1, #8]
		return CLOCK_CONTROL_STATUS_ON;
    2dc2:	fab0 f080 	clz	r0, r0
    2dc6:	0940      	lsrs	r0, r0, #5
    2dc8:	4770      	bx	lr
    2dca:	2002      	movs	r0, #2
}
    2dcc:	4770      	bx	lr

00002dce <clkstarted_handle>:
{
    2dce:	b538      	push	{r3, r4, r5, lr}
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    2dd0:	6883      	ldr	r3, [r0, #8]
	sub_data->started = true;
    2dd2:	240c      	movs	r4, #12
    2dd4:	fb04 3401 	mla	r4, r4, r1, r3
    2dd8:	2301      	movs	r3, #1
{
    2dda:	4605      	mov	r5, r0
	sub_data->started = true;
    2ddc:	7263      	strb	r3, [r4, #9]
    2dde:	f04f 0320 	mov.w	r3, #32
    2de2:	f3ef 8111 	mrs	r1, BASEPRI
    2de6:	f383 8811 	msr	BASEPRI, r3
    2dea:	f3bf 8f6f 	isb	sy
Z_GENLIST_IS_EMPTY(slist)
    2dee:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
    2df0:	b12b      	cbz	r3, 2dfe <clkstarted_handle+0x30>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    2df2:	6860      	ldr	r0, [r4, #4]
    2df4:	681a      	ldr	r2, [r3, #0]
	list->head = node;
    2df6:	6022      	str	r2, [r4, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    2df8:	4283      	cmp	r3, r0
	list->tail = node;
    2dfa:	bf08      	it	eq
    2dfc:	6062      	streq	r2, [r4, #4]
	__asm__ volatile(
    2dfe:	f381 8811 	msr	BASEPRI, r1
    2e02:	f3bf 8f6f 	isb	sy
	while ((async_data = list_get(&sub_data->list)) != NULL) {
    2e06:	b903      	cbnz	r3, 2e0a <clkstarted_handle+0x3c>
}
    2e08:	bd38      	pop	{r3, r4, r5, pc}
		async_data->cb(dev, async_data->user_data);
    2e0a:	e9d3 2101 	ldrd	r2, r1, [r3, #4]
    2e0e:	4628      	mov	r0, r5
    2e10:	4790      	blx	r2
    2e12:	e7e4      	b.n	2dde <clkstarted_handle+0x10>

00002e14 <clock_async_start>:
	const struct nrf_clock_control_config *config =
    2e14:	6803      	ldr	r3, [r0, #0]
	clk_data = get_sub_data(dev, type);
    2e16:	f8d0 c008 	ldr.w	ip, [r0, #8]
{
    2e1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2e1e:	4605      	mov	r5, r0
	const struct nrf_clock_control_config *config =
    2e20:	689f      	ldr	r7, [r3, #8]
	return &config->subsys[type];
    2e22:	b2ce      	uxtb	r6, r1
	if ((data != NULL)
    2e24:	b14a      	cbz	r2, 2e3a <clock_async_start+0x26>
	sys_snode_t *item = sys_slist_peek_head(list);
    2e26:	230c      	movs	r3, #12
    2e28:	4373      	muls	r3, r6
    2e2a:	f85c 3003 	ldr.w	r3, [ip, r3]
		if (item == node) {
    2e2e:	429a      	cmp	r2, r3
    2e30:	d05c      	beq.n	2eec <clock_async_start+0xd8>
Z_GENLIST_PEEK_NEXT(slist, snode)
    2e32:	b113      	cbz	r3, 2e3a <clock_async_start+0x26>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2e34:	681b      	ldr	r3, [r3, #0]
	} while (item);
    2e36:	2b00      	cmp	r3, #0
    2e38:	d1f9      	bne.n	2e2e <clock_async_start+0x1a>
	__asm__ volatile(
    2e3a:	f04f 0320 	mov.w	r3, #32
    2e3e:	f3ef 8011 	mrs	r0, BASEPRI
    2e42:	f383 8811 	msr	BASEPRI, r3
    2e46:	f3bf 8f6f 	isb	sy
	ref = ++clk_data->ref;
    2e4a:	210c      	movs	r1, #12
    2e4c:	4371      	muls	r1, r6
    2e4e:	eb0c 0301 	add.w	r3, ip, r1
    2e52:	7a1c      	ldrb	r4, [r3, #8]
    2e54:	3401      	adds	r4, #1
    2e56:	b2e4      	uxtb	r4, r4
    2e58:	721c      	strb	r4, [r3, #8]
	__asm__ volatile(
    2e5a:	f380 8811 	msr	BASEPRI, r0
    2e5e:	f3bf 8f6f 	isb	sy
	if (data) {
    2e62:	b332      	cbz	r2, 2eb2 <clock_async_start+0x9e>
    p_reg->INTENCLR = mask;
    2e64:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    2e68:	f04f 0e03 	mov.w	lr, #3
    2e6c:	f8c0 e308 	str.w	lr, [r0, #776]	; 0x308
		already_started = clk_data->started;
    2e70:	7a58      	ldrb	r0, [r3, #9]
		if (!already_started) {
    2e72:	b9a0      	cbnz	r0, 2e9e <clock_async_start+0x8a>
	__asm__ volatile(
    2e74:	f04f 0e20 	mov.w	lr, #32
    2e78:	f3ef 8811 	mrs	r8, BASEPRI
    2e7c:	f38e 8811 	msr	BASEPRI, lr
    2e80:	f3bf 8f6f 	isb	sy
	parent->next = child;
    2e84:	6010      	str	r0, [r2, #0]
Z_GENLIST_APPEND(slist, snode)
    2e86:	f8d3 e004 	ldr.w	lr, [r3, #4]
    2e8a:	f1be 0f00 	cmp.w	lr, #0
    2e8e:	d120      	bne.n	2ed2 <clock_async_start+0xbe>
	list->tail = node;
    2e90:	605a      	str	r2, [r3, #4]
	list->head = node;
    2e92:	f84c 2001 	str.w	r2, [ip, r1]
	__asm__ volatile(
    2e96:	f388 8811 	msr	BASEPRI, r8
    2e9a:	f3bf 8f6f 	isb	sy
    p_reg->INTENSET = mask;
    2e9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ea2:	2103      	movs	r1, #3
    2ea4:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
		if (already_started) {
    2ea8:	b118      	cbz	r0, 2eb2 <clock_async_start+0x9e>
			data->cb(dev, data->user_data);
    2eaa:	e9d2 3101 	ldrd	r3, r1, [r2, #4]
    2eae:	4628      	mov	r0, r5
    2eb0:	4798      	blx	r3
	if (ref == 1) {
    2eb2:	2c01      	cmp	r4, #1
    2eb4:	d10b      	bne.n	2ece <clock_async_start+0xba>
		do_start =  (config->start_handler) ?
    2eb6:	230c      	movs	r3, #12
    2eb8:	4373      	muls	r3, r6
    2eba:	58fb      	ldr	r3, [r7, r3]
				config->start_handler(dev) : true;
    2ebc:	b96b      	cbnz	r3, 2eda <clock_async_start+0xc6>
			nrf_clock_task_trigger(NRF_CLOCK,
    2ebe:	230c      	movs	r3, #12
    2ec0:	fb03 7606 	mla	r6, r3, r6, r7
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2ec4:	2201      	movs	r2, #1
    2ec6:	7ab3      	ldrb	r3, [r6, #10]
    2ec8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2ecc:	601a      	str	r2, [r3, #0]
	return 0;
    2ece:	2000      	movs	r0, #0
    2ed0:	e00e      	b.n	2ef0 <clock_async_start+0xdc>
	parent->next = child;
    2ed2:	f8ce 2000 	str.w	r2, [lr]
	list->tail = node;
    2ed6:	605a      	str	r2, [r3, #4]
    2ed8:	e7dd      	b.n	2e96 <clock_async_start+0x82>
				config->start_handler(dev) : true;
    2eda:	4628      	mov	r0, r5
    2edc:	4798      	blx	r3
    2ede:	2800      	cmp	r0, #0
    2ee0:	d1ed      	bne.n	2ebe <clock_async_start+0xaa>
			clkstarted_handle(dev, type);
    2ee2:	4631      	mov	r1, r6
    2ee4:	4628      	mov	r0, r5
    2ee6:	f7ff ff72 	bl	2dce <clkstarted_handle>
    2eea:	e7f0      	b.n	2ece <clock_async_start+0xba>
		return -EBUSY;
    2eec:	f06f 000f 	mvn.w	r0, #15
}
    2ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00002ef4 <clock_start>:
	return clock_async_start(dev, sub_system, NULL);
    2ef4:	2200      	movs	r2, #0
    2ef6:	f7ff bf8d 	b.w	2e14 <clock_async_start>

00002efa <clk_init>:
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    2efa:	2200      	movs	r2, #0
{
    2efc:	b510      	push	{r4, lr}
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    2efe:	2101      	movs	r1, #1
{
    2f00:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0,
    2f02:	4610      	mov	r0, r2
    2f04:	f7fd fc24 	bl	750 <z_arm_irq_priority_set>
	irq_enable(DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0);
    2f08:	2000      	movs	r0, #0
    2f0a:	f7fd fc11 	bl	730 <arch_irq_enable>
}

NRF_STATIC_INLINE void nrf_clock_lf_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_lfclk_t source)
{
    p_reg->LFCLKSRC = (uint32_t)(source);
    2f0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2f12:	2201      	movs	r2, #1
    2f14:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->INTENSET = mask;
    2f18:	2203      	movs	r2, #3
    2f1a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
		sys_slist_init(&(get_sub_data(dev, i)->list));
    2f1e:	68a3      	ldr	r3, [r4, #8]
	list->head = NULL;
    2f20:	2000      	movs	r0, #0
	list->tail = NULL;
    2f22:	e9c3 0000 	strd	r0, r0, [r3]
    2f26:	68a3      	ldr	r3, [r4, #8]
    2f28:	e9c3 0003 	strd	r0, r0, [r3, #12]
}
    2f2c:	bd10      	pop	{r4, pc}

00002f2e <clock_stop>:
{
    2f2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	const struct nrf_clock_control_config *config =
    2f30:	6802      	ldr	r2, [r0, #0]
	data = get_sub_data(dev, type);
    2f32:	6886      	ldr	r6, [r0, #8]
	const struct nrf_clock_control_config *config =
    2f34:	6897      	ldr	r7, [r2, #8]
	return &config->subsys[type];
    2f36:	b2cc      	uxtb	r4, r1
	__asm__ volatile(
    2f38:	f04f 0320 	mov.w	r3, #32
    2f3c:	f3ef 8511 	mrs	r5, BASEPRI
    2f40:	f383 8811 	msr	BASEPRI, r3
    2f44:	f3bf 8f6f 	isb	sy
	if (data->ref == 0) {
    2f48:	220c      	movs	r2, #12
    2f4a:	4362      	muls	r2, r4
    2f4c:	18b1      	adds	r1, r6, r2
    2f4e:	7a0b      	ldrb	r3, [r1, #8]
    2f50:	b33b      	cbz	r3, 2fa2 <clock_stop+0x74>
	data->ref--;
    2f52:	3b01      	subs	r3, #1
    2f54:	b2db      	uxtb	r3, r3
    2f56:	720b      	strb	r3, [r1, #8]
	if (data->ref == 0) {
    2f58:	bb33      	cbnz	r3, 2fa8 <clock_stop+0x7a>
	list->head = NULL;
    2f5a:	50b3      	str	r3, [r6, r2]
		do_stop =  (config->stop_handler) ?
    2f5c:	443a      	add	r2, r7
	list->tail = NULL;
    2f5e:	604b      	str	r3, [r1, #4]
    2f60:	6853      	ldr	r3, [r2, #4]
				config->stop_handler(dev) : true;
    2f62:	b9d3      	cbnz	r3, 2f9a <clock_stop+0x6c>
			nrf_clock_task_trigger(NRF_CLOCK, config->stop_tsk);
    2f64:	230c      	movs	r3, #12
    2f66:	fb03 7304 	mla	r3, r3, r4, r7
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2f6a:	2101      	movs	r1, #1
    2f6c:	7ada      	ldrb	r2, [r3, #11]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2f6e:	891b      	ldrh	r3, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2f70:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2f74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2f78:	6011      	str	r1, [r2, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2f7a:	2200      	movs	r2, #0
    2f7c:	601a      	str	r2, [r3, #0]
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    2f7e:	681b      	ldr	r3, [r3, #0]
    2f80:	9301      	str	r3, [sp, #4]
    (void)dummy;
    2f82:	9b01      	ldr	r3, [sp, #4]
		data->started = false;
    2f84:	210c      	movs	r1, #12
    2f86:	fb01 6404 	mla	r4, r1, r4, r6
    2f8a:	2000      	movs	r0, #0
    2f8c:	7260      	strb	r0, [r4, #9]
	__asm__ volatile(
    2f8e:	f385 8811 	msr	BASEPRI, r5
    2f92:	f3bf 8f6f 	isb	sy
}
    2f96:	b003      	add	sp, #12
    2f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
				config->stop_handler(dev) : true;
    2f9a:	4798      	blx	r3
    2f9c:	2800      	cmp	r0, #0
    2f9e:	d1e1      	bne.n	2f64 <clock_stop+0x36>
    2fa0:	e7f0      	b.n	2f84 <clock_stop+0x56>
		err = -EALREADY;
    2fa2:	f06f 0044 	mvn.w	r0, #68	; 0x44
    2fa6:	e7f2      	b.n	2f8e <clock_stop+0x60>
	int err = 0;
    2fa8:	2000      	movs	r0, #0
    2faa:	e7f0      	b.n	2f8e <clock_stop+0x60>

00002fac <z_clock_isr>:
/* Weak-linked noop defaults for optional driver interfaces: */

void __weak z_clock_isr(void *arg)
{
	__ASSERT_NO_MSG(false);
}
    2fac:	4770      	bx	lr

00002fae <z_clock_idle_exit>:
{
}

void __weak z_clock_idle_exit(void)
{
}
    2fae:	4770      	bx	lr

00002fb0 <z_irq_spurious>:
 * @return N/A
 */
void z_irq_spurious(void *unused)
{
	ARG_UNUSED(unused);
	z_arm_reserved();
    2fb0:	f7fd bc32 	b.w	818 <z_arm_bus_fault>

00002fb4 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    2fb4:	f000 bb49 	b.w	364a <z_fatal_error>

00002fb8 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    2fb8:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    2fba:	6800      	ldr	r0, [r0, #0]
    2fbc:	f000 bb45 	b.w	364a <z_fatal_error>

00002fc0 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    2fc0:	b508      	push	{r3, lr}
	handler();
    2fc2:	f7fd fc33 	bl	82c <z_SysNmiOnReset>
	z_arm_exc_exit();
}
    2fc6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_exc_exit();
    2fca:	f7fd bb4f 	b.w	66c <z_arm_exc_exit>

00002fce <z_arm_configure_dynamic_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    2fce:	b507      	push	{r0, r1, r2, lr}

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(
    2fd0:	2100      	movs	r1, #0
    2fd2:	a801      	add	r0, sp, #4
    2fd4:	f7fd fe20 	bl	c18 <arm_core_mpu_configure_dynamic_mpu_regions>
		(const struct k_mem_partition **)dynamic_regions,
		region_num);
}
    2fd8:	b003      	add	sp, #12
    2fda:	f85d fb04 	ldr.w	pc, [sp], #4

00002fde <strchr>:
 * @return pointer to 1st instance of found byte, or NULL if not found
 */

char *strchr(const char *s, int c)
{
	char tmp = (char) c;
    2fde:	b2c9      	uxtb	r1, r1

	while ((*s != tmp) && (*s != '\0')) {
    2fe0:	7802      	ldrb	r2, [r0, #0]
    2fe2:	428a      	cmp	r2, r1
    2fe4:	4603      	mov	r3, r0
    2fe6:	f100 0001 	add.w	r0, r0, #1
    2fea:	d004      	beq.n	2ff6 <strchr+0x18>
    2fec:	2a00      	cmp	r2, #0
    2fee:	d1f7      	bne.n	2fe0 <strchr+0x2>
		s++;
	}

	return (*s == tmp) ? (char *) s : NULL;
    2ff0:	2900      	cmp	r1, #0
    2ff2:	bf18      	it	ne
    2ff4:	2300      	movne	r3, #0
}
    2ff6:	4618      	mov	r0, r3
    2ff8:	4770      	bx	lr

00002ffa <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    2ffa:	3801      	subs	r0, #1
    2ffc:	3901      	subs	r1, #1
    2ffe:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    3002:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    3006:	4293      	cmp	r3, r2
    3008:	d101      	bne.n	300e <strcmp+0x14>
    300a:	2b00      	cmp	r3, #0
    300c:	d1f7      	bne.n	2ffe <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    300e:	1a98      	subs	r0, r3, r2
    3010:	4770      	bx	lr

00003012 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
    3012:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    3014:	ea81 0400 	eor.w	r4, r1, r0
    3018:	07a5      	lsls	r5, r4, #30
    301a:	4603      	mov	r3, r0
    301c:	d00b      	beq.n	3036 <memcpy+0x24>
    301e:	3b01      	subs	r3, #1
    3020:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
    3022:	4291      	cmp	r1, r2
    3024:	d11a      	bne.n	305c <memcpy+0x4a>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    3026:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
    3028:	2a00      	cmp	r2, #0
    302a:	d0fc      	beq.n	3026 <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
    302c:	f811 4b01 	ldrb.w	r4, [r1], #1
    3030:	f803 4b01 	strb.w	r4, [r3], #1
			n--;
    3034:	3a01      	subs	r2, #1
		while (((uintptr_t)d_byte) & mask) {
    3036:	079c      	lsls	r4, r3, #30
    3038:	d1f6      	bne.n	3028 <memcpy+0x16>
    303a:	0895      	lsrs	r5, r2, #2
    303c:	00ac      	lsls	r4, r5, #2
    303e:	1f1e      	subs	r6, r3, #4
    3040:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
    3042:	42b9      	cmp	r1, r7
    3044:	d105      	bne.n	3052 <memcpy+0x40>
    3046:	f06f 0603 	mvn.w	r6, #3
    304a:	fb06 2205 	mla	r2, r6, r5, r2
    304e:	4423      	add	r3, r4
    3050:	e7e5      	b.n	301e <memcpy+0xc>
			*(d_word++) = *(s_word++);
    3052:	f851 cb04 	ldr.w	ip, [r1], #4
    3056:	f846 cf04 	str.w	ip, [r6, #4]!
			n -= sizeof(mem_word_t);
    305a:	e7f2      	b.n	3042 <memcpy+0x30>
		*(d_byte++) = *(s_byte++);
    305c:	f811 4b01 	ldrb.w	r4, [r1], #1
    3060:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    3064:	e7dd      	b.n	3022 <memcpy+0x10>

00003066 <memset>:
 *
 * @return pointer to start of buffer
 */

void *memset(void *buf, int c, size_t n)
{
    3066:	b570      	push	{r4, r5, r6, lr}
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    3068:	b2c9      	uxtb	r1, r1
	unsigned char *d_byte = (unsigned char *)buf;
    306a:	4603      	mov	r3, r0

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    306c:	079c      	lsls	r4, r3, #30
    306e:	d110      	bne.n	3092 <memset+0x2c>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
    3070:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
    3074:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    3078:	0894      	lsrs	r4, r2, #2
    307a:	eb03 0684 	add.w	r6, r3, r4, lsl #2
    307e:	42b3      	cmp	r3, r6
    3080:	d10d      	bne.n	309e <memset+0x38>
    3082:	f06f 0503 	mvn.w	r5, #3
    3086:	fb05 2404 	mla	r4, r5, r4, r2
    308a:	441c      	add	r4, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
    308c:	42a3      	cmp	r3, r4
    308e:	d109      	bne.n	30a4 <memset+0x3e>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    3090:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
    3092:	2a00      	cmp	r2, #0
    3094:	d0fc      	beq.n	3090 <memset+0x2a>
		*(d_byte++) = c_byte;
    3096:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    309a:	3a01      	subs	r2, #1
    309c:	e7e6      	b.n	306c <memset+0x6>
		*(d_word++) = c_word;
    309e:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
    30a2:	e7ec      	b.n	307e <memset+0x18>
		*(d_byte++) = c_byte;
    30a4:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    30a8:	e7f0      	b.n	308c <memset+0x26>

000030aa <_to_x>:
{
    30aa:	b5f0      	push	{r4, r5, r6, r7, lr}
    30ac:	4603      	mov	r3, r0
		unsigned int d = n % base;
    30ae:	fbb1 f7f2 	udiv	r7, r1, r2
    30b2:	fb02 1517 	mls	r5, r2, r7, r1
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
    30b6:	2d09      	cmp	r5, #9
    30b8:	bf8c      	ite	hi
    30ba:	2627      	movhi	r6, #39	; 0x27
    30bc:	2600      	movls	r6, #0
    30be:	461c      	mov	r4, r3
    30c0:	3530      	adds	r5, #48	; 0x30
    30c2:	4435      	add	r5, r6
	} while (n);
    30c4:	4291      	cmp	r1, r2
		*buf++ = '0' + d + (d > 9 ? ('a' - '0' - 10) : 0);
    30c6:	f804 5b01 	strb.w	r5, [r4], #1
	} while (n);
    30ca:	d206      	bcs.n	30da <_to_x+0x30>
	*buf = 0;
    30cc:	2200      	movs	r2, #0
    30ce:	7022      	strb	r2, [r4, #0]
	len = buf - start;
    30d0:	1a24      	subs	r4, r4, r0
	for (buf--; buf > start; buf--, start++) {
    30d2:	4283      	cmp	r3, r0
    30d4:	d804      	bhi.n	30e0 <_to_x+0x36>
}
    30d6:	4620      	mov	r0, r4
    30d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		n /= base;
    30da:	4639      	mov	r1, r7
    30dc:	4623      	mov	r3, r4
    30de:	e7e6      	b.n	30ae <_to_x+0x4>
		char tmp = *buf;
    30e0:	781a      	ldrb	r2, [r3, #0]
		*buf = *start;
    30e2:	7801      	ldrb	r1, [r0, #0]
    30e4:	f803 1901 	strb.w	r1, [r3], #-1
		*start = tmp;
    30e8:	f800 2b01 	strb.w	r2, [r0], #1
    30ec:	e7f1      	b.n	30d2 <_to_x+0x28>

000030ee <_rlrshift>:
{
    30ee:	b570      	push	{r4, r5, r6, lr}
	*v = (*v & 1) + (*v >> 1);
    30f0:	e9d0 6500 	ldrd	r6, r5, [r0]
    30f4:	0872      	lsrs	r2, r6, #1
    30f6:	f006 0301 	and.w	r3, r6, #1
    30fa:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
    30fe:	189b      	adds	r3, r3, r2
    3100:	f04f 0100 	mov.w	r1, #0
    3104:	ea4f 0455 	mov.w	r4, r5, lsr #1
    3108:	eb44 0101 	adc.w	r1, r4, r1
    310c:	e9c0 3100 	strd	r3, r1, [r0]
}
    3110:	bd70      	pop	{r4, r5, r6, pc}

00003112 <_ldiv5>:
	uint64_t rem = *v, quot = 0U, q;
    3112:	e9d0 3200 	ldrd	r3, r2, [r0]
{
    3116:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	rem += 2U;
    311a:	3302      	adds	r3, #2
		q = (uint64_t)(hi / 5U) << shifts[i];
    311c:	f04f 0705 	mov.w	r7, #5
    3120:	f04f 0c00 	mov.w	ip, #0
	rem += 2U;
    3124:	f142 0200 	adc.w	r2, r2, #0
		rem -= q * 5U;
    3128:	ebb3 060c 	subs.w	r6, r3, ip
		q = (uint64_t)(hi / 5U) << shifts[i];
    312c:	fbb2 fef7 	udiv	lr, r2, r7
		rem -= q * 5U;
    3130:	fb07 f10e 	mul.w	r1, r7, lr
    3134:	eb62 0101 	sbc.w	r1, r2, r1
		hi = rem >> shifts[i];
    3138:	08f2      	lsrs	r2, r6, #3
    313a:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
		q = (uint64_t)(hi / 5U) << shifts[i];
    313e:	fbb2 f1f7 	udiv	r1, r2, r7
    3142:	00ca      	lsls	r2, r1, #3
		quot += q;
    3144:	eb1c 0802 	adds.w	r8, ip, r2
		q = (uint64_t)(hi / 5U) << shifts[i];
    3148:	ea4f 7351 	mov.w	r3, r1, lsr #29
		quot += q;
    314c:	eb4e 0903 	adc.w	r9, lr, r3
		rem -= q * 5U;
    3150:	fba2 2307 	umull	r2, r3, r2, r7
    3154:	1ab3      	subs	r3, r6, r2
		q = (uint64_t)(hi / 5U) << shifts[i];
    3156:	fbb3 f3f7 	udiv	r3, r3, r7
		quot += q;
    315a:	eb18 0403 	adds.w	r4, r8, r3
    315e:	f149 0500 	adc.w	r5, r9, #0
	*v = quot;
    3162:	e9c0 4500 	strd	r4, r5, [r0]
}
    3166:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000316a <_get_digit>:
	if (*digit_count > 0) {
    316a:	680b      	ldr	r3, [r1, #0]
    316c:	2b00      	cmp	r3, #0
{
    316e:	b570      	push	{r4, r5, r6, lr}
	if (*digit_count > 0) {
    3170:	dd10      	ble.n	3194 <_get_digit+0x2a>
		*digit_count -= 1;
    3172:	3b01      	subs	r3, #1
		*fr = *fr * 10U;
    3174:	6802      	ldr	r2, [r0, #0]
		*digit_count -= 1;
    3176:	600b      	str	r3, [r1, #0]
		*fr = *fr * 10U;
    3178:	6844      	ldr	r4, [r0, #4]
    317a:	210a      	movs	r1, #10
    317c:	fba2 5601 	umull	r5, r6, r2, r1
    3180:	fb01 6604 	mla	r6, r1, r4, r6
		*fr &= 0x0FFFFFFFFFFFFFFFull;
    3184:	f026 4370 	bic.w	r3, r6, #4026531840	; 0xf0000000
    3188:	e9c0 5300 	strd	r5, r3, [r0]
		rval = ((*fr >> 60) & 0xF) + '0';
    318c:	0f31      	lsrs	r1, r6, #28
    318e:	3130      	adds	r1, #48	; 0x30
}
    3190:	4608      	mov	r0, r1
    3192:	bd70      	pop	{r4, r5, r6, pc}
		rval = '0';
    3194:	2130      	movs	r1, #48	; 0x30
    3196:	e7fb      	b.n	3190 <_get_digit+0x26>

00003198 <_stdout_hook_default>:
}
    3198:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    319c:	4770      	bx	lr

0000319e <fputc>:
	if (z_syscall_trap()) {
		return (int) arch_syscall_invoke2(*(uintptr_t *)&c, *(uintptr_t *)&stream, K_SYSCALL_ZEPHYR_FPUTC);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_fputc(c, stream);
    319e:	f7fe ba09 	b.w	15b4 <z_impl_zephyr_fputc>

000031a2 <z_platform_init>:
	nrfx_coredep_delay_us(time_us);
}

void z_platform_init(void)
{
	SystemInit();
    31a2:	f7fe bd41 	b.w	1c28 <SystemInit>

000031a6 <gpio_nrfx_write>:
{
    31a6:	b510      	push	{r4, lr}
	return port->config->config_info;
    31a8:	6804      	ldr	r4, [r0, #0]
    31aa:	6880      	ldr	r0, [r0, #8]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    31ac:	68a4      	ldr	r4, [r4, #8]
    31ae:	69c0      	ldr	r0, [r0, #28]
    31b0:	6824      	ldr	r4, [r4, #0]
	if (access_op == GPIO_ACCESS_BY_PORT) {
    31b2:	2901      	cmp	r1, #1
    31b4:	d104      	bne.n	31c0 <gpio_nrfx_write+0x1a>
		nrf_gpio_port_out_write(reg, value ^ data->inverted);
    31b6:	4058      	eors	r0, r3
}


NRF_STATIC_INLINE void nrf_gpio_port_out_write(NRF_GPIO_Type * p_reg, uint32_t value)
{
    p_reg->OUT = value;
    31b8:	f8c4 0504 	str.w	r0, [r4, #1284]	; 0x504
}
    31bc:	2000      	movs	r0, #0
    31be:	bd10      	pop	{r4, pc}
		if ((value > 0) ^ ((BIT(pin) & data->inverted) != 0)) {
    31c0:	3300      	adds	r3, #0
    31c2:	fa20 f002 	lsr.w	r0, r0, r2
    31c6:	f04f 0101 	mov.w	r1, #1
    31ca:	bf18      	it	ne
    31cc:	2301      	movne	r3, #1
    31ce:	f000 0001 	and.w	r0, r0, #1
    31d2:	4091      	lsls	r1, r2
    31d4:	4283      	cmp	r3, r0
}


NRF_STATIC_INLINE void nrf_gpio_port_out_set(NRF_GPIO_Type * p_reg, uint32_t set_mask)
{
    p_reg->OUTSET = set_mask;
    31d6:	bf14      	ite	ne
    31d8:	f8c4 1508 	strne.w	r1, [r4, #1288]	; 0x508
}


NRF_STATIC_INLINE void nrf_gpio_port_out_clear(NRF_GPIO_Type * p_reg, uint32_t clr_mask)
{
    p_reg->OUTCLR = clr_mask;
    31dc:	f8c4 150c 	streq.w	r1, [r4, #1292]	; 0x50c
    31e0:	e7ec      	b.n	31bc <gpio_nrfx_write+0x16>

000031e2 <gpio_nrfx_read>:
{
    31e2:	b570      	push	{r4, r5, r6, lr}
	return port->config->config_info;
    31e4:	6804      	ldr	r4, [r0, #0]
	u32_t port_val = (port_in | port_out) ^ data->inverted;
    31e6:	6880      	ldr	r0, [r0, #8]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    31e8:	68a4      	ldr	r4, [r4, #8]
	u32_t port_val = (port_in | port_out) ^ data->inverted;
    31ea:	69c0      	ldr	r0, [r0, #28]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    31ec:	6825      	ldr	r5, [r4, #0]
    return p_reg->DIR;
    31ee:	f8d5 6514 	ldr.w	r6, [r5, #1300]	; 0x514
    return p_reg->IN;
    31f2:	f8d5 4510 	ldr.w	r4, [r5, #1296]	; 0x510
    return p_reg->OUT;
    31f6:	f8d5 5504 	ldr.w	r5, [r5, #1284]	; 0x504
	u32_t port_val = (port_in | port_out) ^ data->inverted;
    31fa:	4060      	eors	r0, r4
    31fc:	406c      	eors	r4, r5
    31fe:	4034      	ands	r4, r6
    3200:	4060      	eors	r0, r4
	if (access_op == GPIO_ACCESS_BY_PORT) {
    3202:	2901      	cmp	r1, #1
		*value = (port_val & BIT(pin)) ? 1 : 0;
    3204:	bf1c      	itt	ne
    3206:	40d0      	lsrne	r0, r2
    3208:	f000 0001 	andne.w	r0, r0, #1
    320c:	6018      	str	r0, [r3, #0]
}
    320e:	2000      	movs	r0, #0
    3210:	bd70      	pop	{r4, r5, r6, pc}

00003212 <gpio_nrfx_manage_callback>:
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    3212:	6883      	ldr	r3, [r0, #8]
Z_GENLIST_IS_EMPTY(slist)
    3214:	6818      	ldr	r0, [r3, #0]
{
    3216:	b530      	push	{r4, r5, lr}
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    3218:	b158      	cbz	r0, 3232 <gpio_nrfx_manage_callback+0x20>
 * @return true if node was removed
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    321a:	2400      	movs	r4, #0
    321c:	4281      	cmp	r1, r0
    321e:	d113      	bne.n	3248 <gpio_nrfx_manage_callback+0x36>
Z_GENLIST_REMOVE(slist, snode)
    3220:	6808      	ldr	r0, [r1, #0]
    3222:	b95c      	cbnz	r4, 323c <gpio_nrfx_manage_callback+0x2a>
    3224:	685c      	ldr	r4, [r3, #4]
	list->head = node;
    3226:	6018      	str	r0, [r3, #0]
Z_GENLIST_REMOVE(slist, snode)
    3228:	42a1      	cmp	r1, r4
    322a:	d100      	bne.n	322e <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    322c:	6058      	str	r0, [r3, #4]
	parent->next = child;
    322e:	2000      	movs	r0, #0
    3230:	6008      	str	r0, [r1, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    3232:	b972      	cbnz	r2, 3252 <gpio_nrfx_manage_callback+0x40>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    3234:	2000      	movs	r0, #0
}
    3236:	bd30      	pop	{r4, r5, pc}
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3238:	4628      	mov	r0, r5
    323a:	e7ef      	b.n	321c <gpio_nrfx_manage_callback+0xa>
	parent->next = child;
    323c:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
    323e:	6858      	ldr	r0, [r3, #4]
    3240:	4281      	cmp	r1, r0
	list->tail = node;
    3242:	bf08      	it	eq
    3244:	605c      	streq	r4, [r3, #4]
    3246:	e7f2      	b.n	322e <gpio_nrfx_manage_callback+0x1c>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3248:	6805      	ldr	r5, [r0, #0]
	return node->next;
    324a:	4604      	mov	r4, r0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    324c:	2d00      	cmp	r5, #0
    324e:	d1f3      	bne.n	3238 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    3250:	b13a      	cbz	r2, 3262 <gpio_nrfx_manage_callback+0x50>
Z_GENLIST_PREPEND(slist, snode)
    3252:	681a      	ldr	r2, [r3, #0]
	parent->next = child;
    3254:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
    3256:	6858      	ldr	r0, [r3, #4]
	list->head = node;
    3258:	6019      	str	r1, [r3, #0]
Z_GENLIST_PREPEND(slist, snode)
    325a:	2800      	cmp	r0, #0
    325c:	d1ea      	bne.n	3234 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    325e:	6059      	str	r1, [r3, #4]
    3260:	e7e9      	b.n	3236 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    3262:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    3266:	e7e6      	b.n	3236 <gpio_nrfx_manage_callback+0x24>

00003268 <gpio_nrfx_config>:
{
    3268:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    326c:	4680      	mov	r8, r0
	struct gpio_nrfx_data *data = get_port_data(port);
    326e:	6885      	ldr	r5, [r0, #8]
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    3270:	f403 4070 	and.w	r0, r3, #61440	; 0xf000
    3274:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
{
    3278:	461e      	mov	r6, r3
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    327a:	d041      	beq.n	3300 <gpio_nrfx_config+0x98>
    327c:	dc09      	bgt.n	3292 <gpio_nrfx_config+0x2a>
    327e:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
    3282:	d03f      	beq.n	3304 <gpio_nrfx_config+0x9c>
    3284:	f5b0 5f40 	cmp.w	r0, #12288	; 0x3000
    3288:	d03e      	beq.n	3308 <gpio_nrfx_config+0xa0>
    328a:	b190      	cbz	r0, 32b2 <gpio_nrfx_config+0x4a>
		return -EINVAL;
    328c:	f06f 0015 	mvn.w	r0, #21
    3290:	e033      	b.n	32fa <gpio_nrfx_config+0x92>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    3292:	f5b0 4fe0 	cmp.w	r0, #28672	; 0x7000
    3296:	d039      	beq.n	330c <gpio_nrfx_config+0xa4>
    3298:	dc04      	bgt.n	32a4 <gpio_nrfx_config+0x3c>
    329a:	f5b0 4fa0 	cmp.w	r0, #20480	; 0x5000
    329e:	d1f5      	bne.n	328c <gpio_nrfx_config+0x24>
		drive = NRF_GPIO_PIN_H0H1;
    32a0:	2003      	movs	r0, #3
    32a2:	e006      	b.n	32b2 <gpio_nrfx_config+0x4a>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK)) {
    32a4:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
    32a8:	d032      	beq.n	3310 <gpio_nrfx_config+0xa8>
    32aa:	f5b0 4f50 	cmp.w	r0, #53248	; 0xd000
    32ae:	d1ed      	bne.n	328c <gpio_nrfx_config+0x24>
		drive = NRF_GPIO_PIN_H0D1;
    32b0:	2007      	movs	r0, #7
	if ((flags & GPIO_PUD_MASK) == GPIO_PUD_PULL_UP) {
    32b2:	f406 7740 	and.w	r7, r6, #768	; 0x300
    32b6:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
    32ba:	d02b      	beq.n	3314 <gpio_nrfx_config+0xac>
		pull = NRF_GPIO_PIN_NOPULL;
    32bc:	f5a7 7400 	sub.w	r4, r7, #512	; 0x200
    32c0:	4263      	negs	r3, r4
    32c2:	4163      	adcs	r3, r4
	dir = ((flags & GPIO_DIR_MASK) == GPIO_DIR_OUT)
    32c4:	f006 0c01 	and.w	ip, r6, #1
                               | ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos)
    32c8:	ea4f 074c 	mov.w	r7, ip, lsl #1
	if (access_op == GPIO_ACCESS_BY_PORT) {
    32cc:	2901      	cmp	r1, #1
                               | ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos)
    32ce:	ea47 070c 	orr.w	r7, r7, ip
		from_pin = pin;
    32d2:	bf18      	it	ne
    32d4:	b2d4      	uxtbne	r4, r2
    32d6:	ea47 2000 	orr.w	r0, r7, r0, lsl #8
    32da:	ea40 0783 	orr.w	r7, r0, r3, lsl #2
		to_pin   = pin;
    32de:	bf12      	itee	ne
    32e0:	46a1      	movne	r9, r4
		to_pin   = 31U;
    32e2:	f04f 091f 	moveq.w	r9, #31
		from_pin = 0U;
    32e6:	2400      	moveq	r4, #0
    reg->PIN_CNF[pin_number] = ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)
    32e8:	f04f 4aa0 	mov.w	sl, #1342177280	; 0x50000000
    32ec:	f04f 0b01 	mov.w	fp, #1
		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    32f0:	f006 0302 	and.w	r3, r6, #2
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    32f4:	45a1      	cmp	r9, r4
    32f6:	d20f      	bcs.n	3318 <gpio_nrfx_config+0xb0>
	return 0;
    32f8:	2000      	movs	r0, #0
}
    32fa:	b003      	add	sp, #12
    32fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		drive = NRF_GPIO_PIN_S0H1;
    3300:	2002      	movs	r0, #2
    3302:	e7d6      	b.n	32b2 <gpio_nrfx_config+0x4a>
		drive = NRF_GPIO_PIN_H0S1;
    3304:	2001      	movs	r0, #1
    3306:	e7d4      	b.n	32b2 <gpio_nrfx_config+0x4a>
		drive = NRF_GPIO_PIN_D0S1;
    3308:	2004      	movs	r0, #4
    330a:	e7d2      	b.n	32b2 <gpio_nrfx_config+0x4a>
		drive = NRF_GPIO_PIN_D0H1;
    330c:	2005      	movs	r0, #5
    330e:	e7d0      	b.n	32b2 <gpio_nrfx_config+0x4a>
		drive = NRF_GPIO_PIN_S0D1;
    3310:	2006      	movs	r0, #6
    3312:	e7ce      	b.n	32b2 <gpio_nrfx_config+0x4a>
		pull = NRF_GPIO_PIN_PULLUP;
    3314:	2303      	movs	r3, #3
    3316:	e7d5      	b.n	32c4 <gpio_nrfx_config+0x5c>
	return port->config->config_info;
    3318:	f8d8 2000 	ldr.w	r2, [r8]
		nrf_gpio_cfg(NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num,
    331c:	6892      	ldr	r2, [r2, #8]
    331e:	7911      	ldrb	r1, [r2, #4]
    3320:	f004 021f 	and.w	r2, r4, #31
    3324:	ea42 1241 	orr.w	r2, r2, r1, lsl #5
    3328:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    332c:	f84a 7022 	str.w	r7, [sl, r2, lsl #2]
		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    3330:	fa0b f204 	lsl.w	r2, fp, r4
    3334:	68a9      	ldr	r1, [r5, #8]
    3336:	2b00      	cmp	r3, #0
    3338:	d025      	beq.n	3386 <gpio_nrfx_config+0x11e>
    333a:	4311      	orrs	r1, r2
    333c:	60a9      	str	r1, [r5, #8]
		WRITE_BIT(data->trig_edge, curr_pin, flags & GPIO_INT_EDGE);
    333e:	6969      	ldr	r1, [r5, #20]
    3340:	9301      	str	r3, [sp, #4]
    3342:	06b0      	lsls	r0, r6, #26
    3344:	bf4c      	ite	mi
    3346:	4311      	orrmi	r1, r2
    3348:	4391      	bicpl	r1, r2
    334a:	6169      	str	r1, [r5, #20]
		WRITE_BIT(data->double_edge, curr_pin,
    334c:	69a9      	ldr	r1, [r5, #24]
    334e:	0670      	lsls	r0, r6, #25
    3350:	bf4c      	ite	mi
    3352:	4311      	orrmi	r1, r2
    3354:	4391      	bicpl	r1, r2
    3356:	61a9      	str	r1, [r5, #24]
		WRITE_BIT(data->active_level, curr_pin,
    3358:	6929      	ldr	r1, [r5, #16]
    335a:	0770      	lsls	r0, r6, #29
    335c:	bf4c      	ite	mi
    335e:	4311      	orrmi	r1, r2
    3360:	4391      	bicpl	r1, r2
    3362:	6129      	str	r1, [r5, #16]
		WRITE_BIT(data->inverted, curr_pin, flags & GPIO_POL_INV);
    3364:	69e9      	ldr	r1, [r5, #28]
    3366:	0630      	lsls	r0, r6, #24
    3368:	bf4c      	ite	mi
    336a:	430a      	orrmi	r2, r1
    336c:	ea21 0202 	bicpl.w	r2, r1, r2
    3370:	61ea      	str	r2, [r5, #28]
		res = gpiote_pin_int_cfg(port, curr_pin);
    3372:	4621      	mov	r1, r4
    3374:	4640      	mov	r0, r8
    3376:	f7fe f969 	bl	164c <gpiote_pin_int_cfg>
		if (res != 0) {
    337a:	2800      	cmp	r0, #0
    337c:	d1bd      	bne.n	32fa <gpio_nrfx_config+0x92>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    337e:	3401      	adds	r4, #1
    3380:	b2e4      	uxtb	r4, r4
    3382:	9b01      	ldr	r3, [sp, #4]
    3384:	e7b6      	b.n	32f4 <gpio_nrfx_config+0x8c>
		WRITE_BIT(data->pin_int_en, curr_pin, flags & GPIO_INT);
    3386:	ea21 0102 	bic.w	r1, r1, r2
    338a:	e7d7      	b.n	333c <gpio_nrfx_config+0xd4>

0000338c <gpio_nrfx_pin_disable_callback>:
	if (access_op == GPIO_ACCESS_BY_PORT) {
    338c:	2901      	cmp	r1, #1
{
    338e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		from_pin = pin;
    3392:	bf18      	it	ne
    3394:	b2d4      	uxtbne	r4, r2
	struct gpio_nrfx_data *data = get_port_data(port);
    3396:	6887      	ldr	r7, [r0, #8]
{
    3398:	4606      	mov	r6, r0
		to_pin   = pin;
    339a:	bf12      	itee	ne
    339c:	4625      	movne	r5, r4
		to_pin   = 31U;
    339e:	251f      	moveq	r5, #31
		from_pin = 0U;
    33a0:	2400      	moveq	r4, #0
		WRITE_BIT(data->int_en, curr_pin, enable);
    33a2:	f04f 0801 	mov.w	r8, #1
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    33a6:	42ac      	cmp	r4, r5
    33a8:	d902      	bls.n	33b0 <gpio_nrfx_pin_disable_callback+0x24>
	return res;
    33aa:	2000      	movs	r0, #0
}
    33ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		WRITE_BIT(data->int_en, curr_pin, enable);
    33b0:	68fb      	ldr	r3, [r7, #12]
    33b2:	fa08 f204 	lsl.w	r2, r8, r4
    33b6:	ea23 0302 	bic.w	r3, r3, r2
    33ba:	60fb      	str	r3, [r7, #12]
		res = gpiote_pin_int_cfg(port, curr_pin);
    33bc:	4621      	mov	r1, r4
    33be:	4630      	mov	r0, r6
    33c0:	f7fe f944 	bl	164c <gpiote_pin_int_cfg>
		if (res != 0) {
    33c4:	2800      	cmp	r0, #0
    33c6:	d1f1      	bne.n	33ac <gpio_nrfx_pin_disable_callback+0x20>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    33c8:	3401      	adds	r4, #1
    33ca:	b2e4      	uxtb	r4, r4
    33cc:	e7eb      	b.n	33a6 <gpio_nrfx_pin_disable_callback+0x1a>

000033ce <gpio_nrfx_pin_enable_callback>:
	if (access_op == GPIO_ACCESS_BY_PORT) {
    33ce:	2901      	cmp	r1, #1
{
    33d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		from_pin = pin;
    33d4:	bf18      	it	ne
    33d6:	b2d4      	uxtbne	r4, r2
	struct gpio_nrfx_data *data = get_port_data(port);
    33d8:	6887      	ldr	r7, [r0, #8]
{
    33da:	4606      	mov	r6, r0
		to_pin   = pin;
    33dc:	bf12      	itee	ne
    33de:	4625      	movne	r5, r4
		to_pin   = 31U;
    33e0:	251f      	moveq	r5, #31
		from_pin = 0U;
    33e2:	2400      	moveq	r4, #0
		WRITE_BIT(data->int_en, curr_pin, enable);
    33e4:	f04f 0801 	mov.w	r8, #1
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    33e8:	42ac      	cmp	r4, r5
    33ea:	d902      	bls.n	33f2 <gpio_nrfx_pin_enable_callback+0x24>
	return res;
    33ec:	2000      	movs	r0, #0
}
    33ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		WRITE_BIT(data->int_en, curr_pin, enable);
    33f2:	68fb      	ldr	r3, [r7, #12]
    33f4:	fa08 f204 	lsl.w	r2, r8, r4
    33f8:	4313      	orrs	r3, r2
    33fa:	60fb      	str	r3, [r7, #12]
		res = gpiote_pin_int_cfg(port, curr_pin);
    33fc:	4621      	mov	r1, r4
    33fe:	4630      	mov	r0, r6
    3400:	f7fe f924 	bl	164c <gpiote_pin_int_cfg>
		if (res != 0) {
    3404:	2800      	cmp	r0, #0
    3406:	d1f2      	bne.n	33ee <gpio_nrfx_pin_enable_callback+0x20>
	for (u8_t curr_pin = from_pin; curr_pin <= to_pin; ++curr_pin) {
    3408:	3401      	adds	r4, #1
    340a:	b2e4      	uxtb	r4, r4
    340c:	e7ec      	b.n	33e8 <gpio_nrfx_pin_enable_callback+0x1a>

0000340e <i2c_nrfx_twi_configure>:
	return dev->config->config_info;
    340e:	6803      	ldr	r3, [r0, #0]
	if (I2C_ADDR_10_BITS & dev_config) {
    3410:	07ca      	lsls	r2, r1, #31
	return dev->config->config_info;
    3412:	689b      	ldr	r3, [r3, #8]
	if (I2C_ADDR_10_BITS & dev_config) {
    3414:	d405      	bmi.n	3422 <i2c_nrfx_twi_configure+0x14>
	switch (I2C_SPEED_GET(dev_config)) {
    3416:	f3c1 0242 	ubfx	r2, r1, #1, #3
    341a:	2a01      	cmp	r2, #1
    341c:	d004      	beq.n	3428 <i2c_nrfx_twi_configure+0x1a>
    341e:	2a02      	cmp	r2, #2
    3420:	d00b      	beq.n	343a <i2c_nrfx_twi_configure+0x2c>
		return -EINVAL;
    3422:	f06f 0015 	mvn.w	r0, #21
}
    3426:	4770      	bx	lr
		nrf_twi_frequency_set(inst->p_twi, NRF_TWI_FREQ_100K);
    3428:	681b      	ldr	r3, [r3, #0]
    p_reg->FREQUENCY = frequency;
    342a:	f04f 72cc 	mov.w	r2, #26738688	; 0x1980000
    342e:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
	get_dev_data(dev)->dev_config = dev_config;
    3432:	6883      	ldr	r3, [r0, #8]
	return 0;
    3434:	2000      	movs	r0, #0
	get_dev_data(dev)->dev_config = dev_config;
    3436:	6259      	str	r1, [r3, #36]	; 0x24
	return 0;
    3438:	4770      	bx	lr
		nrf_twi_frequency_set(inst->p_twi, NRF_TWI_FREQ_400K);
    343a:	681b      	ldr	r3, [r3, #0]
    343c:	f04f 62cd 	mov.w	r2, #107479040	; 0x6680000
    3440:	e7f5      	b.n	342e <i2c_nrfx_twi_configure+0x20>

00003442 <cst816s_channel_get>:
{
	//struct cst816s_data *drv_data = dev->driver_data;

	/*
	 */
	if (chan == SENSOR_CHAN_ACCEL_XYZ) {
    3442:	2903      	cmp	r1, #3
	} else {
		return -ENOTSUP;
	}

	return 0;
}
    3444:	bf14      	ite	ne
    3446:	f06f 0022 	mvnne.w	r0, #34	; 0x22
    344a:	2000      	moveq	r0, #0
    344c:	4770      	bx	lr

0000344e <cst816s_init>:




int cst816s_init(struct device *dev)
{
    344e:	b508      	push	{r3, lr}

	/* read device ID */
//i2c_reg_read_byte(drv_data->i2c, BMA421_I2C_ADDRESS,0x40, &id); 

#ifdef CONFIG_CST816S_TRIGGER
if (cst816s_init_interrupt(dev) < 0) {
    3450:	f7fe fb5e 	bl	1b10 <cst816s_init_interrupt>
    3454:	2800      	cmp	r0, #0
	return -EIO;
}
#endif

return 0;
}
    3456:	bfb4      	ite	lt
    3458:	f06f 0004 	mvnlt.w	r0, #4
    345c:	2000      	movge	r0, #0
    345e:	bd08      	pop	{r3, pc}

00003460 <cst816s_sample_fetch>:
{
    3460:	b570      	push	{r4, r5, r6, lr}
	struct cst816s_data *drv_data = dev->driver_data;
    3462:	6885      	ldr	r5, [r0, #8]
{
    3464:	b098      	sub	sp, #96	; 0x60
				 const void *write_buf, size_t num_write,
				 void *read_buf, size_t num_read)
{
	struct i2c_msg msg[2];

	msg[0].buf = (u8_t *)write_buf;
    3466:	f10d 0307 	add.w	r3, sp, #7
	if (i2c_burst_read(drv_data->i2c, CST816S_I2C_ADDRESS,
    346a:	6828      	ldr	r0, [r5, #0]
    346c:	9302      	str	r3, [sp, #8]
	msg[0].len = num_write;
    346e:	2301      	movs	r3, #1
    3470:	9303      	str	r3, [sp, #12]
	msg[0].flags = I2C_MSG_WRITE;

	msg[1].buf = (u8_t *)read_buf;
    3472:	ab08      	add	r3, sp, #32
    3474:	9305      	str	r3, [sp, #20]
	msg[1].len = num_read;
    3476:	2340      	movs	r3, #64	; 0x40
    3478:	2400      	movs	r4, #0
    347a:	9306      	str	r3, [sp, #24]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    347c:	2307      	movs	r3, #7
    347e:	f88d 4007 	strb.w	r4, [sp, #7]
	msg[0].flags = I2C_MSG_WRITE;
    3482:	f88d 4010 	strb.w	r4, [sp, #16]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    3486:	f88d 301c 	strb.w	r3, [sp, #28]
	return api->transfer(dev, msgs, num_msgs, addr);
    348a:	6843      	ldr	r3, [r0, #4]
    348c:	2202      	movs	r2, #2
    348e:	685e      	ldr	r6, [r3, #4]
    3490:	a902      	add	r1, sp, #8
    3492:	2315      	movs	r3, #21
    3494:	47b0      	blx	r6
    3496:	42a0      	cmp	r0, r4
    3498:	db14      	blt.n	34c4 <cst816s_sample_fetch+0x64>
	msb = buf[3] & 0x0f;
    349a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
	drv_data->x_sample = (msb<<8)|lsb; 
    349e:	f003 020f 	and.w	r2, r3, #15
    34a2:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    34a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    34aa:	80ab      	strh	r3, [r5, #4]
	msb = buf[5] & 0x0f;
    34ac:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
	drv_data->y_sample = (msb<<8)|lsb; // todo check if buf[5] is indeed Y
    34b0:	f003 020f 	and.w	r2, r3, #15
    34b4:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
    34b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    34bc:	80eb      	strh	r3, [r5, #6]
	return 0;
    34be:	4620      	mov	r0, r4
}
    34c0:	b018      	add	sp, #96	; 0x60
    34c2:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    34c4:	f06f 0004 	mvn.w	r0, #4
    34c8:	e7fa      	b.n	34c0 <cst816s_sample_fetch+0x60>

000034ca <cst816s_attr_set>:
	if (chan != SENSOR_CHAN_ACCEL_XYZ) {
    34ca:	2903      	cmp	r1, #3
}
    34cc:	bf14      	ite	ne
    34ce:	f06f 0022 	mvnne.w	r0, #34	; 0x22
    34d2:	2000      	moveq	r0, #0
    34d4:	4770      	bx	lr

000034d6 <cst816s_trigger_set>:
	struct cst816s_data *drv_data = dev->driver_data;
    34d6:	6883      	ldr	r3, [r0, #8]
	if (trig->type == SENSOR_TRIG_DATA_READY) {
    34d8:	8808      	ldrh	r0, [r1, #0]
    34da:	2801      	cmp	r0, #1
    34dc:	d105      	bne.n	34ea <cst816s_trigger_set+0x14>
		drv_data->data_ready_handler = handler;
    34de:	61da      	str	r2, [r3, #28]
		if (handler == NULL) {
    34e0:	b10a      	cbz	r2, 34e6 <cst816s_trigger_set+0x10>
		drv_data->data_ready_trigger = *trig;
    34e2:	6808      	ldr	r0, [r1, #0]
    34e4:	6198      	str	r0, [r3, #24]
	return 0;
    34e6:	2000      	movs	r0, #0
    34e8:	4770      	bx	lr
		return -ENOTSUP;
    34ea:	f06f 0022 	mvn.w	r0, #34	; 0x22
    34ee:	4770      	bx	lr

000034f0 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    34f0:	4700      	bx	r0

000034f2 <nrf_twi_event_clear>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    34f2:	2300      	movs	r3, #0
    34f4:	5043      	str	r3, [r0, r1]
{
    34f6:	b082      	sub	sp, #8
    volatile uint32_t dummy = *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event));
    34f8:	5843      	ldr	r3, [r0, r1]
    34fa:	9301      	str	r3, [sp, #4]
    (void)dummy;
    34fc:	9b01      	ldr	r3, [sp, #4]
}
    34fe:	b002      	add	sp, #8
    3500:	4770      	bx	lr

00003502 <twi_send_byte>:
    if (p_cb->bytes_transferred < p_cb->curr_length)
    3502:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    3504:	6a8a      	ldr	r2, [r1, #40]	; 0x28
    3506:	4293      	cmp	r3, r2
    3508:	d208      	bcs.n	351c <twi_send_byte+0x1a>
        nrf_twi_txd_set(p_twi, p_cb->p_curr_buf[p_cb->bytes_transferred]);
    350a:	6a4a      	ldr	r2, [r1, #36]	; 0x24
    p_reg->TXD = data;
    350c:	5cd2      	ldrb	r2, [r2, r3]
    350e:	f8c0 251c 	str.w	r2, [r0, #1308]	; 0x51c
        ++(p_cb->bytes_transferred);
    3512:	3301      	adds	r3, #1
    3514:	634b      	str	r3, [r1, #52]	; 0x34
    return true;
    3516:	2301      	movs	r3, #1
}
    3518:	4618      	mov	r0, r3
    351a:	4770      	bx	lr
        if (p_cb->curr_tx_no_stop)
    351c:	f891 302c 	ldrb.w	r3, [r1, #44]	; 0x2c
    3520:	b11b      	cbz	r3, 352a <twi_send_byte+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3522:	2301      	movs	r3, #1
    3524:	61c3      	str	r3, [r0, #28]
            return false;
    3526:	2300      	movs	r3, #0
    3528:	e7f6      	b.n	3518 <twi_send_byte+0x16>
        else if(TWI_FLAG_SUSPEND(p_cb->flags))
    352a:	6a0a      	ldr	r2, [r1, #32]
    352c:	f012 0f40 	tst.w	r2, #64	; 0x40
    3530:	f04f 0201 	mov.w	r2, #1
    3534:	bf15      	itete	ne
    3536:	61c2      	strne	r2, [r0, #28]
    3538:	6142      	streq	r2, [r0, #20]
            p_cb->prev_suspend = TWI_SUSPEND_TX;
    353a:	f881 202d 	strbne.w	r2, [r1, #45]	; 0x2d
    return true;
    353e:	4613      	moveq	r3, r2
    3540:	e7ea      	b.n	3518 <twi_send_byte+0x16>

00003542 <twi_transfer>:
    bool do_stop_check = ((p_cb->error) || ((p_cb->bytes_transferred) == p_cb->curr_length));
    3542:	f891 202f 	ldrb.w	r2, [r1, #47]	; 0x2f
{
    3546:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3548:	4604      	mov	r4, r0
    354a:	460d      	mov	r5, r1
    bool do_stop_check = ((p_cb->error) || ((p_cb->bytes_transferred) == p_cb->curr_length));
    354c:	2a00      	cmp	r2, #0
    354e:	d160      	bne.n	3612 <twi_transfer+0xd0>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3550:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
    3554:	6b4e      	ldr	r6, [r1, #52]	; 0x34
    3556:	6a8f      	ldr	r7, [r1, #40]	; 0x28
    else if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    3558:	b1b3      	cbz	r3, 3588 <twi_transfer+0x46>
        nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    355a:	f44f 7192 	mov.w	r1, #292	; 0x124
                nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    355e:	f7ff ffc8 	bl	34f2 <nrf_twi_event_clear>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3562:	2301      	movs	r3, #1
    3564:	6163      	str	r3, [r4, #20]
                p_cb->error = true;
    3566:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
    if (do_stop_check && nrf_twi_event_check(p_twi, NRF_TWI_EVENT_STOPPED))
    356a:	42be      	cmp	r6, r7
    356c:	d14f      	bne.n	360e <twi_transfer+0xcc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    356e:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    3572:	2b00      	cmp	r3, #0
    3574:	d04b      	beq.n	360e <twi_transfer+0xcc>
        nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_STOPPED);
    3576:	f44f 7182 	mov.w	r1, #260	; 0x104
    357a:	4620      	mov	r0, r4
    357c:	f7ff ffb9 	bl	34f2 <nrf_twi_event_clear>
        p_cb->prev_suspend = TWI_NO_SUSPEND;
    3580:	2200      	movs	r2, #0
    3582:	f885 202d 	strb.w	r2, [r5, #45]	; 0x2d
        return false;
    3586:	e013      	b.n	35b0 <twi_transfer+0x6e>
    3588:	f8d0 311c 	ldr.w	r3, [r0, #284]	; 0x11c
        if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_TXDSENT))
    358c:	b193      	cbz	r3, 35b4 <twi_transfer+0x72>
            nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    358e:	f44f 718e 	mov.w	r1, #284	; 0x11c
    3592:	f7ff ffae 	bl	34f2 <nrf_twi_event_clear>
    3596:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
            if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    359a:	b11b      	cbz	r3, 35a4 <twi_transfer+0x62>
                nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    359c:	f44f 7192 	mov.w	r1, #292	; 0x124
    35a0:	4620      	mov	r0, r4
    35a2:	e7dc      	b.n	355e <twi_transfer+0x1c>
                if (!twi_send_byte(p_twi, p_cb))
    35a4:	4629      	mov	r1, r5
    35a6:	f7ff ffac 	bl	3502 <twi_send_byte>
    35aa:	4602      	mov	r2, r0
    35ac:	2800      	cmp	r0, #0
    35ae:	d1dc      	bne.n	356a <twi_transfer+0x28>
}
    35b0:	4610      	mov	r0, r2
    35b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    35b4:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
        else if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_RXDREADY))
    35b8:	2b00      	cmp	r3, #0
    35ba:	d0d6      	beq.n	356a <twi_transfer+0x28>
            nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);
    35bc:	f44f 7184 	mov.w	r1, #264	; 0x108
    35c0:	f7ff ff97 	bl	34f2 <nrf_twi_event_clear>
    35c4:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
            if (nrf_twi_event_check(p_twi, NRF_TWI_EVENT_ERROR))
    35c8:	2b00      	cmp	r3, #0
    35ca:	d1e7      	bne.n	359c <twi_transfer+0x5a>
    if (p_cb->bytes_transferred < p_cb->curr_length)
    35cc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    35ce:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    35d0:	428b      	cmp	r3, r1
    35d2:	d2ca      	bcs.n	356a <twi_transfer+0x28>
        p_cb->p_curr_buf[p_cb->bytes_transferred] = nrf_twi_rxd_get(p_twi);
    35d4:	6a69      	ldr	r1, [r5, #36]	; 0x24
    return (uint8_t)p_reg->RXD;
    35d6:	f8d0 0518 	ldr.w	r0, [r0, #1304]	; 0x518
    35da:	54c8      	strb	r0, [r1, r3]
        ++(p_cb->bytes_transferred);
    35dc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    35de:	6aa9      	ldr	r1, [r5, #40]	; 0x28
        ++(p_cb->bytes_transferred);
    35e0:	3301      	adds	r3, #1
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    35e2:	1e48      	subs	r0, r1, #1
    35e4:	4283      	cmp	r3, r0
        ++(p_cb->bytes_transferred);
    35e6:	636b      	str	r3, [r5, #52]	; 0x34
        if ((p_cb->bytes_transferred == p_cb->curr_length - 1) && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    35e8:	d108      	bne.n	35fc <twi_transfer+0xba>
    35ea:	6a28      	ldr	r0, [r5, #32]
    35ec:	0640      	lsls	r0, r0, #25
    35ee:	d41d      	bmi.n	362c <twi_transfer+0xea>
    p_reg->SHORTS = mask;
    35f0:	2302      	movs	r3, #2
    35f2:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    35f6:	2301      	movs	r3, #1
    35f8:	6223      	str	r3, [r4, #32]
    35fa:	e7b6      	b.n	356a <twi_transfer+0x28>
        else if (p_cb->bytes_transferred == p_cb->curr_length && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    35fc:	428b      	cmp	r3, r1
    35fe:	d1fa      	bne.n	35f6 <twi_transfer+0xb4>
    3600:	6a2b      	ldr	r3, [r5, #32]
    3602:	065b      	lsls	r3, r3, #25
    3604:	d5b1      	bpl.n	356a <twi_transfer+0x28>
            p_cb->prev_suspend = TWI_SUSPEND_RX;
    3606:	2302      	movs	r3, #2
    3608:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
            return false;
    360c:	e7d0      	b.n	35b0 <twi_transfer+0x6e>
    return true;
    360e:	2201      	movs	r2, #1
    3610:	e7ce      	b.n	35b0 <twi_transfer+0x6e>
        nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_ERROR);
    3612:	f44f 7192 	mov.w	r1, #292	; 0x124
    3616:	f7ff ff6c 	bl	34f2 <nrf_twi_event_clear>
        nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_TXDSENT);
    361a:	f44f 718e 	mov.w	r1, #284	; 0x11c
    361e:	f7ff ff68 	bl	34f2 <nrf_twi_event_clear>
        nrf_twi_event_clear(p_twi, NRF_TWI_EVENT_RXDREADY);
    3622:	f44f 7184 	mov.w	r1, #264	; 0x108
    3626:	f7ff ff64 	bl	34f2 <nrf_twi_event_clear>
    if (do_stop_check && nrf_twi_event_check(p_twi, NRF_TWI_EVENT_STOPPED))
    362a:	e7a0      	b.n	356e <twi_transfer+0x2c>
        else if (p_cb->bytes_transferred == p_cb->curr_length && (!TWI_FLAG_SUSPEND(p_cb->flags)))
    362c:	428b      	cmp	r3, r1
    362e:	d1e2      	bne.n	35f6 <twi_transfer+0xb4>
    3630:	e7e9      	b.n	3606 <twi_transfer+0xc4>

00003632 <arch_system_halt>:
	__asm__ volatile(
    3632:	f04f 0220 	mov.w	r2, #32
    3636:	f3ef 8311 	mrs	r3, BASEPRI
    363a:	f382 8811 	msr	BASEPRI, r2
    363e:	f3bf 8f6f 	isb	sy
	 */

	(void)arch_irq_lock();
	for (;;) {
		/* Spin endlessly */
	}
    3642:	e7fe      	b.n	3642 <arch_system_halt+0x10>

00003644 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    3644:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    3646:	f7ff fff4 	bl	3632 <arch_system_halt>

0000364a <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    364a:	b570      	push	{r4, r5, r6, lr}
    364c:	4605      	mov	r5, r0
    364e:	460e      	mov	r6, r1
	return z_impl_k_current_get();
    3650:	f7ff f962 	bl	2918 <z_impl_k_current_get>
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	k_sys_fatal_error_handler(reason, esf);
    3654:	4631      	mov	r1, r6
    3656:	4604      	mov	r4, r0
    3658:	4628      	mov	r0, r5
    365a:	f7ff fff3 	bl	3644 <k_sys_fatal_error_handler>
	z_impl_k_thread_abort(thread);
    365e:	4620      	mov	r0, r4
			}
#endif /*CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION */
	}

	k_thread_abort(thread);
}
    3660:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3664:	f7fd ba08 	b.w	a78 <z_impl_k_thread_abort>

00003668 <z_sys_power_save_idle_exit>:
	z_clock_idle_exit();
    3668:	f7ff bca1 	b.w	2fae <z_clock_idle_exit>

0000366c <z_is_thread_ready>:
	return !((z_is_thread_prevented_from_running(thread)) != 0 ||
    366c:	7b43      	ldrb	r3, [r0, #13]
    366e:	06db      	lsls	r3, r3, #27
    3670:	bf03      	ittte	eq
    3672:	6980      	ldreq	r0, [r0, #24]
    3674:	fab0 f080 	clzeq	r0, r0
    3678:	0940      	lsreq	r0, r0, #5
    367a:	2000      	movne	r0, #0
}
    367c:	4770      	bx	lr

0000367e <z_reschedule>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    367e:	b921      	cbnz	r1, 368a <z_reschedule+0xc>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3680:	f3ef 8005 	mrs	r0, IPSR
    3684:	b908      	cbnz	r0, 368a <z_reschedule+0xc>
    3686:	f7fc bfff 	b.w	688 <arch_swap>
	__asm__ volatile(
    368a:	f381 8811 	msr	BASEPRI, r1
    368e:	f3bf 8f6f 	isb	sy
}
    3692:	4770      	bx	lr

00003694 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3694:	4603      	mov	r3, r0
    3696:	b920      	cbnz	r0, 36a2 <z_reschedule_irqlock+0xe>
    3698:	f3ef 8205 	mrs	r2, IPSR
    369c:	b90a      	cbnz	r2, 36a2 <z_reschedule_irqlock+0xe>
    369e:	f7fc bff3 	b.w	688 <arch_swap>
    36a2:	f383 8811 	msr	BASEPRI, r3
    36a6:	f3bf 8f6f 	isb	sy
}
    36aa:	4770      	bx	lr

000036ac <z_reschedule_unlocked>:
	__asm__ volatile(
    36ac:	f04f 0320 	mov.w	r3, #32
    36b0:	f3ef 8011 	mrs	r0, BASEPRI
    36b4:	f383 8811 	msr	BASEPRI, r3
    36b8:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    36bc:	f7ff bfea 	b.w	3694 <z_reschedule_irqlock>

000036c0 <z_priq_dumb_best>:
	return list->head == list;
    36c0:	6803      	ldr	r3, [r0, #0]
}
    36c2:	4298      	cmp	r0, r3
    36c4:	bf14      	ite	ne
    36c6:	4618      	movne	r0, r3
    36c8:	2000      	moveq	r0, #0
    36ca:	4770      	bx	lr

000036cc <z_thread_timeout>:
	if (thread->base.pended_on != NULL) {
    36cc:	f850 3c10 	ldr.w	r3, [r0, #-16]
{
    36d0:	b570      	push	{r4, r5, r6, lr}
    36d2:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    36d4:	f1a0 0518 	sub.w	r5, r0, #24
	if (thread->base.pended_on != NULL) {
    36d8:	b1cb      	cbz	r3, 370e <z_thread_timeout+0x42>
    36da:	f04f 0320 	mov.w	r3, #32
    36de:	f3ef 8611 	mrs	r6, BASEPRI
    36e2:	f383 8811 	msr	BASEPRI, r3
    36e6:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    36ea:	4629      	mov	r1, r5
    36ec:	f850 0c10 	ldr.w	r0, [r0, #-16]
    36f0:	f7fe ff48 	bl	2584 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    36f4:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    36f8:	f023 0302 	bic.w	r3, r3, #2
    36fc:	f804 3c0b 	strb.w	r3, [r4, #-11]
	__asm__ volatile(
    3700:	f386 8811 	msr	BASEPRI, r6
    3704:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    3708:	2300      	movs	r3, #0
    370a:	f844 3c10 	str.w	r3, [r4, #-16]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    370e:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    3712:	f023 0314 	bic.w	r3, r3, #20
    3716:	f804 3c0b 	strb.w	r3, [r4, #-11]
	if (z_is_thread_ready(thread)) {
    371a:	4628      	mov	r0, r5
    371c:	f7ff ffa6 	bl	366c <z_is_thread_ready>
    3720:	b120      	cbz	r0, 372c <z_thread_timeout+0x60>
		z_add_thread_to_ready_q(thread);
    3722:	4628      	mov	r0, r5
}
    3724:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    3728:	f7fe bf7c 	b.w	2624 <z_add_thread_to_ready_q>
    372c:	bd70      	pop	{r4, r5, r6, pc}

0000372e <z_unpend_first_thread>:
{
    372e:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    3730:	f04f 0320 	mov.w	r3, #32
    3734:	f3ef 8211 	mrs	r2, BASEPRI
    3738:	f383 8811 	msr	BASEPRI, r3
    373c:	f3bf 8f6f 	isb	sy
		ret = _priq_wait_best(&wait_q->waitq);
    3740:	f7ff ffbe 	bl	36c0 <z_priq_dumb_best>
    3744:	4604      	mov	r4, r0
	__asm__ volatile(
    3746:	f382 8811 	msr	BASEPRI, r2
    374a:	f3bf 8f6f 	isb	sy

static inline struct k_thread *z_unpend1_no_timeout(_wait_q_t *wait_q)
{
	struct k_thread *thread = z_find_first_thread_to_unpend(wait_q, NULL);

	if (thread != NULL) {
    374e:	b1c8      	cbz	r0, 3784 <z_unpend_first_thread+0x56>
	__asm__ volatile(
    3750:	f04f 0320 	mov.w	r3, #32
    3754:	f3ef 8511 	mrs	r5, BASEPRI
    3758:	f383 8811 	msr	BASEPRI, r3
    375c:	f3bf 8f6f 	isb	sy
		_priq_wait_remove(&pended_on(thread)->waitq, thread);
    3760:	4601      	mov	r1, r0
    3762:	6880      	ldr	r0, [r0, #8]
    3764:	f7fe ff0e 	bl	2584 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    3768:	7b63      	ldrb	r3, [r4, #13]
    376a:	f023 0302 	bic.w	r3, r3, #2
    376e:	7363      	strb	r3, [r4, #13]
	__asm__ volatile(
    3770:	f385 8811 	msr	BASEPRI, r5
    3774:	f3bf 8f6f 	isb	sy
	thread->base.pended_on = NULL;
    3778:	2300      	movs	r3, #0
    377a:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
    377c:	f104 0018 	add.w	r0, r4, #24
    3780:	f000 f816 	bl	37b0 <z_abort_timeout>
}
    3784:	4620      	mov	r0, r4
    3786:	bd38      	pop	{r3, r4, r5, pc}

00003788 <z_impl_k_sem_init>:
	sem->limit = limit;
    3788:	e9c0 1202 	strd	r1, r2, [r0, #8]
	list->tail = (sys_dnode_t *)list;
    378c:	e9c0 0000 	strd	r0, r0, [r0]
}
    3790:	4770      	bx	lr

00003792 <z_new_thread_init>:
{
    3792:	b510      	push	{r4, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       u32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */

	thread_base->user_options = (u8_t)options;
    3794:	9c02      	ldr	r4, [sp, #8]
    3796:	7304      	strb	r4, [r0, #12]
	thread_base->thread_state = (u8_t)initial_state;

	thread_base->prio = priority;
    3798:	7383      	strb	r3, [r0, #14]
	thread_base->thread_state = (u8_t)initial_state;
    379a:	2404      	movs	r4, #4

	thread_base->sched_locked = 0U;
    379c:	2300      	movs	r3, #0
	thread_base->thread_state = (u8_t)initial_state;
    379e:	7344      	strb	r4, [r0, #13]
	thread_base->sched_locked = 0U;
    37a0:	73c3      	strb	r3, [r0, #15]
	node->prev = NULL;
    37a2:	e9c0 3306 	strd	r3, r3, [r0, #24]
	thread->fn_abort = NULL;
    37a6:	e9c0 3313 	strd	r3, r3, [r0, #76]	; 0x4c
	thread->stack_info.size = (u32_t)stackSize;
    37aa:	e9c0 1216 	strd	r1, r2, [r0, #88]	; 0x58
}
    37ae:	bd10      	pop	{r4, pc}

000037b0 <z_abort_timeout>:
{
    37b0:	b510      	push	{r4, lr}
	__asm__ volatile(
    37b2:	f04f 0220 	mov.w	r2, #32
    37b6:	f3ef 8411 	mrs	r4, BASEPRI
    37ba:	f382 8811 	msr	BASEPRI, r2
    37be:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    37c2:	6803      	ldr	r3, [r0, #0]
    37c4:	b13b      	cbz	r3, 37d6 <z_abort_timeout+0x26>
			remove_timeout(to);
    37c6:	f7ff f9c7 	bl	2b58 <remove_timeout>
			ret = 0;
    37ca:	2000      	movs	r0, #0
	__asm__ volatile(
    37cc:	f384 8811 	msr	BASEPRI, r4
    37d0:	f3bf 8f6f 	isb	sy
}
    37d4:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    37d6:	f06f 0015 	mvn.w	r0, #21
    37da:	e7f7      	b.n	37cc <z_abort_timeout+0x1c>

000037dc <z_get_next_timeout_expiry>:
{
    37dc:	b510      	push	{r4, lr}
	__asm__ volatile(
    37de:	f04f 0320 	mov.w	r3, #32
    37e2:	f3ef 8411 	mrs	r4, BASEPRI
    37e6:	f383 8811 	msr	BASEPRI, r3
    37ea:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    37ee:	f7ff f9c7 	bl	2b80 <next_timeout>
	__asm__ volatile(
    37f2:	f384 8811 	msr	BASEPRI, r4
    37f6:	f3bf 8f6f 	isb	sy
}
    37fa:	bd10      	pop	{r4, pc}

000037fc <z_set_timeout_expiry>:
{
    37fc:	b570      	push	{r4, r5, r6, lr}
    37fe:	4604      	mov	r4, r0
    3800:	460e      	mov	r6, r1
	__asm__ volatile(
    3802:	f04f 0320 	mov.w	r3, #32
    3806:	f3ef 8511 	mrs	r5, BASEPRI
    380a:	f383 8811 	msr	BASEPRI, r3
    380e:	f3bf 8f6f 	isb	sy
		int next = next_timeout();
    3812:	f7ff f9b5 	bl	2b80 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    3816:	2801      	cmp	r0, #1
    3818:	dd05      	ble.n	3826 <z_set_timeout_expiry+0x2a>
    381a:	42a0      	cmp	r0, r4
    381c:	dd03      	ble.n	3826 <z_set_timeout_expiry+0x2a>
			z_clock_set_timeout(ticks, idle);
    381e:	4631      	mov	r1, r6
    3820:	4620      	mov	r0, r4
    3822:	f7fc feb3 	bl	58c <z_clock_set_timeout>
	__asm__ volatile(
    3826:	f385 8811 	msr	BASEPRI, r5
    382a:	f3bf 8f6f 	isb	sy
}
    382e:	bd70      	pop	{r4, r5, r6, pc}

00003830 <_OffsetAbsSyms>:
					    sizeof(struct _preempt_float));
#else
GEN_ABSOLUTE_SYM(_K_THREAD_NO_FLOAT_SIZEOF, sizeof(struct k_thread));
#endif

GEN_ABS_SYM_END
    3830:	4770      	bx	lr
