Running: X:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o X:/Xilinx/Memari/Exp01/full_adder_TB_isim_beh.exe -prj X:/Xilinx/Memari/Exp01/full_adder_TB_beh.prj work.full_adder_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "X:/Xilinx/Memari/Exp01/XOR_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp01/AND_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp01/OR_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp01/half_adder.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp01/full_adder.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp01/full_adder_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity AND_gate [and_gate_default]
Compiling architecture behavioral of entity XOR_gate [xor_gate_default]
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity OR_gate [or_gate_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture test of entity full_adder_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable X:/Xilinx/Memari/Exp01/full_adder_TB_isim_beh.exe
Fuse Memory Usage: 30072 KB
Fuse CPU Usage: 2358 ms
