// Seed: 2172513119
module module_0 ();
  assign id_1 = 1;
  tri id_2;
  tri id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input tri id_9,
    input logic id_10,
    output tri1 id_11,
    output tri1 id_12,
    output logic id_13,
    input supply1 id_14,
    input uwire id_15,
    output tri1 id_16,
    output supply1 id_17,
    input wor id_18
);
  always @(*) begin : LABEL_0
    if (id_9) id_13 <= id_10;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
