<stg><name>choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tmp2_im_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_im_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %tmp2_re = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_re"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %zext_ln477_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln477

]]></Node>
<StgValue><ssdm name="zext_ln477_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %L_internal_im_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_2_load

]]></Node>
<StgValue><ssdm name="L_internal_im_2_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %L_internal_im_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_1_load

]]></Node>
<StgValue><ssdm name="L_internal_im_1_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %L_internal_im_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_load

]]></Node>
<StgValue><ssdm name="L_internal_im_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %L_internal_re_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_2_load

]]></Node>
<StgValue><ssdm name="L_internal_re_2_load_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %L_internal_re_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_1_load

]]></Node>
<StgValue><ssdm name="L_internal_re_1_load_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %L_internal_re_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_load

]]></Node>
<StgValue><ssdm name="L_internal_re_load_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %j_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %j

]]></Node>
<StgValue><ssdm name="j_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %sext_ln59_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="sext_ln59_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:12 %sext_ln59_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln59

]]></Node>
<StgValue><ssdm name="sext_ln59_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="1">
<![CDATA[
newFuncRoot:13 %zext_ln477_cast = zext i1 %zext_ln477_read

]]></Node>
<StgValue><ssdm name="zext_ln477_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1">
<![CDATA[
newFuncRoot:14 %j_cast = zext i1 %j_read

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:15 %sext_ln59_1_cast = sext i31 %sext_ln59_1_read

]]></Node>
<StgValue><ssdm name="sext_ln59_1_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:16 %sext_ln59_cast = sext i31 %sext_ln59_read

]]></Node>
<StgValue><ssdm name="sext_ln59_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln179 = store i32 %sext_ln59_cast, i32 %tmp2_re

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln179 = store i32 %sext_ln59_1_cast, i32 %tmp2_im_1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %k = phi i1 0, void %newFuncRoot, i1 %xor_ln481, void %for.inc.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="1">
<![CDATA[
for.inc:1 %zext_ln481 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln481"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc:2 %xor_ln481_1 = xor i1 %k, i1 %j_read

]]></Node>
<StgValue><ssdm name="xor_ln481_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln481 = br i1 %xor_ln481_1, void %for.end.loopexit.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln481"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:91 %xor_ln481 = xor i1 %k, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln481"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split:4 %add_ln484 = add i2 %zext_ln481, i2 %tmp

]]></Node>
<StgValue><ssdm name="add_ln484"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc.split:5 %tmp_re = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %L_internal_re_load_read, i2 2, i16 %L_internal_re_1_load_read, i2 3, i16 %L_internal_re_2_load_read, i16 0, i2 %add_ln484

]]></Node>
<StgValue><ssdm name="tmp_re"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc.split:6 %tmp_im = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %L_internal_im_load_read, i2 2, i16 %L_internal_im_1_load_read, i2 3, i16 %L_internal_im_2_load_read, i16 0, i2 %add_ln484

]]></Node>
<StgValue><ssdm name="tmp_im"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:7 %tmp_re_5 = sub i16 0, i16 %tmp_re

]]></Node>
<StgValue><ssdm name="tmp_re_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:8 %tmp_im_5 = sub i16 0, i16 %tmp_im

]]></Node>
<StgValue><ssdm name="tmp_im_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split:9 %add_ln484_2 = add i2 %j_cast, i2 %zext_ln477_cast

]]></Node>
<StgValue><ssdm name="add_ln484_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split:10 %add_ln484_1 = add i2 %add_ln484_2, i2 %zext_ln481

]]></Node>
<StgValue><ssdm name="add_ln484_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split:11 %icmp_ln352 = icmp_eq  i2 %add_ln484_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln352"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split:12 %tmp_re_2 = select i1 %icmp_ln352, i16 %L_internal_re_1_load_read, i16 %L_internal_re_load_read

]]></Node>
<StgValue><ssdm name="tmp_re_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.split:13 %tmp_im_2 = select i1 %icmp_ln352, i16 %L_internal_im_1_load_read, i16 %L_internal_im_load_read

]]></Node>
<StgValue><ssdm name="tmp_im_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:14 %sub_ln345 = sub i16 0, i16 %tmp_im_2

]]></Node>
<StgValue><ssdm name="sub_ln345"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:15 %sext_ln99 = sext i16 %tmp_re_5

]]></Node>
<StgValue><ssdm name="sext_ln99"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:16 %sext_ln99_1 = sext i16 %tmp_re_2

]]></Node>
<StgValue><ssdm name="sext_ln99_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:17 %mul_ln99 = mul i32 %sext_ln99_1, i32 %sext_ln99

]]></Node>
<StgValue><ssdm name="mul_ln99"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:18 %tmp1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln99, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="32">
<![CDATA[
for.inc.split:20 %trunc_ln99 = trunc i32 %mul_ln99

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:26 %sext_ln100 = sext i16 %tmp_im_5

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:27 %sext_ln100_1 = sext i16 %sub_ln345

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:28 %mul_ln100 = mul i32 %sext_ln100_1, i32 %sext_ln100

]]></Node>
<StgValue><ssdm name="mul_ln100"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:29 %tmp2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln100, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="32">
<![CDATA[
for.inc.split:31 %trunc_ln100 = trunc i32 %mul_ln100

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:36 %mul_ln101 = mul i32 %sext_ln100_1, i32 %sext_ln99

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:37 %tmp3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln101, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="32">
<![CDATA[
for.inc.split:39 %trunc_ln101 = trunc i32 %mul_ln101

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:45 %mul_ln102 = mul i32 %sext_ln99_1, i32 %sext_ln100

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:46 %tmp4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln102, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="32">
<![CDATA[
for.inc.split:48 %trunc_ln102 = trunc i32 %mul_ln102

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:19 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 14

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:21 %icmp_ln99 = icmp_ne  i14 %trunc_ln99, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:22 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 15

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:23 %or_ln99 = or i1 %tmp_2, i1 %icmp_ln99

]]></Node>
<StgValue><ssdm name="or_ln99"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:24 %and_ln99 = and i1 %or_ln99, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln99"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="1">
<![CDATA[
for.inc.split:25 %zext_ln100 = zext i1 %and_ln99

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:30 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 14

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:32 %icmp_ln100 = icmp_ne  i14 %trunc_ln100, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:33 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:34 %or_ln100 = or i1 %tmp_4, i1 %icmp_ln100

]]></Node>
<StgValue><ssdm name="or_ln100"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:35 %and_ln100 = and i1 %or_ln100, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln100"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:38 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln101, i32 14

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:40 %icmp_ln101 = icmp_ne  i14 %trunc_ln101, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:41 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln101, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:42 %or_ln101 = or i1 %tmp_6, i1 %icmp_ln101

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:43 %and_ln101 = and i1 %or_ln101, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln101"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="1">
<![CDATA[
for.inc.split:44 %zext_ln102 = zext i1 %and_ln101

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:47 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln102, i32 14

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:49 %icmp_ln102 = icmp_ne  i14 %trunc_ln102, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:50 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln102, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:51 %or_ln102 = or i1 %tmp_8, i1 %icmp_ln102

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:52 %and_ln102 = and i1 %or_ln102, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln102"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="1">
<![CDATA[
for.inc.split:53 %and_ln102_cast = zext i1 %and_ln102

]]></Node>
<StgValue><ssdm name="and_ln102_cast"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc.split:54 %select_ln100 = select i1 %and_ln100, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split:56 %add_ln103 = add i2 %zext_ln100, i2 %select_ln100

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split:60 %add_ln103_3 = add i2 %zext_ln102, i2 %and_ln102_cast

]]></Node>
<StgValue><ssdm name="add_ln103_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="88" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:55 %tmp2_2 = sub i16 %tmp1, i16 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="2">
<![CDATA[
for.inc.split:57 %sext_ln103 = sext i2 %add_ln103

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:58 %tmp5_re = add i16 %sext_ln103, i16 %tmp2_2

]]></Node>
<StgValue><ssdm name="tmp5_re"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:59 %add_ln103_2 = add i16 %tmp3, i16 %tmp4

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="2">
<![CDATA[
for.inc.split:61 %zext_ln103 = zext i2 %add_ln103_3

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:62 %tmp5_im = add i16 %zext_ln103, i16 %add_ln103_2

]]></Node>
<StgValue><ssdm name="tmp5_im"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %tmp2_im_1_load_1 = load i32 %tmp2_im_1

]]></Node>
<StgValue><ssdm name="tmp2_im_1_load_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.loopexit.exitStub:1 %tmp2_re_load_1 = load i32 %tmp2_re

]]></Node>
<StgValue><ssdm name="tmp2_re_load_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.loopexit.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %product_sum_re_2_out, i32 %tmp2_re_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %product_sum_im_2_out, i32 %tmp2_im_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
for.end.loopexit.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %tmp2_im_1_load = load i32 %tmp2_im_1

]]></Node>
<StgValue><ssdm name="tmp2_im_1_load"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:1 %tmp2_re_load = load i32 %tmp2_re

]]></Node>
<StgValue><ssdm name="tmp2_re_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln483 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln483"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln481 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln481"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
for.inc.split:63 %tmp2_re_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp5_re, i15 0

]]></Node>
<StgValue><ssdm name="tmp2_re_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="31">
<![CDATA[
for.inc.split:64 %sext_ln59_2 = sext i31 %tmp2_re_4

]]></Node>
<StgValue><ssdm name="sext_ln59_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="31" op_1_bw="16" op_2_bw="15">
<![CDATA[
for.inc.split:65 %tmp2_im_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp5_im, i15 0

]]></Node>
<StgValue><ssdm name="tmp2_im_3"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="31">
<![CDATA[
for.inc.split:66 %sext_ln59_3 = sext i31 %tmp2_im_3

]]></Node>
<StgValue><ssdm name="sext_ln59_3"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="32">
<![CDATA[
for.inc.split:67 %sext_ln180 = sext i32 %tmp2_re_load

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="33" op_0_bw="31">
<![CDATA[
for.inc.split:68 %sext_ln180_1 = sext i31 %tmp2_re_4

]]></Node>
<StgValue><ssdm name="sext_ln180_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:69 %add_ln180_1 = add i32 %sext_ln59_2, i32 %tmp2_re_load

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:70 %add_ln180 = add i33 %sext_ln180_1, i33 %sext_ln180

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.inc.split:71 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln180, i32 32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:72 %tmp2_re_2 = trunc i33 %add_ln180

]]></Node>
<StgValue><ssdm name="tmp2_re_2"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:73 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln180_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:74 %xor_ln180 = xor i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:75 %and_ln180 = and i1 %tmp_10, i1 %xor_ln180

]]></Node>
<StgValue><ssdm name="and_ln180"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:76 %xor_ln180_1 = xor i1 %tmp_9, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="xor_ln180_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:77 %select_ln180 = select i1 %and_ln180, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:78 %tmp2_re_5 = select i1 %xor_ln180_1, i32 %select_ln180, i32 %tmp2_re_2

]]></Node>
<StgValue><ssdm name="tmp2_re_5"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="33" op_0_bw="32">
<![CDATA[
for.inc.split:79 %sext_ln181 = sext i32 %tmp2_im_1_load

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="33" op_0_bw="31">
<![CDATA[
for.inc.split:80 %sext_ln181_1 = sext i31 %tmp2_im_3

]]></Node>
<StgValue><ssdm name="sext_ln181_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:81 %add_ln181_1 = add i32 %sext_ln59_3, i32 %tmp2_im_1_load

]]></Node>
<StgValue><ssdm name="add_ln181_1"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.split:82 %add_ln181 = add i33 %sext_ln181_1, i33 %sext_ln181

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
for.inc.split:83 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln181, i32 32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="33">
<![CDATA[
for.inc.split:84 %tmp2_im = trunc i33 %add_ln181

]]></Node>
<StgValue><ssdm name="tmp2_im"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:85 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln181_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:86 %xor_ln181 = xor i1 %tmp_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln181"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:87 %and_ln181 = and i1 %tmp_12, i1 %xor_ln181

]]></Node>
<StgValue><ssdm name="and_ln181"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:88 %xor_ln181_1 = xor i1 %tmp_11, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="xor_ln181_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:89 %select_ln181 = select i1 %and_ln181, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln181"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:90 %tmp2_im_4 = select i1 %xor_ln181_1, i32 %select_ln181, i32 %tmp2_im

]]></Node>
<StgValue><ssdm name="tmp2_im_4"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:92 %store_ln179 = store i32 %tmp2_re_5, i32 %tmp2_re

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:93 %store_ln179 = store i32 %tmp2_im_4, i32 %tmp2_im_1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:94 %br_ln481 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln481"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
