"C:\My_Designs\Lab4\lab4\IMPLEMENT\TIME_SIM.VHD" VHDL lab4_timing 1 0 0 -02
. . 0 0 0