Loading plugins phase: Elapsed time ==> 0s.173ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.501ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.063ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Aug 08 14:07:02 2024


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Aug 08 14:07:02 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Aug 08 14:07:02 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Aug 08 14:07:03 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_47
	Net_55
	\Motor_1_PWM:Net_114\
	Net_75
	Net_83
	\Motor_2_PWM:Net_114\
	\QuadDec_1:Net_1129\
	\QuadDec_1:Cnt16:Net_82\
	\QuadDec_1:Cnt16:Net_95\
	\QuadDec_1:Cnt16:Net_91\
	\QuadDec_1:Cnt16:Net_102\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_2:Net_1129\
	\QuadDec_2:Cnt16:Net_82\
	\QuadDec_2:Cnt16:Net_95\
	\QuadDec_2:Cnt16:Net_91\
	\QuadDec_2:Cnt16:Net_102\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_0\
	\UART_1:BUART:reset_sr\
	Net_140
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_131
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\UART_2:BUART:reset_sr\
	Net_154
	\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_145
	\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_2:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_2:BUART:sRX:MODULE_10:lt\
	\UART_2:BUART:sRX:MODULE_10:eq\
	\UART_2:BUART:sRX:MODULE_10:gt\
	\UART_2:BUART:sRX:MODULE_10:gte\
	\UART_2:BUART:sRX:MODULE_10:lte\
	\GlobalClock:Net_260\
	Net_229
	Net_230
	\GlobalClock:Net_53\
	\GlobalClock:TimerUDB:ctrl_ten\
	\GlobalClock:TimerUDB:ctrl_cmode_0\
	\GlobalClock:TimerUDB:ctrl_tmode_1\
	\GlobalClock:TimerUDB:ctrl_tmode_0\
	\GlobalClock:TimerUDB:ctrl_ic_1\
	\GlobalClock:TimerUDB:ctrl_ic_0\
	Net_227
	\GlobalClock:Net_102\
	\GlobalClock:Net_266\


Deleted 87 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_48 to zero
Aliasing \Motor_2_PWM:Net_107\ to \Motor_1_PWM:Net_107\
Aliasing \Motor_2_PWM:Net_113\ to \Motor_1_PWM:Net_113\
Aliasing one to \Motor_1_PWM:Net_113\
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:underflow\ to \QuadDec_1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_1:Cnt16:CounterUDB:tc_i\ to \QuadDec_1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_1:bQuadDec:status_4\ to zero
Aliasing \QuadDec_1:bQuadDec:status_5\ to zero
Aliasing \QuadDec_1:bQuadDec:status_6\ to zero
Aliasing \QuadDec_1:Net_1229\ to \Motor_1_PWM:Net_113\
Aliasing \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:underflow\ to \QuadDec_2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_2:Cnt16:CounterUDB:tc_i\ to \QuadDec_2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_2:bQuadDec:status_4\ to zero
Aliasing \QuadDec_2:bQuadDec:status_5\ to zero
Aliasing \QuadDec_2:bQuadDec:status_6\ to zero
Aliasing \QuadDec_2:Net_1229\ to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_1_EN_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_2_EN_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_1_IN1_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_1_IN2_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_2_IN1_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_2_IN2_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_1_PhaseA_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_1_PhaseB_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_2_PhaseA_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Motor_2_PhaseB_net_0 to \Motor_1_PWM:Net_113\
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \Motor_1_PWM:Net_113\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \Motor_1_PWM:Net_113\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \Motor_1_PWM:Net_113\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \Motor_1_PWM:Net_113\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \Motor_1_PWM:Net_113\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Rx_1_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Tx_1_net_0 to \Motor_1_PWM:Net_113\
Aliasing \UART_2:BUART:tx_hd_send_break\ to zero
Aliasing \UART_2:BUART:HalfDuplexSend\ to zero
Aliasing \UART_2:BUART:FinalParityType_1\ to zero
Aliasing \UART_2:BUART:FinalParityType_0\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_2:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_2:BUART:tx_status_6\ to zero
Aliasing \UART_2:BUART:tx_status_5\ to zero
Aliasing \UART_2:BUART:tx_status_4\ to zero
Aliasing \UART_2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \Motor_1_PWM:Net_113\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN6_1\ to \UART_2:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN6_0\ to \UART_2:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \Motor_1_PWM:Net_113\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN7_1\ to \UART_2:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN7_0\ to \UART_2:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to \Motor_1_PWM:Net_113\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:rx_status_1\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_2\ to \Motor_1_PWM:Net_113\
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_1\ to \Motor_1_PWM:Net_113\
Aliasing \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Rx_2_net_0 to \Motor_1_PWM:Net_113\
Aliasing tmpOE__Tx_2_net_0 to \Motor_1_PWM:Net_113\
Aliasing Net_12 to zero
Aliasing \GlobalClock:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \GlobalClock:TimerUDB:trigger_enable\ to \Motor_1_PWM:Net_113\
Aliasing \GlobalClock:TimerUDB:status_6\ to zero
Aliasing \GlobalClock:TimerUDB:status_5\ to zero
Aliasing \GlobalClock:TimerUDB:status_4\ to zero
Aliasing \GlobalClock:TimerUDB:status_0\ to \GlobalClock:TimerUDB:tc_i\
Aliasing \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \UART_2:BUART:reset_reg\\D\ to zero
Aliasing \UART_2:BUART:rx_break_status\\D\ to zero
Aliasing \GlobalClock:TimerUDB:capture_last\\D\ to zero
Aliasing \GlobalClock:TimerUDB:hwEnable_reg\\D\ to \GlobalClock:TimerUDB:run_mode\
Aliasing \GlobalClock:TimerUDB:capture_out_reg_i\\D\ to \GlobalClock:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \Motor_1_PWM:Net_107\[2] = zero[4]
Removing Lhs of wire Net_48[5] = zero[4]
Removing Rhs of wire Net_51[9] = \Motor_1_PWM:Net_57\[7]
Removing Lhs of wire \Motor_2_PWM:Net_107\[14] = zero[4]
Removing Lhs of wire \Motor_2_PWM:Net_113\[15] = \Motor_1_PWM:Net_113\[3]
Removing Rhs of wire Net_79[19] = \Motor_2_PWM:Net_57\[17]
Removing Rhs of wire \QuadDec_1:Net_1275\[27] = \QuadDec_1:Cnt16:Net_49\[28]
Removing Rhs of wire \QuadDec_1:Net_1275\[27] = \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\[85]
Removing Lhs of wire \QuadDec_1:Cnt16:Net_89\[30] = \QuadDec_1:Net_1251\[31]
Removing Rhs of wire one[36] = \Motor_1_PWM:Net_113\[3]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\[41] = zero[4]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\[42] = zero[4]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\[54] = \QuadDec_1:Cnt16:CounterUDB:control_7\[46]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_rising\[56] = zero[4]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:capt_falling\[57] = \QuadDec_1:Cnt16:CounterUDB:prevCapture\[55]
Removing Rhs of wire \QuadDec_1:Net_1260\[61] = \QuadDec_1:bQuadDec:state_2\[199]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:final_enable\[63] = \QuadDec_1:Cnt16:CounterUDB:control_7\[46]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:counter_enable\[64] = \QuadDec_1:Cnt16:CounterUDB:control_7\[46]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_0\[65] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\[66]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_1\[67] = \QuadDec_1:Cnt16:CounterUDB:per_zero\[68]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_2\[69] = \QuadDec_1:Cnt16:CounterUDB:overflow_status\[70]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_3\[71] = \QuadDec_1:Cnt16:CounterUDB:underflow_status\[72]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:status_4\[73] = \QuadDec_1:Cnt16:CounterUDB:hwCapture\[59]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_5\[74] = \QuadDec_1:Cnt16:CounterUDB:fifo_full\[75]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:status_6\[76] = \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\[77]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow\[79] = \QuadDec_1:Cnt16:CounterUDB:per_FF\[80]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow\[81] = \QuadDec_1:Cnt16:CounterUDB:status_1\[67]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_i\[84] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[62]
Removing Rhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[86] = \QuadDec_1:Cnt16:CounterUDB:cmp_equal\[87]
Removing Rhs of wire \QuadDec_1:Net_1264\[90] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\[89]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:dp_dir\[94] = \QuadDec_1:Net_1251\[31]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\[95] = \QuadDec_1:Net_1251\[31]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\[96] = \QuadDec_1:Cnt16:CounterUDB:count_enable\[93]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\[97] = \QuadDec_1:Cnt16:CounterUDB:reload\[60]
Removing Lhs of wire \QuadDec_1:Net_1290\[174] = \QuadDec_1:Net_1275\[27]
Removing Lhs of wire \QuadDec_1:bQuadDec:index_filt\[197] = \QuadDec_1:Net_1232\[198]
Removing Lhs of wire \QuadDec_1:Net_1232\[198] = one[36]
Removing Rhs of wire \QuadDec_1:bQuadDec:error\[200] = \QuadDec_1:bQuadDec:state_3\[201]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_0\[204] = \QuadDec_1:Net_530\[205]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_1\[206] = \QuadDec_1:Net_611\[207]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_2\[208] = \QuadDec_1:Net_1260\[61]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_3\[209] = \QuadDec_1:bQuadDec:error\[200]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_4\[210] = zero[4]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_5\[211] = zero[4]
Removing Lhs of wire \QuadDec_1:bQuadDec:status_6\[212] = zero[4]
Removing Lhs of wire \QuadDec_1:Net_1229\[216] = one[36]
Removing Lhs of wire \QuadDec_1:Net_1272\[217] = \QuadDec_1:Net_1264\[90]
Removing Rhs of wire \QuadDec_2:Net_1275\[223] = \QuadDec_2:Cnt16:Net_49\[224]
Removing Rhs of wire \QuadDec_2:Net_1275\[223] = \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\[280]
Removing Lhs of wire \QuadDec_2:Cnt16:Net_89\[226] = \QuadDec_2:Net_1251\[227]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\[236] = zero[4]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\[237] = zero[4]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:ctrl_enable\[249] = \QuadDec_2:Cnt16:CounterUDB:control_7\[241]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:capt_rising\[251] = zero[4]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:capt_falling\[252] = \QuadDec_2:Cnt16:CounterUDB:prevCapture\[250]
Removing Rhs of wire \QuadDec_2:Net_1260\[256] = \QuadDec_2:bQuadDec:state_2\[394]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:final_enable\[258] = \QuadDec_2:Cnt16:CounterUDB:control_7\[241]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:counter_enable\[259] = \QuadDec_2:Cnt16:CounterUDB:control_7\[241]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_0\[260] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_status\[261]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_1\[262] = \QuadDec_2:Cnt16:CounterUDB:per_zero\[263]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_2\[264] = \QuadDec_2:Cnt16:CounterUDB:overflow_status\[265]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_3\[266] = \QuadDec_2:Cnt16:CounterUDB:underflow_status\[267]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:status_4\[268] = \QuadDec_2:Cnt16:CounterUDB:hwCapture\[254]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_5\[269] = \QuadDec_2:Cnt16:CounterUDB:fifo_full\[270]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:status_6\[271] = \QuadDec_2:Cnt16:CounterUDB:fifo_nempty\[272]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:overflow\[274] = \QuadDec_2:Cnt16:CounterUDB:per_FF\[275]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:underflow\[276] = \QuadDec_2:Cnt16:CounterUDB:status_1\[262]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:tc_i\[279] = \QuadDec_2:Cnt16:CounterUDB:reload_tc\[257]
Removing Rhs of wire \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[281] = \QuadDec_2:Cnt16:CounterUDB:cmp_equal\[282]
Removing Rhs of wire \QuadDec_2:Net_1264\[285] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\[284]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:dp_dir\[289] = \QuadDec_2:Net_1251\[227]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_2\[290] = \QuadDec_2:Net_1251\[227]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_1\[291] = \QuadDec_2:Cnt16:CounterUDB:count_enable\[288]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cs_addr_0\[292] = \QuadDec_2:Cnt16:CounterUDB:reload\[255]
Removing Lhs of wire \QuadDec_2:Net_1290\[369] = \QuadDec_2:Net_1275\[223]
Removing Lhs of wire \QuadDec_2:bQuadDec:index_filt\[392] = \QuadDec_2:Net_1232\[393]
Removing Lhs of wire \QuadDec_2:Net_1232\[393] = one[36]
Removing Rhs of wire \QuadDec_2:bQuadDec:error\[395] = \QuadDec_2:bQuadDec:state_3\[396]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_0\[399] = \QuadDec_2:Net_530\[400]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_1\[401] = \QuadDec_2:Net_611\[402]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_2\[403] = \QuadDec_2:Net_1260\[256]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_3\[404] = \QuadDec_2:bQuadDec:error\[395]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_4\[405] = zero[4]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_5\[406] = zero[4]
Removing Lhs of wire \QuadDec_2:bQuadDec:status_6\[407] = zero[4]
Removing Lhs of wire \QuadDec_2:Net_1229\[411] = one[36]
Removing Lhs of wire \QuadDec_2:Net_1272\[412] = \QuadDec_2:Net_1264\[285]
Removing Lhs of wire tmpOE__Motor_1_EN_net_0[416] = one[36]
Removing Lhs of wire tmpOE__Motor_2_EN_net_0[422] = one[36]
Removing Lhs of wire tmpOE__Motor_1_IN1_net_0[428] = one[36]
Removing Lhs of wire tmpOE__Motor_1_IN2_net_0[434] = one[36]
Removing Lhs of wire tmpOE__Motor_2_IN1_net_0[440] = one[36]
Removing Lhs of wire tmpOE__Motor_2_IN2_net_0[446] = one[36]
Removing Lhs of wire tmpOE__Motor_1_PhaseA_net_0[452] = one[36]
Removing Lhs of wire tmpOE__Motor_1_PhaseB_net_0[457] = one[36]
Removing Lhs of wire tmpOE__Motor_2_PhaseA_net_0[462] = one[36]
Removing Lhs of wire tmpOE__Motor_2_PhaseB_net_0[467] = one[36]
Removing Rhs of wire Net_135[474] = \UART_1:BUART:rx_interrupt_out\[493]
Removing Lhs of wire \UART_1:Net_61\[475] = \UART_1:Net_9\[472]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[479] = zero[4]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[480] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[481] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[482] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[483] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[484] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[485] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[486] = zero[4]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[497] = \UART_1:BUART:tx_bitclk_dp\[533]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[543] = \UART_1:BUART:tx_counter_dp\[534]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[544] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[545] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[546] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[548] = \UART_1:BUART:tx_fifo_empty\[511]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[550] = \UART_1:BUART:tx_fifo_notfull\[510]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[610] = zero[4]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[618] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[629]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[620] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[630]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[621] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[646]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[622] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[660]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[623] = MODIN1_1[624]
Removing Rhs of wire MODIN1_1[624] = \UART_1:BUART:pollcount_1\[616]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[625] = MODIN1_0[626]
Removing Rhs of wire MODIN1_0[626] = \UART_1:BUART:pollcount_0\[619]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[632] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[633] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[634] = MODIN1_1[624]
Removing Lhs of wire MODIN2_1[635] = MODIN1_1[624]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[636] = MODIN1_0[626]
Removing Lhs of wire MODIN2_0[637] = MODIN1_0[626]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[638] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[639] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[640] = MODIN1_1[624]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[641] = MODIN1_0[626]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[642] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[643] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[648] = MODIN1_1[624]
Removing Lhs of wire MODIN3_1[649] = MODIN1_1[624]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[650] = MODIN1_0[626]
Removing Lhs of wire MODIN3_0[651] = MODIN1_0[626]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[652] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[653] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[654] = MODIN1_1[624]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[655] = MODIN1_0[626]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[656] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[657] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[664] = zero[4]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[665] = \UART_1:BUART:rx_parity_error_status\[666]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[667] = \UART_1:BUART:rx_stop_bit_error\[668]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[678] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[727]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[682] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[749]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[683] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[684] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[685] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[686] = MODIN4_6[687]
Removing Rhs of wire MODIN4_6[687] = \UART_1:BUART:rx_count_6\[605]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[688] = MODIN4_5[689]
Removing Rhs of wire MODIN4_5[689] = \UART_1:BUART:rx_count_5\[606]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[690] = MODIN4_4[691]
Removing Rhs of wire MODIN4_4[691] = \UART_1:BUART:rx_count_4\[607]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[692] = MODIN4_3[693]
Removing Rhs of wire MODIN4_3[693] = \UART_1:BUART:rx_count_3\[608]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[694] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[695] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[696] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[697] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[698] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[699] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[700] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[701] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[702] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[703] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[704] = MODIN4_6[687]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[705] = MODIN4_5[689]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[706] = MODIN4_4[691]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[707] = MODIN4_3[693]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[708] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[709] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[710] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[711] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[712] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[713] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[714] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[729] = \UART_1:BUART:rx_postpoll\[564]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[730] = \UART_1:BUART:rx_parity_bit\[681]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[731] = \UART_1:BUART:rx_postpoll\[564]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[732] = \UART_1:BUART:rx_parity_bit\[681]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[733] = \UART_1:BUART:rx_postpoll\[564]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[734] = \UART_1:BUART:rx_parity_bit\[681]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[736] = one[36]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[737] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[735]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[738] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[735]
Removing Lhs of wire tmpOE__Rx_1_net_0[760] = one[36]
Removing Lhs of wire tmpOE__Tx_1_net_0[765] = one[36]
Removing Rhs of wire Net_149[773] = \UART_2:BUART:rx_interrupt_out\[792]
Removing Lhs of wire \UART_2:Net_61\[774] = \UART_2:Net_9\[771]
Removing Lhs of wire \UART_2:BUART:tx_hd_send_break\[778] = zero[4]
Removing Lhs of wire \UART_2:BUART:HalfDuplexSend\[779] = zero[4]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[780] = zero[4]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[781] = zero[4]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_2\[782] = zero[4]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_1\[783] = zero[4]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_0\[784] = zero[4]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark\[785] = zero[4]
Removing Rhs of wire \UART_2:BUART:tx_bitclk_enable_pre\[796] = \UART_2:BUART:tx_bitclk_dp\[832]
Removing Lhs of wire \UART_2:BUART:tx_counter_tc\[842] = \UART_2:BUART:tx_counter_dp\[833]
Removing Lhs of wire \UART_2:BUART:tx_status_6\[843] = zero[4]
Removing Lhs of wire \UART_2:BUART:tx_status_5\[844] = zero[4]
Removing Lhs of wire \UART_2:BUART:tx_status_4\[845] = zero[4]
Removing Lhs of wire \UART_2:BUART:tx_status_1\[847] = \UART_2:BUART:tx_fifo_empty\[810]
Removing Lhs of wire \UART_2:BUART:tx_status_3\[849] = \UART_2:BUART:tx_fifo_notfull\[809]
Removing Lhs of wire \UART_2:BUART:rx_count7_bit8_wire\[909] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[917] = \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[928]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[919] = \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[929]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[920] = \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[945]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[921] = \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[959]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[922] = \UART_2:BUART:sRX:s23Poll:MODIN5_1\[923]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN5_1\[923] = \UART_2:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[924] = \UART_2:BUART:sRX:s23Poll:MODIN5_0\[925]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN5_0\[925] = \UART_2:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[931] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[932] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[933] = \UART_2:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN6_1\[934] = \UART_2:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[935] = \UART_2:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN6_0\[936] = \UART_2:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[937] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[938] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[939] = \UART_2:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[940] = \UART_2:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[941] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[942] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[947] = \UART_2:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN7_1\[948] = \UART_2:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[949] = \UART_2:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN7_0\[950] = \UART_2:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[951] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[952] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[953] = \UART_2:BUART:pollcount_1\[915]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[954] = \UART_2:BUART:pollcount_0\[918]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[955] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[956] = zero[4]
Removing Lhs of wire \UART_2:BUART:rx_status_1\[963] = zero[4]
Removing Rhs of wire \UART_2:BUART:rx_status_2\[964] = \UART_2:BUART:rx_parity_error_status\[965]
Removing Rhs of wire \UART_2:BUART:rx_status_3\[966] = \UART_2:BUART:rx_stop_bit_error\[967]
Removing Lhs of wire \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_9\[977] = \UART_2:BUART:sRX:MODULE_9:g2:a0:lta_0\[1026]
Removing Lhs of wire \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_10\[981] = \UART_2:BUART:sRX:MODULE_10:g1:a0:xneq\[1048]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_6\[982] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_5\[983] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_4\[984] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_3\[985] = \UART_2:BUART:sRX:MODIN8_6\[986]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN8_6\[986] = \UART_2:BUART:rx_count_6\[904]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_2\[987] = \UART_2:BUART:sRX:MODIN8_5\[988]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN8_5\[988] = \UART_2:BUART:rx_count_5\[905]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_1\[989] = \UART_2:BUART:sRX:MODIN8_4\[990]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN8_4\[990] = \UART_2:BUART:rx_count_4\[906]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newa_0\[991] = \UART_2:BUART:sRX:MODIN8_3\[992]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN8_3\[992] = \UART_2:BUART:rx_count_3\[907]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_6\[993] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_5\[994] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_4\[995] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_3\[996] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_2\[997] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_1\[998] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:newb_0\[999] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_6\[1000] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_5\[1001] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_4\[1002] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_3\[1003] = \UART_2:BUART:rx_count_6\[904]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_2\[1004] = \UART_2:BUART:rx_count_5\[905]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_1\[1005] = \UART_2:BUART:rx_count_4\[906]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:dataa_0\[1006] = \UART_2:BUART:rx_count_3\[907]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_6\[1007] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_5\[1008] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_4\[1009] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_3\[1010] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_2\[1011] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_1\[1012] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_9:g2:a0:datab_0\[1013] = zero[4]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:newa_0\[1028] = \UART_2:BUART:rx_postpoll\[863]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:newb_0\[1029] = \UART_2:BUART:rx_parity_bit\[980]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:dataa_0\[1030] = \UART_2:BUART:rx_postpoll\[863]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:datab_0\[1031] = \UART_2:BUART:rx_parity_bit\[980]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[1032] = \UART_2:BUART:rx_postpoll\[863]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[1033] = \UART_2:BUART:rx_parity_bit\[980]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[1035] = one[36]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[1036] = \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1034]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[1037] = \UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1034]
Removing Lhs of wire tmpOE__Rx_2_net_0[1059] = one[36]
Removing Lhs of wire tmpOE__Tx_2_net_0[1064] = one[36]
Removing Lhs of wire Net_12[1071] = zero[4]
Removing Lhs of wire \GlobalClock:TimerUDB:ctrl_enable\[1090] = \GlobalClock:TimerUDB:control_7\[1082]
Removing Lhs of wire \GlobalClock:TimerUDB:ctrl_cmode_1\[1092] = zero[4]
Removing Rhs of wire \GlobalClock:TimerUDB:timer_enable\[1101] = \GlobalClock:TimerUDB:runmode_enable\[1113]
Removing Rhs of wire \GlobalClock:TimerUDB:run_mode\[1102] = \GlobalClock:TimerUDB:hwEnable\[1103]
Removing Lhs of wire \GlobalClock:TimerUDB:run_mode\[1102] = \GlobalClock:TimerUDB:control_7\[1082]
Removing Lhs of wire \GlobalClock:TimerUDB:trigger_enable\[1105] = one[36]
Removing Lhs of wire \GlobalClock:TimerUDB:tc_i\[1107] = \GlobalClock:TimerUDB:status_tc\[1104]
Removing Lhs of wire \GlobalClock:TimerUDB:capt_fifo_load_int\[1112] = \GlobalClock:TimerUDB:capt_fifo_load\[1100]
Removing Lhs of wire \GlobalClock:TimerUDB:status_6\[1115] = zero[4]
Removing Lhs of wire \GlobalClock:TimerUDB:status_5\[1116] = zero[4]
Removing Lhs of wire \GlobalClock:TimerUDB:status_4\[1117] = zero[4]
Removing Lhs of wire \GlobalClock:TimerUDB:status_0\[1118] = \GlobalClock:TimerUDB:status_tc\[1104]
Removing Lhs of wire \GlobalClock:TimerUDB:status_1\[1119] = \GlobalClock:TimerUDB:capt_fifo_load\[1100]
Removing Rhs of wire \GlobalClock:TimerUDB:status_2\[1120] = \GlobalClock:TimerUDB:fifo_full\[1121]
Removing Rhs of wire \GlobalClock:TimerUDB:status_3\[1122] = \GlobalClock:TimerUDB:fifo_nempty\[1123]
Removing Lhs of wire \GlobalClock:TimerUDB:cs_addr_2\[1125] = zero[4]
Removing Lhs of wire \GlobalClock:TimerUDB:cs_addr_1\[1126] = \GlobalClock:TimerUDB:trig_reg\[1114]
Removing Lhs of wire \GlobalClock:TimerUDB:cs_addr_0\[1127] = \GlobalClock:TimerUDB:per_zero\[1106]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\[1305] = zero[4]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\[1306] = \QuadDec_1:Cnt16:CounterUDB:overflow\[79]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\[1307] = \QuadDec_1:Cnt16:CounterUDB:status_1\[67]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\[1308] = \QuadDec_1:Cnt16:CounterUDB:reload_tc\[62]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\[1309] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[86]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1310] = \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\[86]
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\[1311] = \QuadDec_1:Net_1203\[92]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\[1320] = zero[4]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\\D\[1321] = \QuadDec_2:Cnt16:CounterUDB:overflow\[274]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\\D\[1322] = \QuadDec_2:Cnt16:CounterUDB:status_1\[262]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\\D\[1323] = \QuadDec_2:Cnt16:CounterUDB:reload_tc\[257]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\[1324] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[281]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1325] = \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\[281]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:count_stored_i\\D\[1326] = \QuadDec_2:Net_1203\[287]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1334] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1349] = \UART_1:BUART:rx_bitclk_pre\[599]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1358] = \UART_1:BUART:rx_parity_error_pre\[676]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1359] = zero[4]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[1363] = zero[4]
Removing Lhs of wire \UART_2:BUART:rx_bitclk\\D\[1378] = \UART_2:BUART:rx_bitclk_pre\[898]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_pre\\D\[1387] = \UART_2:BUART:rx_parity_error_pre\[975]
Removing Lhs of wire \UART_2:BUART:rx_break_status\\D\[1388] = zero[4]
Removing Lhs of wire \GlobalClock:TimerUDB:capture_last\\D\[1392] = zero[4]
Removing Lhs of wire \GlobalClock:TimerUDB:tc_reg_i\\D\[1393] = \GlobalClock:TimerUDB:status_tc\[1104]
Removing Lhs of wire \GlobalClock:TimerUDB:hwEnable_reg\\D\[1394] = \GlobalClock:TimerUDB:control_7\[1082]
Removing Lhs of wire \GlobalClock:TimerUDB:capture_out_reg_i\\D\[1395] = \GlobalClock:TimerUDB:capt_fifo_load\[1100]

------------------------------------------------------
Aliased 0 equations, 334 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_j\' (cost = 1):
\QuadDec_1:bQuadDec:A_j\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:A_k\' (cost = 3):
\QuadDec_1:bQuadDec:A_k\ <= ((not \QuadDec_1:bQuadDec:quad_A_delayed_0\ and not \QuadDec_1:bQuadDec:quad_A_delayed_1\ and not \QuadDec_1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_j\' (cost = 1):
\QuadDec_1:bQuadDec:B_j\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:bQuadDec:B_k\' (cost = 3):
\QuadDec_1:bQuadDec:B_k\ <= ((not \QuadDec_1:bQuadDec:quad_B_delayed_0\ and not \QuadDec_1:bQuadDec:quad_B_delayed_1\ and not \QuadDec_1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_1:Net_1151\' (cost = 0):
\QuadDec_1:Net_1151\ <= (not \QuadDec_1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_1:Net_1287\' (cost = 0):
\QuadDec_1:Net_1287\ <= (not \QuadDec_1:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_j\' (cost = 1):
\QuadDec_2:bQuadDec:A_j\ <= ((\QuadDec_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:A_k\' (cost = 3):
\QuadDec_2:bQuadDec:A_k\ <= ((not \QuadDec_2:bQuadDec:quad_A_delayed_0\ and not \QuadDec_2:bQuadDec:quad_A_delayed_1\ and not \QuadDec_2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_j\' (cost = 1):
\QuadDec_2:bQuadDec:B_j\ <= ((\QuadDec_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:bQuadDec:B_k\' (cost = 3):
\QuadDec_2:bQuadDec:B_k\ <= ((not \QuadDec_2:bQuadDec:quad_B_delayed_0\ and not \QuadDec_2:bQuadDec:quad_B_delayed_1\ and not \QuadDec_2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_2:Net_1151\' (cost = 0):
\QuadDec_2:Net_1151\ <= (not \QuadDec_2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_2:Net_1287\' (cost = 0):
\QuadDec_2:Net_1287\ <= (not \QuadDec_2:Net_1264\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_addressmatch\' (cost = 0):
\UART_2:BUART:rx_addressmatch\ <= (\UART_2:BUART:rx_addressmatch2\
	OR \UART_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_2:BUART:rx_count_2\ and \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_2:BUART:rx_poll_bit1\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_2:BUART:rx_poll_bit2\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:pollingrange\' (cost = 4):
\UART_2:BUART:pollingrange\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_2:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\GlobalClock:TimerUDB:fifo_load_polarized\' (cost = 0):
\GlobalClock:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\GlobalClock:TimerUDB:timer_enable\' (cost = 0):
\GlobalClock:TimerUDB:timer_enable\ <= (\GlobalClock:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_1:Net_1248\' (cost = 2):
\QuadDec_1:Net_1248\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_2:Net_1248\' (cost = 2):
\QuadDec_2:Net_1248\ <= ((not \QuadDec_2:Net_1264\ and \QuadDec_2:Net_1275\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:pollcount_1\)
	OR (not \UART_2:BUART:pollcount_1\ and \UART_2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_132 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_132 and not MODIN1_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_132 and MODIN1_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_132 and not MODIN1_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_132 and MODIN1_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_postpoll\' (cost = 72):
\UART_2:BUART:rx_postpoll\ <= (\UART_2:BUART:pollcount_1\
	OR (Net_146 and \UART_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_2:BUART:pollcount_1\ and not Net_146 and not \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:pollcount_1\ and \UART_2:BUART:rx_parity_bit\)
	OR (Net_146 and \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_2:BUART:pollcount_1\ and not Net_146 and not \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:pollcount_1\ and \UART_2:BUART:rx_parity_bit\)
	OR (Net_146 and \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 84 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_2:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_2:BUART:rx_status_0\ to zero
Aliasing \UART_2:BUART:rx_status_6\ to zero
Aliasing \GlobalClock:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_2:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \QuadDec_1:Cnt16:CounterUDB:hwCapture\[59] = zero[4]
Removing Lhs of wire \QuadDec_2:Cnt16:CounterUDB:hwCapture\[254] = zero[4]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[563] = \UART_1:BUART:rx_bitclk\[611]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[662] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[671] = zero[4]
Removing Rhs of wire \UART_2:BUART:rx_bitclk_enable\[862] = \UART_2:BUART:rx_bitclk\[910]
Removing Lhs of wire \UART_2:BUART:rx_status_0\[961] = zero[4]
Removing Lhs of wire \UART_2:BUART:rx_status_6\[970] = zero[4]
Removing Lhs of wire \GlobalClock:TimerUDB:capt_fifo_load\[1100] = zero[4]
Removing Lhs of wire \GlobalClock:TimerUDB:trig_reg\[1114] = \GlobalClock:TimerUDB:control_7\[1082]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1341] = \UART_1:BUART:tx_ctrl_mark_last\[554]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1353] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1354] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1356] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1357] = \UART_1:BUART:rx_markspace_pre\[675]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1362] = \UART_1:BUART:rx_parity_bit\[681]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark_last\\D\[1370] = \UART_2:BUART:tx_ctrl_mark_last\[853]
Removing Lhs of wire \UART_2:BUART:rx_markspace_status\\D\[1382] = zero[4]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_status\\D\[1383] = zero[4]
Removing Lhs of wire \UART_2:BUART:rx_addr_match_status\\D\[1385] = zero[4]
Removing Lhs of wire \UART_2:BUART:rx_markspace_pre\\D\[1386] = \UART_2:BUART:rx_markspace_pre\[974]
Removing Lhs of wire \UART_2:BUART:rx_parity_bit\\D\[1391] = \UART_2:BUART:rx_parity_bit\[980]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_132 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_132 and not MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_2:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_2:BUART:rx_parity_bit\ and Net_146 and \UART_2:BUART:pollcount_0\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not Net_146 and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:rx_parity_bit\ and \UART_2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.813ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 08 August 2024 14:07:03
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Year 4 Sem 1\ECE4191\LatestVersion\ECE4191-G3\ControlOptimized\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QuadDec_1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \GlobalClock:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \GlobalClock:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_44
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_2_IntClock'. Fanout=1, Signal=\UART_2:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \GlobalClock:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \GlobalClock:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_2:Net_1264\, Duplicate of \QuadDec_2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Net_1264\ (fanout=2)

    Removing \QuadDec_1:Net_1264\, Duplicate of \QuadDec_1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_2:BUART:rx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:rx_address_detected\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_2:BUART:rx_parity_error_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_markspace_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_state_1\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_2:BUART:tx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:tx_mark\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Motor_1_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_EN(0)__PA ,
            pin_input => Net_51 ,
            pad => Motor_1_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_EN(0)__PA ,
            pin_input => Net_79 ,
            pad => Motor_2_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_IN1(0)__PA ,
            pad => Motor_1_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_IN2(0)__PA ,
            pad => Motor_1_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_IN1(0)__PA ,
            pad => Motor_2_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_IN2(0)__PA ,
            pad => Motor_2_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_PhaseA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_PhaseA(0)__PA ,
            fb => Net_85 ,
            pad => Motor_1_PhaseA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_1_PhaseB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_1_PhaseB(0)__PA ,
            fb => Net_86 ,
            pad => Motor_1_PhaseB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_PhaseA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_PhaseA(0)__PA ,
            fb => Net_93 ,
            pad => Motor_2_PhaseA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_2_PhaseB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_2_PhaseB(0)__PA ,
            fb => Net_94 ,
            pad => Motor_2_PhaseB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_132 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_136 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_146 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_150 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)

    MacroCell: Name=Net_136, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_136 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_132 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_150, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_150 (fanout=1)

    MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:pollcount_1\
            + Net_146 * \UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\GlobalClock:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlobalClock:TimerUDB:control_7\ * 
              \GlobalClock:TimerUDB:per_zero\
        );
        Output = \GlobalClock:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_85
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_86
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_93
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_94
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1203_split\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_1:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1203_split\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_132 * !MODIN1_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_132 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_132 * MODIN1_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_132 * !MODIN1_1 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_132 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_132 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_132 * !MODIN1_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_132
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_146
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_146 * \UART_2:BUART:rx_last\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_1\ * Net_146 * 
              \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !Net_146
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_146 * \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_146 * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\QuadDec_2:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203_split\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_146
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_146
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_44 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_44 ,
            cs_addr_2 => \QuadDec_1:Net_1251\ ,
            cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_44 ,
            cs_addr_2 => \QuadDec_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_44 ,
            cs_addr_2 => \QuadDec_2:Net_1251\ ,
            cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_2:BUART:rx_postpoll\ ,
            f0_load => \UART_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GlobalClock:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \GlobalClock:TimerUDB:control_7\ ,
            cs_addr_0 => \GlobalClock:TimerUDB:per_zero\ ,
            chain_out => \GlobalClock:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \GlobalClock:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\GlobalClock:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \GlobalClock:TimerUDB:control_7\ ,
            cs_addr_0 => \GlobalClock:TimerUDB:per_zero\ ,
            chain_in => \GlobalClock:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \GlobalClock:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \GlobalClock:TimerUDB:sT32:timerdp:u0\
        Next in chain : \GlobalClock:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\GlobalClock:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \GlobalClock:TimerUDB:control_7\ ,
            cs_addr_0 => \GlobalClock:TimerUDB:per_zero\ ,
            chain_in => \GlobalClock:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \GlobalClock:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \GlobalClock:TimerUDB:sT32:timerdp:u1\
        Next in chain : \GlobalClock:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\GlobalClock:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \GlobalClock:TimerUDB:control_7\ ,
            cs_addr_0 => \GlobalClock:TimerUDB:per_zero\ ,
            z0_comb => \GlobalClock:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \GlobalClock:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \GlobalClock:TimerUDB:status_2\ ,
            chain_in => \GlobalClock:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \GlobalClock:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_1:Net_1260\ ,
            clock => Net_44 ,
            status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_44 ,
            status_3 => \QuadDec_1:bQuadDec:error\ ,
            status_2 => \QuadDec_1:Net_1260\ ,
            status_1 => \QuadDec_1:Net_611\ ,
            status_0 => \QuadDec_1:Net_530\ ,
            interrupt => Net_89 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_2:Net_1260\ ,
            clock => Net_44 ,
            status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_44 ,
            status_3 => \QuadDec_2:bQuadDec:error\ ,
            status_2 => \QuadDec_2:Net_1260\ ,
            status_1 => \QuadDec_2:Net_611\ ,
            status_0 => \QuadDec_2:Net_530\ ,
            interrupt => Net_92 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_135 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_2:BUART:tx_status_2\ ,
            status_1 => \UART_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_5 => \UART_2:BUART:rx_status_5\ ,
            status_4 => \UART_2:BUART:rx_status_4\ ,
            status_3 => \UART_2:BUART:rx_status_3\ ,
            interrupt => Net_149 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\GlobalClock:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \GlobalClock:TimerUDB:status_3\ ,
            status_2 => \GlobalClock:TimerUDB:status_2\ ,
            status_0 => \GlobalClock:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_44 ,
            control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_44 ,
            control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\GlobalClock:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \GlobalClock:TimerUDB:control_7\ ,
            control_6 => \GlobalClock:TimerUDB:control_6\ ,
            control_5 => \GlobalClock:TimerUDB:control_5\ ,
            control_4 => \GlobalClock:TimerUDB:control_4\ ,
            control_3 => \GlobalClock:TimerUDB:control_3\ ,
            control_2 => \GlobalClock:TimerUDB:control_2\ ,
            control_1 => \GlobalClock:TimerUDB:control_1\ ,
            control_0 => \GlobalClock:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            load => \UART_2:BUART:rx_counter_load\ ,
            count_6 => \UART_2:BUART:rx_count_6\ ,
            count_5 => \UART_2:BUART:rx_count_5\ ,
            count_4 => \UART_2:BUART:rx_count_4\ ,
            count_3 => \UART_2:BUART:rx_count_3\ ,
            count_2 => \UART_2:BUART:rx_count_2\ ,
            count_1 => \UART_2:BUART:rx_count_1\ ,
            count_0 => \UART_2:BUART:rx_count_0\ ,
            tc => \UART_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\QuadDec_1:isr\
        PORT MAP (
            interrupt => Net_89 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_2:isr\
        PORT MAP (
            interrupt => Net_92 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_135 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_149 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  106 :   86 :  192 : 55.21 %
  Unique P-terms              :  195 :  189 :  384 : 50.78 %
  Total P-terms               :  225 :      :      :        
  Datapath Cells              :   14 :   10 :   24 : 58.33 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    StatusI Registers         :    9 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.250ms
Tech Mapping phase: Elapsed time ==> 0s.299ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Motor_1_EN(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Motor_1_IN1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Motor_1_IN2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Motor_1_PhaseA(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Motor_1_PhaseB(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Motor_2_EN(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Motor_2_IN1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Motor_2_IN2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Motor_2_PhaseA(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Motor_2_PhaseB(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Rx_2(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Tx_2(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   42 :    6 :   48 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.14
                   Pterms :            5.14
               Macrocells :            2.52
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.094ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :       9.86 :       4.82
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_132 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_132 * !MODIN1_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_132 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_132 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_132
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_132 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_132 * MODIN1_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_132 * !MODIN1_1 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_132 * !MODIN1_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_136, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_136 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_135 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_150, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_150 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_85
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_86
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_1\ * Net_146 * 
              \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !Net_146
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_146 * \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_146 * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:pollcount_1\
            + Net_146 * \UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_146
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_2:BUART:rx_postpoll\ ,
        f0_load => \UART_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_5 => \UART_2:BUART:rx_status_5\ ,
        status_4 => \UART_2:BUART:rx_status_4\ ,
        status_3 => \UART_2:BUART:rx_status_3\ ,
        interrupt => Net_149 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_146
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_146
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_146 * \UART_2:BUART:rx_last\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        load => \UART_2:BUART:rx_counter_load\ ,
        count_6 => \UART_2:BUART:rx_count_6\ ,
        count_5 => \UART_2:BUART:rx_count_5\ ,
        count_4 => \UART_2:BUART:rx_count_4\ ,
        count_3 => \UART_2:BUART:rx_count_3\ ,
        count_2 => \UART_2:BUART:rx_count_2\ ,
        count_1 => \UART_2:BUART:rx_count_1\ ,
        count_0 => \UART_2:BUART:rx_count_0\ ,
        tc => \UART_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_94
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\
            + \QuadDec_2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_93
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_2:BUART:tx_status_2\ ,
        status_1 => \UART_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_44 ,
        status_3 => \QuadDec_1:bQuadDec:error\ ,
        status_2 => \QuadDec_1:Net_1260\ ,
        status_1 => \QuadDec_1:Net_611\ ,
        status_0 => \QuadDec_1:Net_530\ ,
        interrupt => Net_89 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1251\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251_split\
        );
        Output = \QuadDec_1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_A_filt\
            + \QuadDec_1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:Net_1260\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1251\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:Net_1203\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\
            + \QuadDec_2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Net_1260\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:error\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlobalClock:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \GlobalClock:TimerUDB:control_7\ ,
        cs_addr_0 => \GlobalClock:TimerUDB:per_zero\ ,
        chain_out => \GlobalClock:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \GlobalClock:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\QuadDec_2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_44 ,
        status_3 => \QuadDec_2:bQuadDec:error\ ,
        status_2 => \QuadDec_2:Net_1260\ ,
        status_1 => \QuadDec_2:Net_611\ ,
        status_0 => \QuadDec_2:Net_530\ ,
        interrupt => Net_92 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1203\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1203_split\
        );
        Output = \QuadDec_2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\GlobalClock:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlobalClock:TimerUDB:control_7\ * 
              \GlobalClock:TimerUDB:per_zero\
        );
        Output = \GlobalClock:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlobalClock:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \GlobalClock:TimerUDB:control_7\ ,
        cs_addr_0 => \GlobalClock:TimerUDB:per_zero\ ,
        z0_comb => \GlobalClock:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \GlobalClock:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \GlobalClock:TimerUDB:status_2\ ,
        chain_in => \GlobalClock:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \GlobalClock:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\GlobalClock:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \GlobalClock:TimerUDB:status_3\ ,
        status_2 => \GlobalClock:TimerUDB:status_2\ ,
        status_0 => \GlobalClock:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_2:Net_1203\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Net_611\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * !\QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_530\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Net_1275\ * \QuadDec_2:Net_1251\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

controlcell: Name =\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_44 ,
        control_7 => \QuadDec_2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\
            + \QuadDec_1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * \QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1275\ * !\QuadDec_1:Net_1251\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_44 ,
        cs_addr_2 => \QuadDec_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_B_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1275\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_44 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_1:Net_1260\ ,
        clock => Net_44 ,
        status_6 => \QuadDec_1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_2:Net_1251\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_A_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251_split\
        );
        Output = \QuadDec_2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:Net_1260\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:Net_1251\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\GlobalClock:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \GlobalClock:TimerUDB:control_7\ ,
        cs_addr_0 => \GlobalClock:TimerUDB:per_zero\ ,
        chain_in => \GlobalClock:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \GlobalClock:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \GlobalClock:TimerUDB:sT32:timerdp:u0\
    Next in chain : \GlobalClock:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\GlobalClock:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \GlobalClock:TimerUDB:control_7\ ,
        control_6 => \GlobalClock:TimerUDB:control_6\ ,
        control_5 => \GlobalClock:TimerUDB:control_5\ ,
        control_4 => \GlobalClock:TimerUDB:control_4\ ,
        control_3 => \GlobalClock:TimerUDB:control_3\ ,
        control_2 => \GlobalClock:TimerUDB:control_2\ ,
        control_1 => \GlobalClock:TimerUDB:control_1\ ,
        control_0 => \GlobalClock:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              !\QuadDec_2:bQuadDec:error\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_B_filt\ * 
              \QuadDec_2:bQuadDec:error\ * !\QuadDec_2:bQuadDec:state_1\ * 
              !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * !\QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              \QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
            + !\QuadDec_2:Net_1260\ * \QuadDec_2:bQuadDec:quad_A_filt\ * 
              !\QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * \QuadDec_2:bQuadDec:state_0\
            + \QuadDec_2:bQuadDec:quad_A_filt\ * 
              \QuadDec_2:bQuadDec:quad_B_filt\ * !\QuadDec_2:bQuadDec:error\ * 
              !\QuadDec_2:bQuadDec:state_1\ * !\QuadDec_2:bQuadDec:state_0\
        );
        Output = \QuadDec_2:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\GlobalClock:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \GlobalClock:TimerUDB:control_7\ ,
        cs_addr_0 => \GlobalClock:TimerUDB:per_zero\ ,
        chain_in => \GlobalClock:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \GlobalClock:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \GlobalClock:TimerUDB:sT32:timerdp:u1\
    Next in chain : \GlobalClock:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_1:Net_1203\
        );
        Output = \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_2:Net_1260\ ,
        clock => Net_44 ,
        status_6 => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_44 ,
        control_7 => \QuadDec_1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:error\ * \QuadDec_1:bQuadDec:state_1\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_1:Net_1203\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:Net_1203_split\
        );
        Output = \QuadDec_1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_1:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_1:Net_1260\ * \QuadDec_1:Net_1203\ * 
              \QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * \QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:Net_1260\ * \QuadDec_1:bQuadDec:quad_A_filt\ * 
              \QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              \QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
            + \QuadDec_1:bQuadDec:quad_A_filt\ * 
              !\QuadDec_1:bQuadDec:quad_B_filt\ * !\QuadDec_1:bQuadDec:error\ * 
              !\QuadDec_1:bQuadDec:state_1\ * !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_44 ,
        cs_addr_2 => \QuadDec_2:Net_1251\ ,
        cs_addr_1 => \QuadDec_2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_1:Net_1260\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:error\
            + !\QuadDec_1:Net_1260\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
            + !\QuadDec_1:bQuadDec:error\ * !\QuadDec_1:bQuadDec:state_1\ * 
              !\QuadDec_1:bQuadDec:state_0\
        );
        Output = \QuadDec_1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_44 ,
        cs_addr_2 => \QuadDec_1:Net_1251\ ,
        cs_addr_1 => \QuadDec_1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec_1:isr\
        PORT MAP (
            interrupt => Net_89 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_2:isr\
        PORT MAP (
            interrupt => Net_92 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_1:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_135 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART_2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_149 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Motor_2_PhaseB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_PhaseB(0)__PA ,
        fb => Net_94 ,
        pad => Motor_2_PhaseB(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor_2_PhaseA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_PhaseA(0)__PA ,
        fb => Net_93 ,
        pad => Motor_2_PhaseA(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Motor_1_PhaseB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_PhaseB(0)__PA ,
        fb => Net_86 ,
        pad => Motor_1_PhaseB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Motor_1_PhaseA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_PhaseA(0)__PA ,
        fb => Net_85 ,
        pad => Motor_1_PhaseA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Motor_1_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_EN(0)__PA ,
        pin_input => Net_51 ,
        pad => Motor_1_EN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Motor_1_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_IN1(0)__PA ,
        pad => Motor_1_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_1_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_1_IN2(0)__PA ,
        pad => Motor_1_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor_2_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_IN2(0)__PA ,
        pad => Motor_2_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Motor_2_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_IN1(0)__PA ,
        pad => Motor_2_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor_2_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_2_EN(0)__PA ,
        pin_input => Net_79 ,
        pad => Motor_2_EN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_146 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_150 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_132 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_136 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_44 ,
            dclk_0 => Net_44_local ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ ,
            dclk_glb_3 => \UART_2:Net_9\ ,
            dclk_3 => \UART_2:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Motor_1_PWM:PWMHW\
        PORT MAP (
            clock => Net_44 ,
            enable => __ONE__ ,
            tc => \Motor_1_PWM:Net_63\ ,
            cmp => Net_51 ,
            irq => \Motor_1_PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Motor_2_PWM:PWMHW\
        PORT MAP (
            clock => Net_44 ,
            enable => __ONE__ ,
            tc => \Motor_2_PWM:Net_63\ ,
            cmp => Net_79 ,
            irq => \Motor_2_PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------
   1 |   6 |     * |      NONE |     HI_Z_DIGITAL | Motor_2_PhaseB(0) | FB(Net_94)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Motor_2_PhaseA(0) | FB(Net_93)
-----+-----+-------+-----------+------------------+-------------------+------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL | Motor_1_PhaseB(0) | FB(Net_86)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | Motor_1_PhaseA(0) | FB(Net_85)
     |   2 |     * |      NONE |         CMOS_OUT |     Motor_1_EN(0) | In(Net_51)
     |   3 |     * |      NONE |         CMOS_OUT |    Motor_1_IN1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |    Motor_1_IN2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    Motor_2_IN2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    Motor_2_IN1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |     Motor_2_EN(0) | In(Net_79)
-----+-----+-------+-----------+------------------+-------------------+------------
  12 |   4 |     * |      NONE |     HI_Z_DIGITAL |           Rx_2(0) | FB(Net_146)
     |   5 |     * |      NONE |         CMOS_OUT |           Tx_2(0) | In(Net_150)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           Rx_1(0) | FB(Net_132)
     |   7 |     * |      NONE |         CMOS_OUT |           Tx_1(0) | In(Net_136)
-----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.079ms
Digital Placement phase: Elapsed time ==> 2s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.338ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.508ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.213ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.213ms
API generation phase: Elapsed time ==> 2s.303ms
Dependency generation phase: Elapsed time ==> 0s.002ms
Cleanup phase: Elapsed time ==> 0s.000ms
