Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3b9492ccf3be42c397beba4dfd5b6f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SoundLoopTest_behav xil_defaultlib.SoundLoopTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Counter> not found while processing module instance <cntr> [C:/Users/Ma/Documents/GitHub/cs4980/final_project.srcs/sim_1/imports/cs4980/SoundLoopTest.sv:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
