// Seed: 4223905081
module module_0 (
    input wor  id_0,
    input tri1 id_1,
    input wand id_2
);
  reg id_4;
  assign module_1.id_28 = 0;
  always @(negedge (1)) id_4 = #id_5 1 - 1;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input uwire id_2,
    output wand id_3,
    input wire id_4,
    output wor id_5,
    input supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    output supply0 id_13,
    output tri id_14,
    input tri id_15,
    input supply1 id_16,
    input wire id_17,
    input wand id_18,
    input supply1 id_19,
    output supply0 id_20,
    input supply1 id_21,
    input tri id_22,
    input wor id_23,
    output tri1 id_24,
    input tri id_25,
    input wand id_26
    , id_30,
    input supply1 id_27,
    output wand id_28
);
  always @(id_17 or posedge id_4) assign id_30 = 1'h0;
  wire id_31;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_11
  );
endmodule
