Warning (10268): Verilog HDL information at shiftreg.v(18): always construct contains both blocking and non-blocking assignments File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/shiftreg.v Line: 18
Warning (10268): Verilog HDL information at video_position_sync.v(53): always construct contains both blocking and non-blocking assignments File: C:/Users/Jonathan/Desktop/Dropbox/EECS301/Lab 6/Lab 6 Code/V/video_position_sync.v Line: 53
