<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AmbiqSuite User Guide: Data Fields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="paramAlign.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="am_logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">AmbiqSuite User Guide<span id="projectnumber">&#160;SDK 5.2.alpha.1.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all struct and union fields with links to the structures/unions they belong to:</div>

<h3><a id="index_u" name="index_u"></a>- u -</h3><ul>
<li>U&#160;:&#160;<a class="el" href="structam__hal__gpio__mask__t.html#ae50874e8e19b8221b568de010cb590a5">am_hal_gpio_mask_t</a></li>
<li>u16UFSR&#160;:&#160;<a class="el" href="structam__fault__t.html#a5347b4daabd868f6067004e7b1154701">am_fault_t</a></li>
<li>u32&#160;:&#160;<a class="el" href="unionam__hal__64b__dcu__t.html#ac64c5184efc3ecda93c09ff954d28bee">am_hal_64b_dcu_t</a>, <a class="el" href="unionam__hal__handle__prefix__t.html#a3f859b7085183cd42b28f0b9e5a5feb7">am_hal_handle_prefix_t</a>, <a class="el" href="unionam__hal__version__t.html#a1fc141a283bc96b58771326a46db8ec9">am_hal_version_t</a></li>
<li>u32BFAR&#160;:&#160;<a class="el" href="structam__fault__t.html#a3386fa19bf4f14fd05b025ad939d0a86">am_fault_t</a></li>
<li>u32CFSR&#160;:&#160;<a class="el" href="structam__fault__t.html#aa6517965c2762623b9d5ba190197048b">am_fault_t</a></li>
<li>u32FaultAddr&#160;:&#160;<a class="el" href="structam__fault__t.html#a81078b3f2f480670e4c122a73f69e394">am_fault_t</a></li>
<li>u32LR&#160;:&#160;<a class="el" href="structam__fault__t.html#a626bcb3a41d230cee4e22de0b79000d5">am_fault_t</a></li>
<li>u32PC&#160;:&#160;<a class="el" href="structam__fault__t.html#abe87b754fe1d569ef81cc42ab4c5f5ba">am_fault_t</a></li>
<li>u32PSR&#160;:&#160;<a class="el" href="structam__fault__t.html#a4d548fc9374e9822b1266e13d86cb013">am_fault_t</a></li>
<li>u32R0&#160;:&#160;<a class="el" href="structam__fault__t.html#af8d6b83f7bcbe805e9801f423017c92a">am_fault_t</a></li>
<li>u32R1&#160;:&#160;<a class="el" href="structam__fault__t.html#a2ebfb053bbd05db9c2b0d6d40d4b267c">am_fault_t</a></li>
<li>u32R12&#160;:&#160;<a class="el" href="structam__fault__t.html#a2df6864518ac40d638d6ee730f487627">am_fault_t</a></li>
<li>u32R2&#160;:&#160;<a class="el" href="structam__fault__t.html#adc6afbe3229775507a1d533dc25fb87c">am_fault_t</a></li>
<li>u32R3&#160;:&#160;<a class="el" href="structam__fault__t.html#a4c7aabca678f4449132a0b9431966213">am_fault_t</a></li>
<li>u64&#160;:&#160;<a class="el" href="unionam__hal__64b__dcu__t.html#a6ab9536468a3ed4e71823911f1d29ca6">am_hal_64b_dcu_t</a></li>
<li>u8BFSR&#160;:&#160;<a class="el" href="structam__fault__t.html#a3e2234dcbc8ac98da76b4c8fb7f15660">am_fault_t</a></li>
<li>u8MMSR&#160;:&#160;<a class="el" href="structam__fault__t.html#abd19e96ea6fb64a4cea7936ab47bc7f7">am_fault_t</a></li>
<li>uFuncSel&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#a4a2483a04472e4c0bcacb172876b7779">am_hal_gpio_pincfg_t</a></li>
<li>ui16BlkSize&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga85b6361e67d563ac1ce2c9576fb3d204">am_hal_i3c_data_desc_t</a></li>
<li>ui16CmdClass&#160;:&#160;<a class="el" href="structam__hal__card__info__t.html#a950c9dfc13e76c1f2fd5524d562f2d37">am_hal_card_info_t</a>, <a class="el" href="structam__hal__card__t.html#ace0c7face8c5f51c049beb9e1dbdf3d2">am_hal_card_t</a></li>
<li>ui16ColumnOffset&#160;:&#160;<a class="el" href="structam__devices__mspi__rm69330__graphic__conf__t.html#ae10332426fd8eb5a0a090e9be883021d">am_devices_mspi_rm69330_graphic_conf_t</a></li>
<li>ui16ComboOfs&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga59f019ac5c8c5e3b4fcdc18060bfbab8">am_hal_i3c_cmd_data_t</a>, <a class="el" href="group__i3c__ap510L.html#ga5be9ecab8ffe33126c02a6a06a797142">am_hal_i3c_transfer_t</a></li>
<li>ui16DeviceInstr&#160;:&#160;<a class="el" href="structam__hal__mspi__pio__transfer__t.html#add834daef8fd46caa0d00d7777bdd69b">am_hal_mspi_pio_transfer_t</a></li>
<li>ui16DMATimeLimit&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a26e8f4d7cdafb94347d691028ba5d2a5">am_hal_mspi_dev_config_t</a></li>
<li>ui16FBDivInt&#160;:&#160;<a class="el" href="structam__hal__syspll__config__t.html#adc2924e6510b4fe43bb3cb03f60ab079">am_hal_syspll_config_t</a></li>
<li>ui16Height&#160;:&#160;<a class="el" href="structam__devices__mspi__rm69330__graphic__conf__t.html#ac341f525ac144240681c43c6906936e8">am_devices_mspi_rm69330_graphic_conf_t</a></li>
<li>ui16Len&#160;:&#160;<a class="el" href="structam__hal__sdhc__adma__desc__t.html#a2987e715118d083d90f13b7a6bbf0724">am_hal_sdhc_adma_desc_t</a></li>
<li>ui16Minor&#160;:&#160;<a class="el" href="structam__hal__usb__hw__info.html#a1f074b7c352ffabffb722ae71893f681">am_hal_usb_hw_info</a></li>
<li>ui16MinX&#160;:&#160;<a class="el" href="structam__devices__display__user__setting__t.html#a7aa7c3902ecc7747518ddc70c45995f9">am_devices_display_user_setting_t</a></li>
<li>ui16MinY&#160;:&#160;<a class="el" href="structam__devices__display__user__setting__t.html#a722ef75f335be915ae9c3ff28aa04459">am_devices_display_user_setting_t</a></li>
<li>ui16ReadInstr&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a2acaca9938244fbf49822ce118b62a3d">am_hal_mspi_dev_config_t</a></li>
<li>ui16ResX&#160;:&#160;<a class="el" href="structam__devices__display__user__setting__t.html#aead666a0bef440db269e149ca4714327">am_devices_display_user_setting_t</a></li>
<li>ui16ResY&#160;:&#160;<a class="el" href="structam__devices__display__user__setting__t.html#ae5657e72fb14ce152669ebb8f4b6d8d2">am_devices_display_user_setting_t</a></li>
<li>ui16RowOffset&#160;:&#160;<a class="el" href="structam__devices__mspi__rm69330__graphic__conf__t.html#aafbaca4ddbcf216f48e5072e125a4dda">am_devices_mspi_rm69330_graphic_conf_t</a></li>
<li>ui16Width&#160;:&#160;<a class="el" href="structam__devices__mspi__rm69330__graphic__conf__t.html#a1ecaa4f9544d87e583b58210348c7121">am_devices_mspi_rm69330_graphic_conf_t</a></li>
<li>ui16WriteInstr&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#ae48ec1759bb8276e779e784d434a14a8">am_hal_mspi_dev_config_t</a></li>
<li>ui16XferResX&#160;:&#160;<a class="el" href="structam__devices__display__tranfer__t.html#af5c90a3dadc6e53d01dc91296901fc2f">am_devices_display_tranfer_t</a></li>
<li>ui16XferResY&#160;:&#160;<a class="el" href="structam__devices__display__tranfer__t.html#a9c64e0e3fd3e90db5c33c2c3b383e87c">am_devices_display_tranfer_t</a></li>
<li>ui32&#160;:&#160;<a class="el" href="structam__image__hdr__common__t.html#a5b17b841c2bd6dd79634ce06cdc08693">am_image_hdr_common_t</a>, <a class="el" href="unionam__image__opt0__t.html#a669ecaab35bd36b31951df7bc65cbb5f">am_image_opt0_t</a>, <a class="el" href="unionam__image__opt1__t.html#a4a963479f23d3521d1bb343a6eceec09">am_image_opt1_t</a>, <a class="el" href="unionam__image__opt2__t.html#a8fd066e04d651cea23e7c38912779b62">am_image_opt2_t</a>, <a class="el" href="unionam__image__opt3__t.html#afee96cdd9137f876fb6dcd3acdcb1ecd">am_image_opt3_t</a></li>
<li>ui32AbsDiff&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#a15d8800799d9c76488b5428f197d2c67">iom_clock_comp_parms_t</a></li>
<li>ui32ADC&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#a0edb272b23e2c8616b38b13ad02d2761">am_hal_pwrctrl_status_t</a></li>
<li>ui32ADC_GAIN_ERR&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a02e21959fa48a5b3fdfd57b3b5efe6a3">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32ADC_OFFSET_ERR&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#aa1b716488daaef719cf60be8cda7d1ad">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32ADDRAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#a4fec50eae1ad301a289733fc651fa972">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32AddrLow&#160;:&#160;<a class="el" href="structam__hal__sdhc__adma__desc__t.html#a27dd6105705362faeac1126ed100ecac">am_hal_sdhc_adma_desc_t</a></li>
<li>ui32ADDRVal&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#aba614faf0ab6afee85fb9769090ebe3a">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32Allocated&#160;:&#160;<a class="el" href="structam__hal__usb__state__t.html#a5adfe8ba4f3f45d09f5a0f952449f192">am_hal_usb_state_t</a></li>
<li>ui32APBaseAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__xip__config__t.html#ad42e83f1e304345a4e33baf45d42722c">am_hal_mspi_xip_config_t</a></li>
<li>ui32Arg&#160;:&#160;<a class="el" href="structam__hal__card__cmd__t.html#a8548aa682dd338b795fb0937ead9f6b8">am_hal_card_cmd_t</a></li>
<li>ui32AttrIndex&#160;:&#160;<a class="el" href="structam__hal__mpu__region__config__t.html#a0cb1642f0439ac7f8ad47b194a5a2da9">am_hal_mpu_region_config_t</a></li>
<li>ui32AUDADC_A0_HG_INTERCEPT&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a465ad5be4102908951d710d4fcaa708e">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_A0_HG_SLOPE&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a4aa4d3c3e26cdc76e2b313c0ddedbb1e">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_A0_LG_OFFSET&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#abc521a86dcb2d80a99e9d12ecaa51df2">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_A1_HG_INTERCEPT&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a149bbd9e85c5a0518ebd6702dd3de1a3">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_A1_HG_SLOPE&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a9b8f710b1e470c7ea63af6b731579c4f">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_A1_LG_OFFSET&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a49ea775d3529e89b6cd471cabe5d2fc4">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_B0_HG_INTERCEPT&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#ab6f68e5bf4cd38e37f03a1016ff289e4">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_B0_HG_SLOPE&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#ac9389aeb783910a905d12561f37f2966">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_B0_LG_OFFSET&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a740e554fe9835097602de32eecabe0a3">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_B1_HG_INTERCEPT&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#ae7a71f76dccf4b7a7b6182bce9d6738d">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_B1_HG_SLOPE&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a8c330305e235602756fe34378f74ce4e">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32AUDADC_B1_LG_OFFSET&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#aa5bb6be94f68b8d0216b73943529c6f1">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32Audio&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#a63d86bbf1c21dd9bf43b760616d151c4">am_hal_pwrctrl_status_t</a></li>
<li>ui32AudioADC&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#a4a412b5c953c816cd64323aa427643be">am_hal_pwrctrl_status_t</a></li>
<li>ui32AudioSS&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#adc4d6d082d8b82a5c343dbc50edd64a3">am_hal_pwrctrl_status_t</a></li>
<li>ui32AudSSPwrSt&#160;:&#160;<a class="el" href="structam__hal__spotmgr__power__status__t.html#af73e94f2719c767a324233319c467166">am_hal_spotmgr_power_status_t</a></li>
<li>ui32BaseAddr&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__info__t.html#a3b96d884dc04ab38d1b1cf559279189b">am_devices_mspi_psram_info_t</a></li>
<li>ui32BaseAddress&#160;:&#160;<a class="el" href="structam__hal__mpu__region__config__t.html#ac93cf741e3046d83541f5c5302573465">am_hal_mpu_region_config_t</a></li>
<li>ui32BaudRate&#160;:&#160;<a class="el" href="structam__hal__uart__config__out__t.html#ad1279de835f12c127a3c1f2cc032a87c">am_hal_uart_config_out_t</a>, <a class="el" href="structam__hal__uart__config__t.html#a67b66fd1c274d02ec8729072ea75f5bf">am_hal_uart_config_t</a>, <a class="el" href="structam__hal__uart__state__t.html#a94d1a9608fa22e8a5679b36e89bcd05a">am_hal_uart_state_t</a></li>
<li>ui32BitTimeUs&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a2acdccb1a6d05e105d580c17116f786c">am_hal_iom_state_t</a></li>
<li>ui32BlkCnt&#160;:&#160;<a class="el" href="structam__hal__card__cmd__data__t.html#ab893878e372909844b151982bb60d974">am_hal_card_cmd_data_t</a>, <a class="el" href="structam__hal__host__evt__t.html#a492170d0067601f674194112c4405298">am_hal_host_evt_t</a>, <a class="el" href="structam__hal__sdhc__state__t.html#a41bfb5fbf02e44b5f78e3087c017d38c">am_hal_sdhc_state_t</a></li>
<li>ui32BlkNum&#160;:&#160;<a class="el" href="structam__hal__card__t.html#aa7c62217063b8cffda4f9c2d8eaa0283">am_hal_card_t</a>, <a class="el" href="structam__hal__sdhc__state__t.html#ace31d23b08d419637125b3a149019926">am_hal_sdhc_state_t</a></li>
<li>ui32BlkSize&#160;:&#160;<a class="el" href="structam__hal__card__cmd__data__t.html#a59a2c3dd08453af70dc4628cd2d49f72">am_hal_card_cmd_data_t</a>, <a class="el" href="structam__hal__card__info__t.html#a8018ee21f6e8c43068ea2f29ecc7ae65">am_hal_card_info_t</a>, <a class="el" href="structam__hal__card__t.html#a4aa07a027b4a9411f611c5cd328f8f01">am_hal_card_t</a>, <a class="el" href="structam__hal__sdhc__state__t.html#ad8b3b9d802ab6ca4b23a7d8a8bad12dd">am_hal_sdhc_state_t</a>, <a class="el" href="structam__hal__sdio__card__cis__t.html#a065ebf69b7a2e92297777680b5736fa9">am_hal_sdio_card_cis_t</a></li>
<li>ui32BlksPerSDMA&#160;:&#160;<a class="el" href="structam__hal__sdhc__state__t.html#aabccca973ea5286e1211115c26e93a83">am_hal_sdhc_state_t</a></li>
<li>ui32BootMaxBlks&#160;:&#160;<a class="el" href="structam__hal__card__t.html#a5125170680a1205a1674791252b976a1">am_hal_card_t</a></li>
<li>ui32BufAddr&#160;:&#160;<a class="el" href="structam__hal__usb__dma0__queue__t.html#a935200063684d828ac2cd85f3a0ff1fd">am_hal_usb_dma0_queue_t</a></li>
<li>ui32BuffBaseAddr&#160;:&#160;<a class="el" href="structuart__dma__rx__qe.html#ab70a327a49a6156f19f0b7150bb6d23e">uart_dma_rx_qe</a>, <a class="el" href="structuart__dma__tx__qe.html#a35cbb9c1aa6a8917f585123b2881b885">uart_dma_tx_qe</a></li>
<li>ui32BufferPing&#160;:&#160;<a class="el" href="structam__hal__pdm__state__t.html#a843c085f10a5aecb149fa8b82d9005de">am_hal_pdm_state_t</a></li>
<li>ui32BufferPong&#160;:&#160;<a class="el" href="structam__hal__pdm__state__t.html#a5005fccd2ad2176ddecd8804b939c7b2">am_hal_pdm_state_t</a></li>
<li>ui32BufferPtr&#160;:&#160;<a class="el" href="structam__hal__pdm__state__t.html#afa50f0af26dc7d5b4dcbdd9cf653edf9">am_hal_pdm_state_t</a></li>
<li>ui32BufferSize&#160;:&#160;<a class="el" href="structam__hal__uart__stream__buff__t.html#aa1c4a50cd384b3b4025cd1e323f47dab">am_hal_uart_stream_buff_t</a>, <a class="el" href="structam__hal__uart__stream__callback__data__t.html#a735a690f921e6fbe110e5589c3ec1de9">am_hal_uart_stream_callback_data_t</a>, <a class="el" href="structuart__dma__rx__qe.html#a21dd4a40042d02c390198d563125e1ae">uart_dma_rx_qe</a>, <a class="el" href="structuart__dma__tx__qe.html#a6b3a5f4686335bdf9ac5e0396edfafbc">uart_dma_tx_qe</a></li>
<li>ui32BufferSizeBytes&#160;:&#160;<a class="el" href="structam__hal__adc__state__t.html#a6853f835809d85c646a608466e605c82">am_hal_adc_state_t</a>, <a class="el" href="structam__hal__pdm__state__t.html#aea80e2631062a803254d4f97177b520b">am_hal_pdm_state_t</a></li>
<li>ui32BuffHasData&#160;:&#160;<a class="el" href="structuart__dma__rx__qe.html#a915bb0a4df3fac80965ee94e84f9f062">uart_dma_rx_qe</a></li>
<li>ui32BusAddress&#160;:&#160;<a class="el" href="structam__hal__iom__i2c__device__t.html#a16943bb6b4b2c08127af557c6182d323">am_hal_iom_i2c_device_t</a></li>
<li>ui32BytesInBuffer&#160;:&#160;<a class="el" href="structam__util__multiboot__t.html#ace54a7ec293d49cc7b7a8e8062c3c8ef">am_util_multiboot_t</a></li>
<li>ui32BytesRead&#160;:&#160;<a class="el" href="structam__hal__uart__state__t.html#adf1acef79a63d216ef8d221dc3853b12">am_hal_uart_state_t</a></li>
<li>ui32BytesToRead&#160;:&#160;<a class="el" href="structuart__dma__rx__qe.html#a940e811a744bc277f3bf1d2293cb2568">uart_dma_rx_qe</a></li>
<li>ui32BytesWritten&#160;:&#160;<a class="el" href="structam__hal__uart__state__t.html#aea78b1a68a2e2d6ff486973f02ebb04c">am_hal_uart_state_t</a></li>
<li>ui32CacheSize&#160;:&#160;<a class="el" href="structam__hal__card__t.html#ae59d8a68a0d1f8bb910a2130d996a628">am_hal_card_t</a></li>
<li>ui32Capabilities&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gad100be688dcfac719018f0de91b86a69">am_hal_i3c_host_t</a></li>
<li>ui32Capacity&#160;:&#160;<a class="el" href="structam__hal__card__t.html#a641d9e711b190ec72ca850dae2e1a1ed">am_hal_card_t</a>, <a class="el" href="group__ios4__ap510L.html#ga3a59fc33ecb1666c7e36a753ebaf1cbf">am_hal_ios_buffer_t</a>, <a class="el" href="structam__hal__queue__t.html#afe03cd7c18366a1f2240528dba1bccd8">am_hal_queue_t</a>, <a class="el" href="structam__hal__stream__queue__t.html#ac99f06a3b31803b2d82d4ce64c6cc6d7">am_hal_stream_queue_t</a></li>
<li>ui32CAPID&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga2095e7d0543fed17618154cda530d937">am_hal_i3c_host_t</a></li>
<li>ui32CAPLENGTH&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga6920876cd81a8018b5d39b69dc61f511">am_hal_i3c_host_t</a></li>
<li>ui32CEBreak&#160;:&#160;<a class="el" href="structam__hal__mspi__xip__misc__t.html#a707dbb70a38915c3b5bffcb996a5b902">am_hal_mspi_xip_misc_t</a></li>
<li>ui32CenturyBit&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a1d35c117d03c353c15ec054ebfa9c572">am_hal_rtc_time_struct</a></li>
<li>ui32ChannelNumbersPhase1&#160;:&#160;<a class="el" href="structam__hal__i2s__data__format__t.html#a9e684b482a7154485b269c1a84d59ab4">am_hal_i2s_data_format_t</a></li>
<li>ui32ChannelNumbersPhase2&#160;:&#160;<a class="el" href="structam__hal__i2s__data__format__t.html#ad7f026977ca68708a04b986a752b9f76">am_hal_i2s_data_format_t</a></li>
<li>ui32Checksum&#160;:&#160;<a class="el" href="structam__util__bootloader__image__t.html#a3b34cd499c204d2da722ede89eda4b6b">am_util_bootloader_image_t</a></li>
<li>ui32ChipID0&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#aee8d8fc372b98d7be17f324fe40528c3">am_hal_mcuctrl_device_t</a></li>
<li>ui32ChipID1&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a2da9631d9c7db3a65568e6541766679a">am_hal_mcuctrl_device_t</a></li>
<li>ui32ChipPN&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#aa29ea4e7a046f060f3148250d6e6431d">am_hal_mcuctrl_device_t</a></li>
<li>ui32ChipRev&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a71e7ac00093b6f0f77e2750633bfd709">am_hal_mcuctrl_device_t</a></li>
<li>ui32ChipSelect&#160;:&#160;<a class="el" href="structam__devices__spiflash__t.html#adc7633393a46d8c98086ad3bf448c742">am_devices_spiflash_t</a>, <a class="el" href="structam__hal__iom__spi__device__t.html#ad1275c34b2c7377941aa330d5a7848c2">am_hal_iom_spi_device_t</a></li>
<li>ui32ChipSelectNum&#160;:&#160;<a class="el" href="structam__devices__spipsram__config__t.html#a58487ef5ea9832037f2bf9532e264b71">am_devices_spipsram_config_t</a></li>
<li>ui32CID&#160;:&#160;<a class="el" href="structam__hal__card__t.html#af1d444210138e692c4f6d4c2e5c4ffb5">am_hal_card_t</a></li>
<li>ui32ClkOffDelay&#160;:&#160;<a class="el" href="structam__hal__sdhc__state__t.html#a63b76663e8091bfc2505c862a781f834">am_hal_sdhc_state_t</a></li>
<li>ui32Clock&#160;:&#160;<a class="el" href="structam__hal__card__cfg__t.html#aaf9af13a93110c9a9af12d6a517ca61d">am_hal_card_cfg_t</a>, <a class="el" href="structam__hal__card__host.html#a462efb62e30c62ae4de2561b70ca898a">am_hal_card_host</a></li>
<li>ui32ClockDivideRatio&#160;:&#160;<a class="el" href="structam__hal__i2s__config__t.html#aa14b70ad0ed840ae0c35418c162b70eb">am_hal_i2s_config_t</a>, <a class="el" href="structam__hal__i2s__state__t.html#a492ed703a8316a6781e68b111ff0090a">am_hal_i2s_state_t</a></li>
<li>ui32ClockFreq&#160;:&#160;<a class="el" href="structam__devices__iom__chsc5816__config__t.html#a5f6d26156b6cf6bd8c762ea9b0b1498a">am_devices_iom_chsc5816_config_t</a>, <a class="el" href="structam__devices__mb85rc256v__config__t.html#a5c7ba6d2d4f6497b5f7532eaefc6f73c">am_devices_mb85rc256v_config_t</a>, <a class="el" href="structam__devices__spipsram__config__t.html#a4c0a3993f4f281345c935b756a3edce7">am_devices_spipsram_config_t</a>, <a class="el" href="structam__hal__iom__config__t.html#a912884db268224ebeec162df3af59121">am_hal_iom_config_t</a>, <a class="el" href="structam__hal__iom__state__t.html#aacf049f67565cd8a025b19bce5a358b3">am_hal_iom_state_t</a></li>
<li>ui32CMD1Addr&#160;:&#160;<a class="el" href="structspi__psram__trans__read__txn__t.html#a8c0b752fa699c3f674d720bf00cc4742">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a010ade3956400a21c7f95d8b8d2ae403">spi_psram_trans_write_txn_t</a></li>
<li>ui32CMD1Val&#160;:&#160;<a class="el" href="structspi__psram__trans__read__txn__t.html#adf0d93ca319d1ed3cf3088b97f26966d">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#acf3c6f7308e99d53c8d490bdc924d0d8">spi_psram_trans_write_txn_t</a></li>
<li>ui32CMD2Addr&#160;:&#160;<a class="el" href="structspi__psram__trans__read__txn__t.html#a55da8f6bc97bf2df83788ea62c1cdcb7">spi_psram_trans_read_txn_t</a></li>
<li>ui32CMD2Val&#160;:&#160;<a class="el" href="structspi__psram__trans__read__txn__t.html#a5977b516fdf2f346d307dfb4aec79e94">spi_psram_trans_read_txn_t</a></li>
<li>ui32CMDAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a5979727b85d8ea4018cc9108fb05613e">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32CmdDesc0&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gaecb3372e2b8d52a3bfe567dd4f794ac9">am_hal_i3c_cmd_data_t</a>, <a class="el" href="group__i3c__ap510L.html#gabe866bd4c3a944fa9e8f1294872e0cb9">am_hal_i3c_cmd_desc0_t</a>, <a class="el" href="structam__hal__i3c__state__t.html#a72a0089c0e5f9de02322a69ea607c32a">am_hal_i3c_state_t</a></li>
<li>ui32CmdDesc1&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gae9f0cf8dce378d110c560ace6570e72b">am_hal_i3c_cmd_data_t</a>, <a class="el" href="group__i3c__ap510L.html#gaf5c4d3de6e79abe2198950a5f6b4e9a5">am_hal_i3c_cmd_desc1_t</a>, <a class="el" href="structam__hal__i3c__state__t.html#a6b13acfc41140e581ecf9f28125d99e5">am_hal_i3c_state_t</a></li>
<li>ui32CmdErrCnt&#160;:&#160;<a class="el" href="structam__hal__sdhc__state__t.html#a886905ea58c058d5729b3a53004e76bd">am_hal_sdhc_state_t</a></li>
<li>ui32CmdRingBufLen&#160;:&#160;<a class="el" href="structam__devices__i3c__lps22hh__dma__config__t.html#a972bc1e6b0b5ca73fc73d87b0f7d2c56">am_devices_i3c_lps22hh_dma_config_t</a>, <a class="el" href="structam__devices__i3c__lsm6dso__dma__config__t.html#a8e2fd0096fbdae1b43abd6cf67269bcf">am_devices_i3c_lsm6dso_dma_config_t</a>, <a class="el" href="structam__devices__i3c__mb85rc1mt__dma__config__t.html#accc862bfabd03cd1edecafd6f81ea321">am_devices_i3c_mb85rc1mt_dma_config_t</a>, <a class="el" href="group__i3c__ap510L.html#gab7c5d7f0e6f6cc80906e1fab13e462d3">am_hal_i3c_ring_t</a>, <a class="el" href="group__i3c__ap510L.html#gaca40ff23623b3976d1a1ea008798ccaf">am_hal_i3c_transfer_t</a></li>
<li>ui32CMDVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#af1b27a5f79954ed6e95a2a2d6818410f">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a4ac2c0c7ef2a874e2dce4c716ad7bc46">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32Compare0&#160;:&#160;<a class="el" href="structam__hal__timer__config__t.html#a69cc6218cb8ac60f99d539aa1fbc3eac">am_hal_timer_config_t</a></li>
<li>ui32Compare1&#160;:&#160;<a class="el" href="structam__hal__timer__config__t.html#a6062a6aa457cada3b2043375ec901529">am_hal_timer_config_t</a></li>
<li>ui32Context&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga7c38be1db02f878f928e13f92ea1d810">am_hal_i3c_event_t</a></li>
<li>ui32Count&#160;:&#160;<a class="el" href="structam__devices__button__t.html#a07fa920fa8b3994db16ee14f9cb64913">am_devices_button_t</a>, <a class="el" href="structam__hal__usb__dma0__queue__t.html#aaee688ba479ede917a7eaca6ad827343">am_hal_usb_dma0_queue_t</a></li>
<li>ui32Counter&#160;:&#160;<a class="el" href="structam__util__pmu__status__t.html#ab8a23729c4161141276698222ea493a6">am_util_pmu_status_t</a></li>
<li>ui32Counters&#160;:&#160;<a class="el" href="structam__util__pmu__config__t.html#a56d57ce47bec88b12026f2281daed423">am_util_pmu_config_t</a></li>
<li>ui32CountValue&#160;:&#160;<a class="el" href="structam__util__pmu__status__t.html#ac7275c3a05a6061d143c977c71b2f47d">am_util_pmu_status_t</a></li>
<li>ui32CRC&#160;:&#160;<a class="el" href="structam__util__bootloader__image__t.html#a72e742e08d8e589c7784b94f669b6568">am_util_bootloader_image_t</a></li>
<li>ui32Crc&#160;:&#160;<a class="el" href="structam__util__multiboot__ota__t.html#ad10acb5ca759b10800c480bcdef2d104">am_util_multiboot_ota_t</a></li>
<li>ui32CS&#160;:&#160;<a class="el" href="structam__devices__iom__aps6404l__t.html#a6c7e233b3a8eef25926e01316b72d04d">am_devices_iom_aps6404l_t</a>, <a class="el" href="structam__devices__iom__tma525__t.html#ae73fea7a74592faa61362ed58df4d980">am_devices_iom_tma525_t</a></li>
<li>ui32CSD&#160;:&#160;<a class="el" href="structam__hal__card__t.html#afd0e4394639a4e72bc4ed8a1b43c2f8d">am_hal_card_t</a></li>
<li>ui32CsdVersion&#160;:&#160;<a class="el" href="structam__hal__sd__card__info__t.html#afaf038f5424b4ee19c99241953287f5a">am_hal_sd_card_info_t</a></li>
<li>ui32CSize&#160;:&#160;<a class="el" href="structam__hal__sd__card__info__t.html#a9a0a00bc063c9b54fd99d6e5449f7742">am_hal_sd_card_info_t</a></li>
<li>ui32CSizeMult&#160;:&#160;<a class="el" href="structam__hal__sd__card__info__t.html#ae8dc44164ea9850d8709b40a8fe32d28">am_hal_sd_card_info_t</a></li>
<li>ui32CTRLAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#a857c3a7c627f98dd446ef789629c7817">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32CTRLVal&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#a159aedeb801436fef510d58b1a32a91e">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32CurrentVolt&#160;:&#160;<a class="el" href="structam__hal__sd__card__info__t.html#a5e6504b4bd9b4942ea7cb12b41c2967e">am_hal_sd_card_info_t</a></li>
<li>ui32DataErrCnt&#160;:&#160;<a class="el" href="structam__hal__sdhc__state__t.html#a02573ce5b2b0539bdc183ccf5b555776">am_hal_sdhc_state_t</a></li>
<li>ui32DataLeft&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga37a3e8e6eb9ce8b74c3d72ad2020c43a">am_hal_i3c_cmd_data_t</a>, <a class="el" href="structam__hal__i3c__state__t.html#abe4c1e5a851d08878dd79959deec6637">am_hal_i3c_state_t</a></li>
<li>ui32DataLen&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gae5320d91aab6c0f8c33b336364639ea3">am_hal_i3c_cmd_data_t</a>, <a class="el" href="structam__hal__i3c__state__t.html#a1e053a3c48852ce9e91ab858530d0d9f">am_hal_i3c_state_t</a>, <a class="el" href="structam__hal__sdhc__state__t.html#a074fae22aa138e8c95e756c2e5ab569a">am_hal_sdhc_state_t</a></li>
<li>ui32DatPtrHI&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga2cabc648b5ae45e9566e3c3a89d5de04">am_hal_i3c_data_desc_t</a></li>
<li>ui32DatPtrLO&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gaf5da232ae8193cac13d82f7dd811da7b">am_hal_i3c_data_desc_t</a></li>
<li>ui32DatTableOffset&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gae3f2727fc4d5a42c7629e67768ece2a1">am_hal_i3c_host_t</a></li>
<li>ui32DatTableSize&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gadf60ca3e905fdb4c35fcd78054e5d976">am_hal_i3c_host_t</a></li>
<li>ui32DayOfMonth&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a370cbe6391ad73c590e35afaaf25d2c2">am_hal_rtc_time_struct</a></li>
<li>ui32DC_1024&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#aa78a7eb9159cdbca0bd5125ddc759384">iom_clock_comp_parms_t</a></li>
<li>ui32DC_deviation&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#ab31dafc60096f446e2f4764c8eb75f85">iom_clock_comp_parms_t</a></li>
<li>ui32DctSectionOffset&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gad463863126e1a5877e0892b012a589e0">am_hal_i3c_host_t</a></li>
<li>ui32DCXAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a42a8696a2e66417a59373d592339abb4">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32DCXVal&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#aebffb0a458354cc1fe7fb6f31b6beca9">am_hal_iom_txn_cmdlist_t</a></li>
<li>ui32DecimationRate&#160;:&#160;<a class="el" href="structam__hal__pdm__config__t.html#a1ebb944ee5e4772509f5f96efdf324cb">am_hal_pdm_config_t</a></li>
<li>ui32DelayUs&#160;:&#160;<a class="el" href="structam__hal__i3c__state__t.html#af2853ae1a5a982f32604acf7fda247b0">am_hal_i3c_state_t</a></li>
<li>ui32DeQptr&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga84a926db384ce00e7ccaf5a067f2c99d">am_hal_i3c_rh_t</a></li>
<li>ui32DesiredFreq&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#aacf8f32e41965b632d889fc1ebec68b7">iom_clock_comp_parms_t</a></li>
<li>ui32DEVCFGAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a09d4743526556aff814e7c6963169186">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#a7455f1d39691765e43ef26001b9097d3">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a81f6b8540630a82aacd44f64d323070e">spi_psram_trans_write_txn_t</a></li>
<li>ui32DEVCFGVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#aa605945df8871811d358d05ca348abcf">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a23469a87294a73eee2588843d0aabcbb">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#a9f32dbfd985dc213f7a880bad389dc09">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a0a2e1d45b820cb1cd65d657cebcbf261">spi_psram_trans_write_txn_t</a></li>
<li>ui32Device&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#a2b220d5ef3f9512b233528e6eb83283c">am_hal_pwrctrl_status_t</a>, <a class="el" href="structam__hal__sdio__card__cis__t.html#a1130bdb456a2e1ee24bd848d914bb226">am_hal_sdio_card_cis_t</a>, <a class="el" href="structam__util__id__t.html#a56a7558e054e0ef0dbad869d13f496e7">am_util_id_t</a></li>
<li>ui32DeviceAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__pio__transfer__t.html#a3d2fbbf25076204345362a964157d4ba">am_hal_mspi_pio_transfer_t</a></li>
<li>ui32DeviceAddress&#160;:&#160;<a class="el" href="structam__hal__mspi__dma__transfer__t.html#ad85ba4db180a26d697b1728f972e40c2">am_hal_mspi_dma_transfer_t</a></li>
<li>ui32DeviceNum&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__config__t.html#a7a33ba5a729b7dc3a32c829976a35f5b">am_devices_mspi_gd25lb512_config_t</a></li>
<li>ui32DeviceSizeKb&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__info__t.html#a0bdc1f09de8073ef27c036cfb8b16507">am_devices_mspi_psram_info_t</a></li>
<li>ui32DevPwrSt&#160;:&#160;<a class="el" href="structam__hal__spotmgr__power__status__t.html#a66a1d99b0019c7724daf399e1af73f74">am_hal_spotmgr_power_status_t</a></li>
<li>ui32Div3&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#a70b372e1ebf12511208d69edba35e936">iom_clock_comp_parms_t</a></li>
<li>ui32DivEn&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#a011be0ce70a75bdeb1020328c2aace98">iom_clock_comp_parms_t</a></li>
<li>ui32DMACFG1Addr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#aa5d2c15d2155e7afe5771ecaad9bc689">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMACFG1Val&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a0899502b3283370c3bee076ddf7f213a">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__dma__entry__t.html#a62deb28668c9fc4b5ca52961b44d21cd">am_hal_mspi_dma_entry_t</a></li>
<li>ui32DMACFG2Addr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#ae5929b88c271c4297b83729fff9123d9">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMACFG2Val&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a4b09ba08049cab1e30f5061ecc6f477d">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMACFGAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a28e414577761bd6156bbc3120f2dbf96">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#aeac91327d5f94fecff6a30a9917c09d2">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a43d3b34ee19423ba5df9a0b1369f36ec">spi_psram_trans_write_txn_t</a></li>
<li>ui32DMACFGdis1Addr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a8795283241a74cce0e0996cdecae27c8">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#a5f2fc26ace8fff596f4cd5f243f3b029">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a85960586b913b932da535137704312dd">spi_psram_trans_write_txn_t</a></li>
<li>ui32DMACFGdis1Val&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a253c2a2107e5a7410e2d5d49efc0d2d0">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#aa62d92ffdf9b57757fcdcc7699dbe802">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#aba1928294c5b3eab125f0c6152ef47f6">spi_psram_trans_write_txn_t</a></li>
<li>ui32DMACFGVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#a59f4515d2ad7e29cc5745c07edce84fe">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a9f63315b5cbd7706109218a306682dfe">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#ab18c08427c2e233fa0bfff5d654e0a75">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a640eca510d8ea4f24cb621513afc484a">spi_psram_trans_write_txn_t</a></li>
<li>ui32DMADEVADDRAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#abb122fc701444401c4cc998de646ee9a">am_hal_mspi_cq_dma_entry_t</a></li>
<li>ui32DMADEVADDRVal&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a617981e8ed46f6531a9d9747370fc4ca">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__dma__entry__t.html#af3acad3b9ee94a3498a1a4403b01f7e8">am_hal_mspi_dma_entry_t</a></li>
<li>ui32DmaStat&#160;:&#160;<a class="el" href="structam__hal__iom__status__t.html#a23ad0ff0bba81cab7fe950b9c79120be">am_hal_iom_status_t</a></li>
<li>ui32DMATARGADDRAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a1fabf0d298c38dd9c781b69d15a4142a">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#ad0b2bb0ac66261da04bc0152e92e26b3">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#a1e7357d07d61b93d438e45bdc8dc633d">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a38c15c39ebc32ca558e1b93ac6d4aa30">spi_psram_trans_write_txn_t</a></li>
<li>ui32DMATARGADDRVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#a51b1ac8587a0c5fde39116d01b5bbe19">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#ac018ddea1a3071ffada2ae538e06cd49">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a07e68c36823f21524185e0322376e2f2">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__dma__entry__t.html#addd809092ffdd613247eb6aa8699cb84">am_hal_mspi_dma_entry_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#ae8d87884e8e1601f4a0dd25ca6f914c1">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a039ead7988566c67fde25ed66351845b">spi_psram_trans_write_txn_t</a></li>
<li>ui32DMATOTCOUNTAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a06ccbde474780ed988dbcd8bd4d413e1">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a8f328d85028f04075dac5e45b02de66c">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#af204ef777db0c2e6228a1ea38bdc8ea7">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a40ab3ce6514c7e511ee6f79363cca8f1">spi_psram_trans_write_txn_t</a></li>
<li>ui32DMATOTCOUNTVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#ae4d476371831ab8fdd22e7f36a3f574c">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a15e22248cfb424fc4b9aee89bdd80b4f">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a2e139403664e1106a617b061b9f2d6cc">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__dma__entry__t.html#a7b6dcd0536995c9d0f469a379d3144d9">am_hal_mspi_dma_entry_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#aa2f6d5c195ee8704913bfc342b9999c6">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#ab2958852e0d230d8f9300316a03b5505">spi_psram_trans_write_txn_t</a></li>
<li>ui32DTCMSize&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a5dd0834940461fa921bbedfcdc5954b2">am_hal_mcuctrl_device_t</a></li>
<li>ui32ErrorStatus&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#ga6a824dd253935381ea28f4a08d31bff6">am_hal_ios_transfer_t</a>, <a class="el" href="structam__hal__uart__transfer__t.html#a7716a4e6618de4c0cc478049f875c50d">am_hal_uart_transfer_t</a></li>
<li>ui32EventType&#160;:&#160;<a class="el" href="structam__util__pmu__config__t.html#afb13c316474334714950fd2bc443ff6c">am_util_pmu_config_t</a>, <a class="el" href="structam__util__pmu__status__t.html#a27abc22ce9f9e917f461d46a78ae4155">am_util_pmu_status_t</a></li>
<li>ui32EXTCAPSectionOffset&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga7a19cf754783c713a1ea1f7df987865a">am_hal_i3c_host_t</a></li>
<li>ui32ExtCSD&#160;:&#160;<a class="el" href="structam__hal__card__t.html#a485d8a6031b3a85a470090ce88fa3f0e">am_hal_card_t</a></li>
<li>ui32ExtRefClkFreq&#160;:&#160;<a class="el" href="structam__hal__clkmgr__board__info__t.html#aa5ab4954004ba0e5aa5a723633315d4a">am_hal_clkmgr_board_info_t</a></li>
<li>ui32FBDivFrac&#160;:&#160;<a class="el" href="structam__hal__syspll__config__t.html#a64c1434a081d6f9c68b618d85da9bd84">am_hal_syspll_config_t</a></li>
<li>ui32FdRxNumBytes&#160;:&#160;<a class="el" href="structam__hal__uart__transfer__t.html#a7713e81a1c29d7a1c379f3136817f5f9">am_hal_uart_transfer_t</a></li>
<li>ui32FIFOBase&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#ga3385040ea502f4d31f729b2ad05a1391">am_hal_ios_config_t</a></li>
<li>ui32FifoBaseOffset&#160;:&#160;<a class="el" href="structam__hal__ios__state__t.html#ad6150c5ed70f8d00eae124e20fec0930">am_hal_ios_state_t</a></li>
<li>ui32FIFOPushAddr1&#160;:&#160;<a class="el" href="structspi__psram__trans__read__txn__t.html#a5a2faadd858d9a311c2e59cbd224fdbc">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a8b542ea47c4cc46c8e558a6757791b52">spi_psram_trans_write_txn_t</a></li>
<li>ui32FIFOPushAddr2&#160;:&#160;<a class="el" href="structspi__psram__trans__read__txn__t.html#a57ea50ae6ca990c3eadf84f50b90617a">spi_psram_trans_read_txn_t</a></li>
<li>ui32FIFOPushVal1&#160;:&#160;<a class="el" href="structspi__psram__trans__read__txn__t.html#aca05e041d5adb7e0309c2c21a99d93c0">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#ae86d403344fba30e574f506d527e9ba2">spi_psram_trans_write_txn_t</a></li>
<li>ui32FIFOPushVal2&#160;:&#160;<a class="el" href="structspi__psram__trans__read__txn__t.html#a193c24088a672cb9d78eea446b4210f9">spi_psram_trans_read_txn_t</a></li>
<li>ui32FIFOThreshold&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#ga681b2bd74004b8212267af3593fe7ef9">am_hal_ios_config_t</a></li>
<li>ui32FlashSize&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a7683777978ee2746e524e615ee06bd0e">am_hal_mcuctrl_device_t</a></li>
<li>ui32Frequency&#160;:&#160;<a class="el" href="structam__devices__dc__jdi__timer__config__t.html#a380b2c7852f2d1b66145c8031539a9f3">am_devices_dc_jdi_timer_config_t</a></li>
<li>ui32Fsel&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#a49f199e66337f9d9c023ec25c66411ba">iom_clock_comp_parms_t</a></li>
<li>ui32FsyncPulseWidth&#160;:&#160;<a class="el" href="structam__hal__i2s__fsync__pulse__t.html#aa257e97f2ec113c291da2422a1487242">am_hal_i2s_fsync_pulse_t</a></li>
<li>ui32FuncNum&#160;:&#160;<a class="el" href="structam__hal__card__t.html#ab216682b2efba5bc5c85f476bed40d33">am_hal_card_t</a></li>
<li>ui32GainChangeDelay&#160;:&#160;<a class="el" href="structam__hal__pdm__config__t.html#a326b00ad21977295a9b4b7a0900bde48">am_hal_pdm_config_t</a></li>
<li>ui32GenericCmd6Timeout&#160;:&#160;<a class="el" href="structam__hal__card__t.html#a1a8900c6cac05b408f5ddaf0a591e247">am_hal_card_t</a></li>
<li>ui32GPIONumber&#160;:&#160;<a class="el" href="structam__devices__button__t.html#ad610c46957deb4c9c813e7befa48efac">am_devices_button_t</a>, <a class="el" href="structam__devices__led__t.html#af06571594e5553d7b2c2ea87977792dc">am_devices_led_t</a></li>
<li>ui32HciVersion&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gabc2bc5dec14ad59852cbde02bb107fd9">am_hal_i3c_host_t</a></li>
<li>ui32HighPassCutoff&#160;:&#160;<a class="el" href="structam__hal__pdm__config__t.html#a6db9b6772b9a38d3920b5efc2b33d478">am_hal_pdm_config_t</a></li>
<li>ui32HostSDMABufSize&#160;:&#160;<a class="el" href="structam__hal__sdhc__state__t.html#a5b135e828c1062ace1de0b285e0841d3">am_hal_sdhc_state_t</a></li>
<li>ui32Hour&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a2f55c11e10a542bf0779e6bd23eb8392">am_hal_rtc_time_struct</a></li>
<li>ui32Hundredths&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#ade79a1b08a0b5d0058cef410d63f9726">am_hal_rtc_time_struct</a></li>
<li>ui32HwFifoSize&#160;:&#160;<a class="el" href="structam__hal__ios__state__t.html#a3c0af7514c0d7ad4f7fd34de88f09c7c">am_hal_ios_state_t</a></li>
<li>ui32I2CDevAddr&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a267715da97afabbb4c5dff9d05dc0277">am_hal_iom_transfer_t</a></li>
<li>ui32IbiDataAddr&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gabe9d3b6be5603e889f261693cbfc681d">am_hal_i3c_rh_t</a></li>
<li>ui32IbiDataBufLen&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga55d12ae6c582cee3fac5c35d97ed8f85">am_hal_i3c_ring_t</a></li>
<li>ui32IbiQueueSize&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gaeb9b9f77bacd736d33e3c13982c5dd7b">am_hal_i3c_host_t</a></li>
<li>ui32IbiStatAddr&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga5a8523463aef4a0eecc25811bfe6cfd6">am_hal_i3c_rh_t</a></li>
<li>ui32IbiStatBufLen&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga4c45683162f84bd1c108b75c182a73be">am_hal_i3c_ring_t</a></li>
<li>ui32IbiStatStructSize&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga5afdb2b517822b61d9f150063365f611">am_hal_i3c_rh_t</a></li>
<li>ui32IbiStatus&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga13f31d214429e6c74c271b590bf888f8">am_hal_i3c_ibi_status_t</a></li>
<li>ui32ImageCrc&#160;:&#160;<a class="el" href="structam__util__multiboot__ota__t.html#a7d64ba2486d49768a7401e7e868d0ab9">am_util_multiboot_ota_t</a></li>
<li>ui32INFO1GlobalValid&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a57a1abb0b45be0c019a22c39025f3d69">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32INSTRAddr&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#ac7b4df7fb8059ed642e728993da801af">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32InstrLen&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#ab84a5b41129cbcdbf3811822052dd08f">am_hal_iom_transfer_t</a></li>
<li>ui32INSTRVal&#160;:&#160;<a class="el" href="structam__hal__mspi__cq__pio__entry__t.html#a55b071767ba66d3f26730cf063876664">am_hal_mspi_cq_pio_entry_t</a></li>
<li>ui32InterfaceSelect&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#gab54b0de9564ec0d43298a1a10d2eb0c9">am_hal_ios_config_t</a></li>
<li>ui32InterruptValue&#160;:&#160;<a class="el" href="structam__hal__wdt__config__t.html#a499d21a8bac0cc7939b7c46521b8cda5">am_hal_wdt_config_t</a></li>
<li>ui32IntPinNum&#160;:&#160;<a class="el" href="structam__devices__iom__gpio__chsc5816__t.html#a7e9340542c1fef03b88ea8e13bfff1b0">am_devices_iom_gpio_chsc5816_t</a></li>
<li>ui32IOMModule&#160;:&#160;<a class="el" href="structam__devices__spiflash__t.html#a9b2f71dadb045cb9612776c17867d763">am_devices_spiflash_t</a></li>
<li>ui32IovLen&#160;:&#160;<a class="el" href="structam__hal__card__iovec__t.html#a4388e723f2b9a8bd23771dd0089e961b">am_hal_card_iovec_t</a></li>
<li>ui32IpcShmAddr&#160;:&#160;<a class="el" href="structam__devices__510L__radio__ipc__shm__t.html#a8495e3b3f6a0b4218905beb8845fa2b5">am_devices_510L_radio_ipc_shm_t</a></li>
<li>ui32IpcShmSize&#160;:&#160;<a class="el" href="structam__devices__510L__radio__ipc__shm__t.html#a3b45e19eaf2ef7d7ffc4332b7ae77a64">am_devices_510L_radio_ipc_shm_t</a></li>
<li>ui32IrttCountMax&#160;:&#160;<a class="el" href="structam__hal__adc__irtt__config__t.html#a4916961976695f57a720c414ce754640">am_hal_adc_irtt_config_t</a></li>
<li>ui32ITCMSize&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a02f0c469d17d886d79a15baf0f343327">am_hal_mcuctrl_device_t</a></li>
<li>ui32ItemSize&#160;:&#160;<a class="el" href="structam__hal__queue__t.html#a79b2edc9eb5d3f012398c3384823b7c4">am_hal_queue_t</a>, <a class="el" href="structam__hal__stream__queue__t.html#acbd9c61fff02e1d0bf11b12c5f0cfcf9">am_hal_stream_queue_t</a></li>
<li>ui32JedecCHIPREV&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a873e736b144df3ac364ebce0add7a98c">am_hal_mcuctrl_device_t</a></li>
<li>ui32JedecCID&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#ac094489823a99d61658595a3bc4741e8">am_hal_mcuctrl_device_t</a></li>
<li>ui32JedecJEPID&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a462875a6e2187ff2b1cff8115ec950db">am_hal_mcuctrl_device_t</a></li>
<li>ui32JedecPN&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#af4f455846ab8476a747b425d12f88431">am_hal_mcuctrl_device_t</a></li>
<li>ui32Key&#160;:&#160;<a class="el" href="unionam__image__opt2__t.html#ac515972b88deac84d68befe80a0290c6">am_image_opt2_t</a></li>
<li>ui32LastHPIdxProcessed&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#aced7a96a808fe623d52572f7805b7be6">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a7d204dc705edff09963b6a0d62b27ca9">am_hal_mspi_state_t</a></li>
<li>ui32LastIdxProcessed&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a9ad2b7b13969daca5405e82e92e9a330">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a817d4a3cb16bc2c556558aa7f311f2bf">am_hal_mspi_state_t</a></li>
<li>ui32Length&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#gada7704aadf397e9baa4880c1270423dc">am_hal_ios_buffer_t</a>, <a class="el" href="structam__hal__queue__t.html#a5a8602555ce4233c80dbf7e68bf601d7">am_hal_queue_t</a>, <a class="el" href="structam__hal__stream__queue__t.html#a8708acface8395333e020458f9839f23">am_hal_stream_queue_t</a></li>
<li>ui32LimitAddress&#160;:&#160;<a class="el" href="structam__hal__mpu__region__config__t.html#a16c6e854feff2b57a36eca57f33661ed">am_hal_mpu_region_config_t</a></li>
<li>ui32LogiBlkSize&#160;:&#160;<a class="el" href="structam__hal__card__info__t.html#a8f28f40df5661ee15747a5e09c391005">am_hal_card_info_t</a></li>
<li>ui32LogiMaxBlks&#160;:&#160;<a class="el" href="structam__hal__card__info__t.html#a13352804ee73a0c84976cc401d9558d7">am_hal_card_info_t</a></li>
<li>ui32Lower&#160;:&#160;<a class="el" href="structam__hal__adc__window__config__t.html#a0821f9e73943850308177e16c1b1edc2">am_hal_adc_window_config_t</a></li>
<li>ui32LowPer&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#aeee6b4bfa826a2492eb55fbe1d6a1171">iom_clock_comp_parms_t</a></li>
<li>ui32MAINPTR&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#ada81e2bca2213063ff6578054ee360ca">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32MaxADMA2BlkNums&#160;:&#160;<a class="el" href="structam__hal__card__host.html#a25cf06ac3bcfea459d3274ac3f5c97d6">am_hal_card_host</a></li>
<li>ui32MaxBlks&#160;:&#160;<a class="el" href="structam__hal__card__info__t.html#a3bc353023c449691a6ee9f86e4d3725c">am_hal_card_info_t</a>, <a class="el" href="structam__hal__card__t.html#a0105b053d51fce9c2ae4e1474dab7a10">am_hal_card_t</a></li>
<li>ui32MaxClock&#160;:&#160;<a class="el" href="structam__hal__card__host.html#af008f57b4013d18d859461b17fa5a71f">am_hal_card_host</a></li>
<li>ui32MaxHPTransactions&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#ac373b3b993f2d7c4be2cf0171c246c71">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#ad59b130fe779296c18d07a283b7d41f5">am_hal_mspi_state_t</a></li>
<li>ui32MaxPending&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#aec1303b88e2b09dae7cca79ec50ffc7a">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#af4b05e2bd48f83c0a11b72fca752c832">am_hal_mspi_state_t</a></li>
<li>ui32MaxSpeed&#160;:&#160;<a class="el" href="structam__hal__sdio__card__cis__t.html#a7dfe751f6a6abe55b7b589c827641415">am_hal_sdio_card_cis_t</a></li>
<li>ui32MaxTransactions&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a494c99c3a7624f4d1e9462f53cdabc35">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__iom__status__t.html#a8467c7d64aafa569947de1af40b16033">am_hal_iom_status_t</a></li>
<li>ui32MaxTransSize&#160;:&#160;<a class="el" href="structam__devices__iom__aps6404l__t.html#a668690d0f9e73edccaf67d0121338217">am_devices_iom_aps6404l_t</a>, <a class="el" href="structam__devices__iom__tma525__t.html#a0cd146fae9df2890af04b4c2e03fff26">am_devices_iom_tma525_t</a></li>
<li>ui32MclkoutDiv&#160;:&#160;<a class="el" href="structam__hal__i2s__config__t.html#aacf7a73f266791625814ebb74e273715">am_hal_i2s_config_t</a>, <a class="el" href="structam__hal__i2s__state__t.html#a325b3460c59d3579892ce34446e28f1a">am_hal_i2s_state_t</a></li>
<li>ui32Memory&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#accf06aa320520a83ace89e9fe91d926c">am_hal_pwrctrl_status_t</a></li>
<li>ui32MemPwrSt&#160;:&#160;<a class="el" href="structam__hal__spotmgr__power__status__t.html#a7cdfbd9b32169aa13a57a0478a29e062">am_hal_spotmgr_power_status_t</a></li>
<li>ui32MinClock&#160;:&#160;<a class="el" href="structam__hal__card__host.html#a219c76f23aab082f175fb5005372cf1d">am_hal_card_host</a></li>
<li>ui32Minute&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a72cd4c07aff78683504da156a6e030f2">am_hal_rtc_time_struct</a></li>
<li>ui32Module&#160;:&#160;<a class="el" href="structam__devices__i3c__lps22hh__t.html#a1c393caae663b9fb5db7e97b912c5885">am_devices_i3c_lps22hh_t</a>, <a class="el" href="structam__devices__i3c__lsm6dso__t.html#a891f3da22a045186137f93649c095c62">am_devices_i3c_lsm6dso_t</a>, <a class="el" href="structam__devices__i3c__mb85rc1mt__t.html#ad302668409b9006d7aa58a0f15213565">am_devices_i3c_mb85rc1mt_t</a>, <a class="el" href="structam__devices__iom__aps6404l__t.html#a66263ddb2bb067a0341f91a62d1849f6">am_devices_iom_aps6404l_t</a>, <a class="el" href="structam__devices__iom__gpio__chsc5816__t.html#a4594e43189e3d95b682e2049c683363b">am_devices_iom_gpio_chsc5816_t</a>, <a class="el" href="structam__devices__iom__mb85rc256v__t.html#a9e1ff00b1c0ebe4a946eece6cbfac35c">am_devices_iom_mb85rc256v_t</a>, <a class="el" href="structam__devices__iom__tma525__t.html#ad3535bba6abe4e3602150493cc73b229">am_devices_iom_tma525_t</a>, <a class="el" href="structam__devices__mspi__atxp032__t.html#a87052565fda7ff687bd67ac201dd9beb">am_devices_mspi_atxp032_t</a>, <a class="el" href="structam__devices__mspi__ds35x1ga__t.html#a13ecdf188642d00ead205b299222dc62">am_devices_mspi_ds35x1ga_t</a>, <a class="el" href="structam__devices__mspi__gd25lb512__t.html#a281eadf2316db368f6bd68787b28af41">am_devices_mspi_gd25lb512_t</a>, <a class="el" href="structam__devices__mspi__is25wx064__t.html#a6ba447707ede95b281c5a9d925a336c8">am_devices_mspi_is25wx064_t</a>, <a class="el" href="structam__devices__mspi__psram__t.html#a41d893cc5ac8351882b14332b8262d27">am_devices_mspi_psram_t</a>, <a class="el" href="structam__devices__mspi__rm67162__t.html#a0a59cf54c1952c4045abf7c0a61f7a9c">am_devices_mspi_rm67162_t</a>, <a class="el" href="structam__devices__mspi__rm69330__t.html#a4f9c65da032087734a152e0797eed574">am_devices_mspi_rm69330_t</a>, <a class="el" href="structam__hal__adc__state__t.html#a884e675e8c1adfd387ab815b241f28f8">am_hal_adc_state_t</a>, <a class="el" href="structam__hal__card__host.html#ab8e3cd18000304f3f32131ea00553f67">am_hal_card_host</a>, <a class="el" href="structam__hal__i2s__state__t.html#ad6cb048c9c807d3d27586a209ce58244">am_hal_i2s_state_t</a>, <a class="el" href="group__i3c__ap510L.html#gab28fc22b3a64ad4ab754d2f8127a2852">am_hal_i3c_host_t</a>, <a class="el" href="structam__hal__i3c__state__t.html#aa8f36c9451b567d347449392e718785f">am_hal_i3c_state_t</a>, <a class="el" href="structam__hal__iom__i2c__device__t.html#a51653d842b3cbce2a4961f42a5d76e52">am_hal_iom_i2c_device_t</a>, <a class="el" href="structam__hal__iom__spi__device__t.html#a1118b59f0636615927e4b0c15226f283">am_hal_iom_spi_device_t</a>, <a class="el" href="structam__hal__iom__state__t.html#a887ff8a173e925924a5622eacd32b0fb">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__ios__state__t.html#af0e13235590a0d4b2d7986a5bceb31da">am_hal_ios_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a3449badd1af361a936bb207f7ad49f69">am_hal_mspi_state_t</a>, <a class="el" href="structam__hal__pdm__state__t.html#a929c246e8b8c7b9685b003c70a33990c">am_hal_pdm_state_t</a>, <a class="el" href="structam__hal__sdhc__state__t.html#a6e98031614b60c26f84a1fd375e2777a">am_hal_sdhc_state_t</a>, <a class="el" href="structam__hal__syspll__state__t.html#a94b14e7eb1319f76568da0e8789bf88a">am_hal_syspll_state_t</a>, <a class="el" href="structam__hal__uart__state__t.html#a4b20cfb1e2096f1c70cffbdbcf8f9281">am_hal_uart_state_t</a>, <a class="el" href="structam__hal__uart__stream__state__t.html#a5502ac8d436f49f87c117cf6178804d5">am_hal_uart_stream_state_t</a>, <a class="el" href="structam__hal__usb__state__t.html#abc3b014b38833dbf26375e3a8a88a2fc">am_hal_usb_state_t</a></li>
<li>ui32Month&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a0516ed70d431b841eb9c69713d259fd5">am_hal_rtc_time_struct</a></li>
<li>ui32MramRcvStatus&#160;:&#160;<a class="el" href="structam__hal__mram__recovery__status__t.html#abcde8eeeafe9a7c97e9b4ee968315e98">am_hal_mram_recovery_status_t</a></li>
<li>ui32MRAMSize&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a047f3a04f366f7e296a3e23787bdbd07">am_hal_mcuctrl_device_t</a></li>
<li>ui32NativeBlkSize&#160;:&#160;<a class="el" href="structam__hal__card__t.html#adfb7e2cb4e5869d73241e6649b3a4090">am_hal_card_t</a></li>
<li>ui32NBTxnBufLength&#160;:&#160;<a class="el" href="structam__devices__iom__chsc5816__config__t.html#a2e129f0f0b07b2754f9605c84b5d7d9b">am_devices_iom_chsc5816_config_t</a>, <a class="el" href="structam__devices__mb85rc256v__config__t.html#a18dd69b59a3af68f9e1fef204a45da59">am_devices_mb85rc256v_config_t</a>, <a class="el" href="structam__devices__mspi__atxp032__config__t.html#a845c2254439b3f4ed13f9c27329504f9">am_devices_mspi_atxp032_config_t</a>, <a class="el" href="structam__devices__mspi__ds35x1ga__config__t.html#a5cb0f2f9429c3e1e4f4d0db13bfb6372">am_devices_mspi_ds35x1ga_config_t</a>, <a class="el" href="structam__devices__mspi__gd25lb512__config__t.html#a2ed1b4eff88f7423a4e8351dc74a3835">am_devices_mspi_gd25lb512_config_t</a>, <a class="el" href="structam__devices__mspi__is25wx064__config__t.html#a9b7b06cf01fe6e01abfc37b9eb1641da">am_devices_mspi_is25wx064_config_t</a>, <a class="el" href="structam__devices__mspi__psram__config__t.html#a456a85bdab36edd2cae97bc7a54b45a7">am_devices_mspi_psram_config_t</a>, <a class="el" href="structam__devices__mspi__rm67162__config__t.html#ae834fa54860d923386a87c75e15b9562">am_devices_mspi_rm67162_config_t</a>, <a class="el" href="structam__devices__mspi__rm69330__config__t.html#af7ea34746a1fa19f62c4928448ce0d47">am_devices_mspi_rm69330_config_t</a>, <a class="el" href="structam__devices__spipsram__config__t.html#a5423c6653ffad5052c3f34c91f6cfddd">am_devices_spipsram_config_t</a>, <a class="el" href="structam__hal__iom__config__t.html#aa966d9bb8e7e1981ebddb8db59e7133c">am_hal_iom_config_t</a>, <a class="el" href="structam__hal__iom__state__t.html#ad4485c08b26820b4c10c8b7d074aa352">am_hal_iom_state_t</a></li>
<li>ui32NextHPIdx&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a03f3620caf10ea737fb00a68f9bc6187">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a1fdff729f86c026e85c7c5dd4054d394">am_hal_mspi_state_t</a></li>
<li>ui32NumBytes&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gafd0e8bac19575e9e04e2dce2583f9733">am_hal_i3c_transfer_t</a>, <a class="el" href="structam__hal__iom__transfer__t.html#ab5111856cbab44ff7a4299522b9f4740">am_hal_iom_transfer_t</a>, <a class="el" href="group__ios4__ap510L.html#gaeeff91beae22aaf9a0450dd86aeb9089">am_hal_ios_transfer_t</a>, <a class="el" href="structam__hal__mspi__pio__transfer__t.html#a4d3a7c6a79759eb3b2ac427952277314">am_hal_mspi_pio_transfer_t</a>, <a class="el" href="structam__hal__uart__transfer__t.html#a2fb540da2bffbf495e53840341f4c10d">am_hal_uart_transfer_t</a>, <a class="el" href="structam__util__bootloader__image__t.html#a52ce1c3da8ce6ae71ae0694fc082e1c3">am_util_bootloader_image_t</a>, <a class="el" href="structam__util__multiboot__ota__t.html#a2a3618e772dd8fb6f5a841a2d47d7065">am_util_multiboot_ota_t</a>, <a class="el" href="structuart__dma__rx__qe.html#a133a52041d5e80f56c63c57597f575f5">uart_dma_rx_qe</a>, <a class="el" href="structuart__dma__tx__qe.html#aa09b2dd37ae15f22b41b6ecb30234a3c">uart_dma_tx_qe</a></li>
<li>ui32NumBytesToRead&#160;:&#160;<a class="el" href="structam__hal__uart__stream__rx__config__t.html#adb8a0df66904f87a673702c7edf504b3">am_hal_uart_stream_rx_config_t</a></li>
<li>ui32NumCQEntries&#160;:&#160;<a class="el" href="structam__hal__mspi__state__t.html#a36ce7ebcc6ca8a322b1fa97f451a021b">am_hal_mspi_state_t</a>, <a class="el" href="structam__hal__mspi__status__t.html#a5806c1782d00e0cf79fe0307daefe795">am_hal_mspi_status_t</a></li>
<li>ui32NumDmaQueued&#160;:&#160;<a class="el" href="structuart__dma__tx__qe.html#a8c43ca0a52b4fafdf7cfde143d512858">uart_dma_tx_qe</a></li>
<li>ui32NumHPEntries&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a491974608b3bcd01e7f0245228364155">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#ae8b86c2d5026eb0ea7aa17665c97e007">am_hal_mspi_state_t</a></li>
<li>ui32NumHPPendingEntries&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#ae237abb89d6568bbe385622a75be3cd0">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a8fc5509b5fb8b5e3475359bf68ff16ae">am_hal_mspi_state_t</a></li>
<li>ui32NumPendTransactions&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a90486fdc7c0ba5aab0416ff0b7717e2c">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__iom__status__t.html#ae5b93205ecfde217fd6df441724b403f">am_hal_iom_status_t</a></li>
<li>ui32NumSeqTransactions&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#ab2ba273f272ec10bb88719b868f70c8b">am_hal_iom_state_t</a></li>
<li>ui32NumTransactions&#160;:&#160;<a class="el" href="structam__hal__mspi__state__t.html#af977380edae3506262e9154e029cade6">am_hal_mspi_state_t</a></li>
<li>ui32NumUnSolicited&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a05a4b809048d0f447c30d137d163dd20">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#abc72ef5f976b8b8489ef12f5090b7776">am_hal_mspi_state_t</a></li>
<li>ui32OCR&#160;:&#160;<a class="el" href="structam__hal__card__t.html#aea5e1ba900ef1f94ea645fa080b8df1d">am_hal_card_t</a></li>
<li>ui32OCRAvail&#160;:&#160;<a class="el" href="structam__hal__card__host.html#a8ddfb29b13912797fd96b4cc8599ac2a">am_hal_card_host</a></li>
<li>ui32OFFSETHIAddr&#160;:&#160;<a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a9935d35595ef359e5e46d80c50343977">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#a05cba5e99d2dc01d16f36831b981ce13">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#a3f0f0d839faccdb0f185f67e340e2891">spi_psram_trans_write_txn_t</a></li>
<li>ui32OFFSETHIVal&#160;:&#160;<a class="el" href="structam__hal__iom__dma__entry__t.html#afc908b94dfb04663eaa10590b17ffd75">am_hal_iom_dma_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a6929f7d5f93b2d2f6ef1103b68843bc3">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structspi__psram__trans__read__txn__t.html#a055fdee9a252bd5cba2ab9b9c69fbcc9">spi_psram_trans_read_txn_t</a>, <a class="el" href="structspi__psram__trans__write__txn__t.html#acc42d3dfccee3c2a241961de636e0d94">spi_psram_trans_write_txn_t</a></li>
<li>ui32Options&#160;:&#160;<a class="el" href="structam__hal__iom__i2c__device__t.html#accc83689070974f9d0f956c3229c73ed">am_hal_iom_i2c_device_t</a>, <a class="el" href="structam__hal__iom__spi__device__t.html#a8036cc154fccf431f21af652563dc504">am_hal_iom_spi_device_t</a>, <a class="el" href="structam__util__multiboot__ota__t.html#a76adca1b4ef47fc18ce660fd6f6c6dcf">am_util_multiboot_ota_t</a></li>
<li>ui32OutClock&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#ac10f49dbb26e5ec43b1d4f000f940bf6">iom_clock_comp_parms_t</a></li>
<li>ui32OverrideGPIO&#160;:&#160;<a class="el" href="structam__util__bootloader__image__t.html#a1dae0548d3627123ede4701c3fd8ebd4">am_util_bootloader_image_t</a></li>
<li>ui32OverridePolarity&#160;:&#160;<a class="el" href="structam__util__bootloader__image__t.html#ac85151774c135a37f709d92f0761dc26">am_util_bootloader_image_t</a></li>
<li>ui32PatternLimit&#160;:&#160;<a class="el" href="structam__hal__timer__config__t.html#a26b56bf42911d8c7612040505588b1aa">am_hal_timer_config_t</a></li>
<li>ui32PauseCondition&#160;:&#160;<a class="el" href="structam__hal__iom__cq__raw__t.html#acfcd9763728a89bf25ab6d4f9c14a76f">am_hal_iom_cq_raw_t</a>, <a class="el" href="structam__hal__iom__seq__end__t.html#ae5c6cfe6f90507044f40e2954bcc1fe6">am_hal_iom_seq_end_t</a>, <a class="el" href="structam__hal__iom__transfer__t.html#aa3d6609ffcb8bd4c5813a5ad7c8fbc8d">am_hal_iom_transfer_t</a>, <a class="el" href="structam__hal__mspi__cq__raw__t.html#a28a63b89b96d0a3bfbc27ddb0f532fa5">am_hal_mspi_cq_raw_t</a>, <a class="el" href="structam__hal__mspi__dma__transfer__t.html#a5bfc2ad30ef3e87f2cc430662afc99cf">am_hal_mspi_dma_transfer_t</a>, <a class="el" href="structam__hal__mspi__seq__end__t.html#ae6506f9404b6dee01d8815268b3b2b9a">am_hal_mspi_seq_end_t</a></li>
<li>ui32PAUSEEN2Val&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#aade8c272bbea6d422a8914c7015279df">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a0d1483c475a69a08e35e8f5b859f8cd4">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#af7dee4255e201330fc15e10c3e420d4f">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a1c08d14a77ace41536573e321ac981be">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32PAUSEENVal&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a3f63dc90142937041ade59fdcc8cd892">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a8a38049bc18d5849d38373f658ae48b8">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a735465ecd4a12cef0a9252ec97d4747d">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a87fe3607f4f8698ba7819fb0eb008c71">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32PAUSEN2Addr&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a92250c23ae8fc9a2b5956235752af4df">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#a18adcc69b8e97833c9d74791f26419df">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a6f2de02528cac7642768acea1cc6e27e">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a899fc7fd3a8a4525eee5eba5006e37d1">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32PAUSENAddr&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a87033aaa8284c627e06ab9739648f833">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#afa7cf14b4128ee74f2273f8f59f5dd66">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a1eec8b0ead5b73d3ede52ef3c236501a">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a0c1c7938214d947924bb0dcd0d59599d">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32PendingIntrOut&#160;:&#160;<a class="el" href="structam__hal__usb__state__t.html#af6c52174f9b84ec0dd72a718cd6fefa5">am_hal_usb_state_t</a></li>
<li>ui32PeriphEnable&#160;:&#160;<a class="el" href="structam__pwr__s.html#a28ecd25a468fb1b704e8206add65280d">am_pwr_s</a></li>
<li>ui32PeriphStatus&#160;:&#160;<a class="el" href="structam__pwr__s.html#a41c8fbf499fbb88d99b5fc9b702d5d83">am_pwr_s</a></li>
<li>ui32Phase&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#a0ef00540a07207a993ab7b47739d91e9">iom_clock_comp_parms_t</a></li>
<li>ui32PioSectionOffset&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga3c83d6a418455a695a246d12127b043d">am_hal_i3c_host_t</a></li>
<li>ui32Polarity&#160;:&#160;<a class="el" href="structam__devices__button__t.html#aed67304e44b046bcbdb4968f2b13f15b">am_devices_button_t</a>, <a class="el" href="structam__devices__led__t.html#a0b86fe07e7e5e921cdfa499f7782588c">am_devices_led_t</a></li>
<li>ui32PowerOffNotificationLongTimeout&#160;:&#160;<a class="el" href="structam__hal__card__t.html#a0c208737d6fa9e7b9be26bcf89eae0bf">am_hal_card_t</a></li>
<li>ui32PwrEnRegAddr&#160;:&#160;<a class="el" href="structam__pwr__s.html#a2f97661ae359f0abaa7841cb26be8057">am_pwr_s</a></li>
<li>ui32PwrStatReqAddr&#160;:&#160;<a class="el" href="structam__pwr__s.html#aaaee19cdde81804db5d1c81c6f12e6cc">am_pwr_s</a></li>
<li>ui32Qualified&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#adbb55e06e545205e65954a540f2394b6">am_hal_mcuctrl_device_t</a></li>
<li>ui32QueueSize&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga47ac644825561fd6948217d8a3d73859">am_hal_i3c_host_t</a></li>
<li>ui32RadioTune&#160;:&#160;<a class="el" href="structam__hal__clkmgr__rfxtal__config__t.html#a555f51a4b14f71eabc4ec52cccd96cc0">am_hal_clkmgr_rfxtal_config_t</a></li>
<li>ui32RAMBase&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#gae0d8d9b8398a07c5aecbd494ead5dcfe">am_hal_ios_config_t</a></li>
<li>ui32RCA&#160;:&#160;<a class="el" href="structam__hal__card__info__t.html#a937e901a0447be442094de6a3433691c">am_hal_card_info_t</a>, <a class="el" href="structam__hal__card__t.html#a83ac09c10b1af2314daf84f1d8639dc9">am_hal_card_t</a></li>
<li>ui32RdBlockLen&#160;:&#160;<a class="el" href="structam__hal__sd__card__info__t.html#a798cddaf8cdfdbcb83bb80610cec2057">am_hal_sd_card_info_t</a></li>
<li>ui32ReadError&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a77ca64632758b6f567c3cf688116cb49">am_hal_rtc_time_struct</a></li>
<li>ui32ReadIndex&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#gad58e73a340f8135fb4f349e1b199db2d">am_hal_ios_buffer_t</a>, <a class="el" href="structam__hal__queue__t.html#ad8a5dd633b9a57a014d108f0f0e0ea58">am_hal_queue_t</a>, <a class="el" href="structam__hal__stream__queue__t.html#a81227cb28da7e42b86925589d5e1b42d">am_hal_stream_queue_t</a></li>
<li>ui32RegionNumber&#160;:&#160;<a class="el" href="structam__hal__mpu__region__config__t.html#a549b6cd374f2229f7c3a1f6477155e9a">am_hal_mpu_region_config_t</a></li>
<li>ui32ResetValue&#160;:&#160;<a class="el" href="structam__hal__wdt__config__t.html#ae62982eb1defbf6fd66c943ef5ea211a">am_hal_wdt_config_t</a></li>
<li>ui32Resp&#160;:&#160;<a class="el" href="structam__hal__card__cmd__t.html#ae3807f4517078ac6e2ecfe7c52aa9834">am_hal_card_cmd_t</a>, <a class="el" href="group__i3c__ap510L.html#ga1dc6a6b171f2807d060fe08047e7123d">am_hal_i3c_cmd_data_t</a>, <a class="el" href="structam__hal__i3c__state__t.html#acd164bd4a23cf0f8e46d573fa4f7cfb0">am_hal_i3c_state_t</a></li>
<li>ui32RespAddr&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga235788b4844cac22d0ba994b8c11682f">am_hal_i3c_rh_t</a></li>
<li>ui32RespRingBufLen&#160;:&#160;<a class="el" href="structam__devices__i3c__lps22hh__dma__config__t.html#a0843e65269e182622e29949b59bfe670">am_devices_i3c_lps22hh_dma_config_t</a>, <a class="el" href="structam__devices__i3c__lsm6dso__dma__config__t.html#a6d6fc55139ee3f65ce591f289f37acdc">am_devices_i3c_lsm6dso_dma_config_t</a>, <a class="el" href="structam__devices__i3c__mb85rc1mt__dma__config__t.html#a333072668eb809e9719cac6397ebf157">am_devices_i3c_mb85rc1mt_dma_config_t</a>, <a class="el" href="group__i3c__ap510L.html#gad4bd9f577d1494f97bab697eaf012f40">am_hal_i3c_ring_t</a>, <a class="el" href="group__i3c__ap510L.html#gab5c217c37f68760731877161dc299b31">am_hal_i3c_transfer_t</a></li>
<li>ui32RespStructSize&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga72633386693c83cef8358f5281350699">am_hal_i3c_rh_t</a></li>
<li>ui32RespType&#160;:&#160;<a class="el" href="structam__hal__card__cmd__t.html#a4630d1f06051df841accea3b488c5fe3">am_hal_card_cmd_t</a></li>
<li>ui32Resv&#160;:&#160;<a class="el" href="structam__image__hdr__common__t.html#acfbb9c6b2f4dff141145a491336a5589">am_image_hdr_common_t</a></li>
<li>ui32RHSectionOffset&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga4f309ab9203b71f0b7370454137d738b">am_hal_i3c_host_t</a></li>
<li>ui32ROBase&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#ga5cce1c826e674fbf98fa8289b237ba27">am_hal_ios_config_t</a></li>
<li>ui32RpmbSizeMult&#160;:&#160;<a class="el" href="structam__hal__card__t.html#a1e36c3c21f788cdf4a718a9601b58a0d">am_hal_card_t</a></li>
<li>ui32RstPinNum&#160;:&#160;<a class="el" href="structam__devices__iom__gpio__chsc5816__t.html#a5904d57dc64a8989738e6b3c3edc728a">am_devices_iom_gpio_chsc5816_t</a></li>
<li>ui32RxBufferPing&#160;:&#160;<a class="el" href="structam__hal__i2s__state__t.html#a1e20ff807539c9e59ce6a3e34880ab81">am_hal_i2s_state_t</a></li>
<li>ui32RxBufferPong&#160;:&#160;<a class="el" href="structam__hal__i2s__state__t.html#aba0ae688c47cb51a89c24f6f5b393d14">am_hal_i2s_state_t</a></li>
<li>ui32RxBufferPtr&#160;:&#160;<a class="el" href="structam__hal__i2s__state__t.html#a9726517a2e740ceecfcc281684b8026a">am_hal_i2s_state_t</a></li>
<li>ui32RxBufferSizeBytes&#160;:&#160;<a class="el" href="structam__hal__i2s__state__t.html#ad3235301d47b86f7474d89dc088c0934">am_hal_i2s_state_t</a></li>
<li>ui32RxBufSize&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gab813441c00cf1e7f80e2c02e673f96e1">am_hal_i3c_host_t</a></li>
<li>ui32RxCallbackPending&#160;:&#160;<a class="el" href="structam__hal__uart__stream__rx__params__t.html#a35ccb0df7551abb13b9ce78995f5a10a">am_hal_uart_stream_rx_params_t</a></li>
<li>ui32RxCallbackThreshold&#160;:&#160;<a class="el" href="structam__hal__uart__stream__rx__config__t.html#a3995d777bcbe9471982f315d903b64df">am_hal_uart_stream_rx_config_t</a>, <a class="el" href="structam__hal__uart__stream__rx__params__t.html#a712135085eac6196ff8b572ae86bdc74">am_hal_uart_stream_rx_params_t</a></li>
<li>ui32Rxdqsdelay&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__ddr__timing__config__t.html#a0ae61e816890dfdba77784f5c8bf2246">am_devices_mspi_psram_ddr_timing_config_t</a>, <a class="el" href="structam__devices__mspi__psram__sdr__timing__config__t.html#ac54e02c4fba0e941e9d335fac75e41ca">am_devices_mspi_psram_sdr_timing_config_t</a></li>
<li>ui32Rxneg&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__ddr__timing__config__t.html#af78befb6736b6ef5ce147af7e0d341d3">am_devices_mspi_psram_ddr_timing_config_t</a>, <a class="el" href="structam__devices__mspi__psram__sdr__timing__config__t.html#a01ba91ee04bab77ba45705ec0ea294a8">am_devices_mspi_psram_sdr_timing_config_t</a></li>
<li>ui32RxTargetAddr&#160;:&#160;<a class="el" href="structam__hal__i2s__transfer__t.html#a522793f74b2e02308263341935f3a9c2">am_hal_i2s_transfer_t</a></li>
<li>ui32RxTargetAddrReverse&#160;:&#160;<a class="el" href="structam__hal__i2s__transfer__t.html#a345a8a1e0e926e4967df36da9d54f8d1">am_hal_i2s_transfer_t</a></li>
<li>ui32RxTimeoutmSec&#160;:&#160;<a class="el" href="structam__hal__uart__stream__rx__params__t.html#a31c6a529ee015c0d68c49f72f5110e59">am_hal_uart_stream_rx_params_t</a></li>
<li>ui32RxTotalCount&#160;:&#160;<a class="el" href="structam__hal__i2s__transfer__t.html#a50317aaf18c2fe18ee314d253c54583f">am_hal_i2s_transfer_t</a></li>
<li>ui32Sample&#160;:&#160;<a class="el" href="structam__hal__adc__sample__t.html#a5634dfecd89cf5ef7bc9056a8a710d9d">am_hal_adc_sample_t</a></li>
<li>ui32SampleCount&#160;:&#160;<a class="el" href="structam__hal__adc__dma__config__t.html#a3f4b6d2cbd5762e2f74efe3984a461ff">am_hal_adc_dma_config_t</a></li>
<li>ui32SBLOTA&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a5fa718588e97156285f671827015183f">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SBLVer0&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a5d0761adf5b0317820dcccaf161467bd">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SBLVer1&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a2d2a8e662504f4e8fc0adbf5230747a8">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32ScramblingEndAddr&#160;:&#160;<a class="el" href="structam__devices__mspi__atxp032__config__t.html#a587adcce7f81ca0795817c225d7d6a0e">am_devices_mspi_atxp032_config_t</a>, <a class="el" href="structam__devices__mspi__ds35x1ga__config__t.html#acd0cf4c33528a2a7f7bb15d27ab71d15">am_devices_mspi_ds35x1ga_config_t</a>, <a class="el" href="structam__devices__mspi__gd25lb512__config__t.html#a904b3da9abb1d223d6e6b40dc621f97e">am_devices_mspi_gd25lb512_config_t</a>, <a class="el" href="structam__devices__mspi__is25wx064__config__t.html#ad47136250a367ce5677cb2976dde8f52">am_devices_mspi_is25wx064_config_t</a>, <a class="el" href="structam__devices__mspi__psram__config__t.html#a08b81f4bc0922bb266ef846a4718f5b0">am_devices_mspi_psram_config_t</a>, <a class="el" href="structam__devices__mspi__rm67162__config__t.html#a452d25e7700e51040d137760f7a45563">am_devices_mspi_rm67162_config_t</a></li>
<li>ui32ScramblingStartAddr&#160;:&#160;<a class="el" href="structam__devices__mspi__atxp032__config__t.html#a1dd72501ece7d9ff28e4fcffa99dae57">am_devices_mspi_atxp032_config_t</a>, <a class="el" href="structam__devices__mspi__ds35x1ga__config__t.html#a2442c591a3400036f8cf44973d629326">am_devices_mspi_ds35x1ga_config_t</a>, <a class="el" href="structam__devices__mspi__gd25lb512__config__t.html#a42bdbb8898e1ac0c3af9bba57fcb1b98">am_devices_mspi_gd25lb512_config_t</a>, <a class="el" href="structam__devices__mspi__is25wx064__config__t.html#a5f04fc7d64ea86c3d0297b0348e902c5">am_devices_mspi_is25wx064_config_t</a>, <a class="el" href="structam__devices__mspi__psram__config__t.html#aad829bed30f5ed44ac3bc368676c30f4">am_devices_mspi_psram_config_t</a>, <a class="el" href="structam__devices__mspi__rm67162__config__t.html#aa22851837f0ba8a474b64bbdf4c8b36f">am_devices_mspi_rm67162_config_t</a></li>
<li>ui32Second&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a1ef2c549d6ab4a7e2c25663d93c4635d">am_hal_rtc_time_struct</a></li>
<li>ui32SETCLRAddr&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a807bc6c57d9d69ae2be3f33d661e82a7">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#ab5823fab2a12b7b4b5747716f1ea1265">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#ab6a9ea5884bf0bf3970973f1978f8491">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a753037c857e5c6f7bd704f577d6defdc">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32SETCLRVal&#160;:&#160;<a class="el" href="structam__hal__iom__cq__loop__entry__t.html#a0224644c8c1fd2d353fbc9c8b4d6d027">am_hal_iom_cq_loop_entry_t</a>, <a class="el" href="structam__hal__iom__txn__cmdlist__t.html#ad58878c03eb1dcaa20c74c27171751e1">am_hal_iom_txn_cmdlist_t</a>, <a class="el" href="structam__hal__mspi__cq__dma__entry__t.html#a564a7909aec2f7bfe4bff0c7b2e00333">am_hal_mspi_cq_dma_entry_t</a>, <a class="el" href="structam__hal__mspi__cq__loop__entry__t.html#a02fd0f6245453e5e3fa1de47162d1cbd">am_hal_mspi_cq_loop_entry_t</a></li>
<li>ui32Signature&#160;:&#160;<a class="el" href="unionam__image__auth__info__t.html#ae5bd52e411402adec42519cf02ebd444">am_image_auth_info_t</a></li>
<li>ui32Size&#160;:&#160;<a class="el" href="structam__hal__cachectrl__range__t.html#ae448a93ed608cfa8c3c13d357a70ccdc">am_hal_cachectrl_range_t</a></li>
<li>ui32SKU&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#af36bf49480a57a130dcd3cf2cecbc45c">am_hal_mcuctrl_device_t</a></li>
<li>ui32SleepNotificationTimeout&#160;:&#160;<a class="el" href="structam__hal__card__t.html#a0c706f0d33bbd74feadc92593a8f830a">am_hal_card_t</a></li>
<li>ui32Slot&#160;:&#160;<a class="el" href="structam__hal__adc__sample__t.html#a2f9073fcf5b048186e059e4cebcc5f02">am_hal_adc_sample_t</a></li>
<li>ui32SOCID0&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#ac772eedf7c075d679bb2ece820cbbc9c">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SOCID1&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a638d9d36b25b6044207c7ac5ac69ea3a">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SOCID2&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a91f04a30fecb80a264672c6679192d0d">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SOCID3&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a009c536dba326848eb6da0759aa6aa16">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SOCID4&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a9698c13d1109c5cab6673b7b31c609e2">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SOCID5&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a1ce7ade9d9aadef458124bb4e01013af">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SOCID6&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a2f170bb54db7cd6dc9bee309e32a8ce3">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SOCID7&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a78d7fd1f5e69548b12ece54943d7a126">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32SpiChipSelect&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a02fa2f2fdde84f1c0837d65bdcd53b23">am_hal_iom_transfer_t</a></li>
<li>ui32SpotMgrINFO1GlobalValid&#160;:&#160;<a class="el" href="structam__hal__spotmgr__info1__regs__t.html#a4360e7b5d550064b2c193e20ae31bcbd">am_hal_spotmgr_info1_regs_t</a></li>
<li>ui32SRAMAddress&#160;:&#160;<a class="el" href="structam__hal__mspi__dma__transfer__t.html#a51ce78811de62d482ba63a167eaa151f">am_hal_mspi_dma_transfer_t</a></li>
<li>ui32SRAMBufferCap&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#ga53d7ebc52950fac99b5958b07785fa9c">am_hal_ios_config_t</a></li>
<li>ui32SSRAM&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#a7c18b86eef6d587af996f699cebabbfe">am_hal_pwrctrl_status_t</a></li>
<li>ui32SsramPwrSt&#160;:&#160;<a class="el" href="structam__hal__spotmgr__power__status__t.html#a42785b567110a8a672edddca7a62d0b5">am_hal_spotmgr_power_status_t</a></li>
<li>ui32SSRAMSize&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#a109769a13d203b2173ccce749931a6a3">am_hal_mcuctrl_device_t</a></li>
<li>ui32StartAddr&#160;:&#160;<a class="el" href="structam__hal__cachectrl__range__t.html#a0e0f60cd4f6ff90b5981ccf215767cfd">am_hal_cachectrl_range_t</a></li>
<li>ui32StartAddress&#160;:&#160;<a class="el" href="structuart__dma__tx__qe.html#a5a827cf199c7815a3e4ba09ce7af2884">uart_dma_tx_qe</a></li>
<li>ui32StatusSetClr&#160;:&#160;<a class="el" href="structam__hal__iom__cq__raw__t.html#a46dd7f9d45012c8b48176a802c6007f2">am_hal_iom_cq_raw_t</a>, <a class="el" href="structam__hal__iom__seq__end__t.html#a699df17e946d6c7f00f67bd362439223">am_hal_iom_seq_end_t</a>, <a class="el" href="structam__hal__iom__transfer__t.html#a13fb2810c72c80a0105ac1a9ebeeeec9">am_hal_iom_transfer_t</a>, <a class="el" href="structam__hal__mspi__cq__raw__t.html#a17ab896d5458da5373b35938b39f19a4">am_hal_mspi_cq_raw_t</a>, <a class="el" href="structam__hal__mspi__dma__transfer__t.html#a24a979e7a62bccb766ecf542a1c4b30e">am_hal_mspi_dma_transfer_t</a>, <a class="el" href="structam__hal__mspi__seq__end__t.html#a5fff7d6211ed3083967d038c0b3afe5a">am_hal_mspi_seq_end_t</a></li>
<li>ui32STimerConfig&#160;:&#160;<a class="el" href="structam__hal__stimer__config__t.html#a5dd3014fe4df32138051db5bea6701ea">am_hal_stimer_config_t</a></li>
<li>ui32SysclkFreq&#160;:&#160;<a class="el" href="structam__hal__clkgen__status__t.html#a5fda349f6e5f70a0768a33d22029a97a">am_hal_clkgen_status_t</a></li>
<li>ui32System&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#a5901d02a2144d2a6325b6ec1dbf6adba">am_hal_pwrctrl_status_t</a></li>
<li>ui32TargetAddr&#160;:&#160;<a class="el" href="structam__hal__pdm__transfer__t.html#ab3ddb6b2ce7f036172a3d362fffc7c04">am_hal_pdm_transfer_t</a></li>
<li>ui32TargetAddress&#160;:&#160;<a class="el" href="structam__hal__adc__dma__config__t.html#af56bbb07d4cf3fbb43b6812fed686911">am_hal_adc_dma_config_t</a></li>
<li>ui32TargetAddrReverse&#160;:&#160;<a class="el" href="structam__hal__pdm__transfer__t.html#aaaa034784691add65a56f59fd74424e9">am_hal_pdm_transfer_t</a></li>
<li>ui32TargetVal&#160;:&#160;<a class="el" href="unionam__hal__clkgen__hfrcadj__t.html#a9de310656eefe6996643256cd5678e7a">am_hal_clkgen_hfrcadj_t</a></li>
<li>ui32TCBSize&#160;:&#160;<a class="el" href="structam__hal__mspi__config__t.html#a401fe0c60d40da3400e86a5d0d5a0b84">am_hal_mspi_config_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a21d2731691330604c27058e43f4c40a6">am_hal_mspi_state_t</a></li>
<li>ui32TEMP_CAL_ADC_OFFSET&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a90e9f780173e9ec410ae61ee5fe4283c">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32TEMP_CAL_ATE&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a67cf71e30c3ddca6b7c1fb211c02526c">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32TEMP_CAL_MEASURED&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__info1__regs__t.html#a26784c468e433a6e7bbb9e5c74e534c4">am_hal_pwrctrl_info1_regs_t</a></li>
<li>ui32TimeoutMs&#160;:&#160;<a class="el" href="structam__hal__uart__stream__rx__config__t.html#a557af1efc6d0962e208d44a75aa64d7b">am_hal_uart_stream_rx_config_t</a>, <a class="el" href="structam__hal__uart__transfer__t.html#ac325c9fdaecbc28c4fe8f65a75b8f8d2">am_hal_uart_transfer_t</a></li>
<li>ui32TimerNum&#160;:&#160;<a class="el" href="structam__devices__dc__jdi__timer__config__t.html#accac76ec692ffa4b5bd57828b47f0b87">am_devices_dc_jdi_timer_config_t</a></li>
<li>ui32TotalCount&#160;:&#160;<a class="el" href="structam__hal__pdm__transfer__t.html#a19331f40d1518a09b5422351747c22d7">am_hal_pdm_transfer_t</a></li>
<li>ui32TotPer&#160;:&#160;<a class="el" href="structiom__clock__comp__parms__t.html#a398df05630b9b2c448f3895721259ec3">iom_clock_comp_parms_t</a></li>
<li>ui32TransferCount&#160;:&#160;<a class="el" href="structam__hal__mspi__dma__transfer__t.html#aec4ca08a17740feb593a4251cdf3f243">am_hal_mspi_dma_transfer_t</a></li>
<li>ui32trimver&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__feature__t.html#a58c52b06d0d81df032ff7a6b85f977ba">am_hal_mcuctrl_feature_t</a></li>
<li>ui32TrkCyc&#160;:&#160;<a class="el" href="structam__hal__adc__slot__config__t.html#ae96a9abdb48decabf273b06af2f6ce0b">am_hal_adc_slot_config_t</a></li>
<li>ui32Turnaround&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__ddr__timing__config__t.html#a20a381b9f414659a6d2a998209e5cf45">am_devices_mspi_psram_ddr_timing_config_t</a>, <a class="el" href="structam__devices__mspi__psram__sdr__timing__config__t.html#a81b4a655dc081674f8dd262b6d1bcb88">am_devices_mspi_psram_sdr_timing_config_t</a></li>
<li>ui32TxBufferPing&#160;:&#160;<a class="el" href="structam__hal__i2s__state__t.html#adf6f277ca6b400885fb5dc229a014c96">am_hal_i2s_state_t</a></li>
<li>ui32TxBufferPong&#160;:&#160;<a class="el" href="structam__hal__i2s__state__t.html#a5f2442bf7497e1c328a8200ba7e75210">am_hal_i2s_state_t</a></li>
<li>ui32TxBufferPtr&#160;:&#160;<a class="el" href="structam__hal__i2s__state__t.html#a49f9bf22f99547dca07c7dac47d33264">am_hal_i2s_state_t</a></li>
<li>ui32TxBufferSizeBytes&#160;:&#160;<a class="el" href="structam__hal__i2s__state__t.html#a4a91b6c24fb133f4b83150e5352dab12">am_hal_i2s_state_t</a></li>
<li>ui32TxBufSize&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gabd8a1c8a938f264311314d45aa3d355c">am_hal_i3c_host_t</a></li>
<li>ui32TxCallbackPending&#160;:&#160;<a class="el" href="structam__hal__uart__stream__tx__params__t.html#a05313947ac4bff24828807749d13ff6a">am_hal_uart_stream_tx_params_t</a></li>
<li>ui32Txdqsdelay&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__ddr__timing__config__t.html#af0d821c0c4c0a4c6cdc2d7851990354f">am_devices_mspi_psram_ddr_timing_config_t</a></li>
<li>ui32TxnInt&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a4e8a4815f81da8dba88287ff235761be">am_hal_iom_state_t</a>, <a class="el" href="structam__hal__mspi__state__t.html#a00760a984bff192c391d6bfa9c212b76">am_hal_mspi_state_t</a></li>
<li>ui32TxTargetAddr&#160;:&#160;<a class="el" href="structam__hal__i2s__transfer__t.html#ae7c5d39c5f60aa1d9c958808b201e937">am_hal_i2s_transfer_t</a></li>
<li>ui32TxTargetAddrReverse&#160;:&#160;<a class="el" href="structam__hal__i2s__transfer__t.html#a0a348f569382dafcaa4f2fbc269ead58">am_hal_i2s_transfer_t</a></li>
<li>ui32TxTotalCount&#160;:&#160;<a class="el" href="structam__hal__i2s__transfer__t.html#aa79ce0c121bbe8757f035ca36fb35356">am_hal_i2s_transfer_t</a></li>
<li>ui32Upper&#160;:&#160;<a class="el" href="structam__hal__adc__window__config__t.html#a4f39a12f7ee8b1834dd5252198103d94">am_hal_adc_window_config_t</a></li>
<li>ui32UserIntCfg&#160;:&#160;<a class="el" href="structam__hal__iom__state__t.html#a1a08ccbc2747616ea980f8e4d038ecd4">am_hal_iom_state_t</a></li>
<li>ui32Val&#160;:&#160;<a class="el" href="unionam__hal__usb__phy__elec__tuning__param__val__t.html#aee9afb77ab38fe1f87f86b8451261df6">am_hal_usb_phy_elec_tuning_param_val_t</a></li>
<li>ui32Vendor&#160;:&#160;<a class="el" href="structam__hal__sdio__card__cis__t.html#a11590c54bfb14dc3f370a7e7e77d2693">am_hal_sdio_card_cis_t</a></li>
<li>ui32VendorID&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__device__t.html#aac35f6931d6425cbaecc358652c95da3">am_hal_mcuctrl_device_t</a></li>
<li>ui32VRStatus&#160;:&#160;<a class="el" href="structam__hal__pwrctrl__status__t.html#a6b17f6257e4611ff7e97868bc5f10344">am_hal_pwrctrl_status_t</a></li>
<li>ui32Weekday&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#a7003713083bd24f4392451489ae7ea13">am_hal_rtc_time_struct</a></li>
<li>ui32Words&#160;:&#160;<a class="el" href="unionam__image__enc__info__t.html#adab79645482277d09a3286a769c2bcdf">am_image_enc_info_t</a></li>
<li>ui32WriteIndex&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#ga814c584a43cad4008bffcd573d885d2b">am_hal_ios_buffer_t</a>, <a class="el" href="structam__hal__queue__t.html#a3d7a7a5bcee348a16ec5683b71393510">am_hal_queue_t</a>, <a class="el" href="structam__hal__stream__queue__t.html#a6c5f3f914f03436911bc174d5492b271">am_hal_stream_queue_t</a></li>
<li>ui32XferAddr&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gad9719d5c0b8cc77a3fed8bbe28ddf687">am_hal_i3c_rh_t</a></li>
<li>ui32XferAddress&#160;:&#160;<a class="el" href="structam__devices__display__tranfer__t.html#a97ea35a7ec87150ba5d1bb194791846e">am_devices_display_tranfer_t</a></li>
<li>ui32XferStructSize&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga84fc2da8ce1d32f4f73f0d2ef07a6331">am_hal_i3c_rh_t</a></li>
<li>ui32XIPOffMinDelay&#160;:&#160;<a class="el" href="structam__hal__mspi__state__t.html#ad75b9787dc8b1897a7ea3e16778dee6b">am_hal_mspi_state_t</a></li>
<li>ui32XOConfig&#160;:&#160;<a class="el" href="structam__hal__clkmgr__rfxtal__config__t.html#a1d26c0e01f4339586162b7e16fba0dc0">am_hal_clkmgr_rfxtal_config_t</a></li>
<li>ui32XOFreqTrim&#160;:&#160;<a class="el" href="structam__hal__clkmgr__rfxtal__config__t.html#a13e02bb9ddea34e27e3d0c3268ead88c">am_hal_clkmgr_rfxtal_config_t</a></li>
<li>ui32XtalHsFreq&#160;:&#160;<a class="el" href="structam__hal__clkmgr__board__info__xtalhs__t.html#a24d2926d9eff67fdab0c6e90f7a8aa9d">am_hal_clkmgr_board_info_xtalhs_t</a></li>
<li>ui32XtalLsFreq&#160;:&#160;<a class="el" href="structam__hal__clkmgr__board__info__xtalls__t.html#a7b7c36de7df113ae7c1eaeb5955b9fd5">am_hal_clkmgr_board_info_xtalls_t</a></li>
<li>ui32Year&#160;:&#160;<a class="el" href="structam__hal__rtc__time__struct.html#aee32ff5e5c74a703d05262845737749b">am_hal_rtc_time_struct</a></li>
<li>ui64Instr&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a02d77ff812dd4091e4b5a9d3938b62cd">am_hal_iom_transfer_t</a></li>
<li>ui64PID&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gab2ed31428679f4cb94a7f13b2cc34312">am_hal_i3c_device_t</a></li>
<li>ui8&#160;:&#160;<a class="el" href="unionam__image__opt0__t.html#a72973196571614fe38ca85a0251a429d">am_image_opt0_t</a></li>
<li>ui8Addr&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga0d13767fff217ea3b2e3aa4c7c30853d">am_hal_i3c_cmd_data_t</a></li>
<li>ui8AddrMode&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__regcfg__t.html#af81945b495685ac653226c346de8b10f">am_devices_mspi_gd25lb512_regcfg_t</a></li>
<li>ui8Attr&#160;:&#160;<a class="el" href="structam__hal__sdhc__adma__desc__t.html#a306ede5e159b3324992a5245edc567db">am_hal_sdhc_adma_desc_t</a></li>
<li>ui8AttrIndex&#160;:&#160;<a class="el" href="structam__hal__mpu__attr__t.html#ab9aba3e930f0d868b8ff29e605b37010">am_hal_mpu_attr_t</a></li>
<li>ui8BaseClockFreq&#160;:&#160;<a class="el" href="structam__hal__sdhc__state__t.html#a71b50f30636672aaaa43a70a352786a1">am_hal_sdhc_state_t</a></li>
<li>ui8BCR&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gacefff34022a27b4e5d0787bad745ab66">am_hal_i3c_device_t</a></li>
<li>ui8BusMode&#160;:&#160;<a class="el" href="structam__devices__mspi__rm69330__graphic__conf__t.html#ae1bf63ede57415d661e7314062dbdbd9">am_devices_mspi_rm69330_graphic_conf_t</a></li>
<li>ui8Bytes&#160;:&#160;<a class="el" href="unionam__image__enc__info__t.html#adc013bbf24797a2a215d248ba8bf5df4">am_image_enc_info_t</a></li>
<li>ui8CCCID&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga56ce47a09b4b3a071c6cf8ef1d6252a0">am_hal_i3c_transfer_t</a></li>
<li>ui8CccrRev&#160;:&#160;<a class="el" href="structam__hal__sdio__card__cccr__t.html#ab77da35b86c54f1fb642bba3b1db5a30">am_hal_sdio_card_cccr_t</a></li>
<li>ui8ChipRevMaj&#160;:&#160;<a class="el" href="structam__util__id__t.html#ad57f351bcc37cae7e914fe02973368be">am_util_id_t</a></li>
<li>ui8ChipRevMin&#160;:&#160;<a class="el" href="structam__util__id__t.html#a86c4d393dbdc59be1851501a86100e48">am_util_id_t</a></li>
<li>ui8ColorMode&#160;:&#160;<a class="el" href="structam__devices__mspi__rm69330__graphic__conf__t.html#a9dd0619046834bad39a68084660ed601">am_devices_mspi_rm69330_graphic_conf_t</a></li>
<li>ui8DCR&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga2a1ad7c29a621c367b22b927c508790c">am_hal_i3c_device_t</a></li>
<li>ui8DeviceId&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__info__t.html#a4053fa4d924cff5a2b3831178f8a2248">am_devices_mspi_psram_info_t</a></li>
<li>ui8DeviceType&#160;:&#160;<a class="el" href="structam__hal__card__t.html#abb8f5847a06b5cff04c2e46c6a2fc8aa">am_hal_card_t</a></li>
<li>ui8DQSturn&#160;:&#160;<a class="el" href="structam__hal__mspi__rxcfg__t.html#ada42ed634d24aa1cbe2394ccaa1c39bb">am_hal_mspi_rxcfg_t</a></li>
<li>ui8DriveStrength&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__regcfg__t.html#a82f29b2598e03c89c6221f5b8d75aa2e">am_devices_mspi_gd25lb512_regcfg_t</a></li>
<li>ui8DummyCycle&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__regcfg__t.html#a97eb46776fe83d58e7f2f0df59634274">am_devices_mspi_gd25lb512_regcfg_t</a></li>
<li>ui8DynamicAddr&#160;:&#160;<a class="el" href="structam__devices__i3c__lps22hh__config__t.html#a895272cbbf500ba5a40f63472904afa8">am_devices_i3c_lps22hh_config_t</a>, <a class="el" href="structam__devices__i3c__lsm6dso__config__t.html#ac46cac3cad256c6c8e7afb42a60d3f41">am_devices_i3c_lsm6dso_config_t</a>, <a class="el" href="structam__devices__i3c__mb85rc1mt__config__t.html#a129bc255f50b11086a023d53ef4bad59">am_devices_i3c_mb85rc1mt_config_t</a>, <a class="el" href="group__i3c__ap510L.html#gab03906a4c4509cba483bfc62ae4fdffc">am_hal_i3c_device_t</a></li>
<li>ui8EpNum&#160;:&#160;<a class="el" href="structam__hal__usb__dma0__queue__t.html#a9a2bf1b240c864b85944d6ef462da5b4">am_hal_usb_dma0_queue_t</a></li>
<li>ui8ExtCSDRev&#160;:&#160;<a class="el" href="structam__hal__card__t.html#ab2d86d21dc860d32e44d2fa239cd5802">am_hal_card_t</a></li>
<li>ui8Id&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#gac297143489d72875c38ac77ee98aab0a">am_hal_i3c_cmd_data_t</a></li>
<li>ui8Idx&#160;:&#160;<a class="el" href="structam__hal__card__cmd__t.html#ac033c22e4f3ab1ef100b544ffe6d730d">am_hal_card_cmd_t</a></li>
<li>ui8InEpNum&#160;:&#160;<a class="el" href="structam__hal__usb__hw__info.html#ada49ed55ac8d8052f43f71282e20d589">am_hal_usb_hw_info</a></li>
<li>ui8IovCnt&#160;:&#160;<a class="el" href="structam__hal__card__cmd__data__t.html#a511ed425bbbfd940c1a6c14ce2f1ea5f">am_hal_card_cmd_data_t</a></li>
<li>ui8Major&#160;:&#160;<a class="el" href="structam__hal__usb__hw__info.html#a2b5184ded203d867a6ba3bfbd4b71e4b">am_hal_usb_hw_info</a></li>
<li>ui8MaxLookAhead&#160;:&#160;<a class="el" href="structam__hal__cachectrl__prefetch__t.html#a57f1629cd0647ab14a820722222821e8">am_hal_cachectrl_prefetch_t</a></li>
<li>ui8MaxOutTransactions&#160;:&#160;<a class="el" href="structam__hal__cachectrl__prefetch__t.html#aab5b5f999f688725d7c5e3a64ac348ef">am_hal_cachectrl_prefetch_t</a></li>
<li>ui8MinLookAhead&#160;:&#160;<a class="el" href="structam__hal__cachectrl__prefetch__t.html#aed4a99b3eb733e484fa8b46c58a101c1">am_hal_cachectrl_prefetch_t</a></li>
<li>ui8OdtDlpProtect&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__regcfg__t.html#a469d10fc9b1a39864fb94c542577ba17">am_devices_mspi_gd25lb512_regcfg_t</a></li>
<li>ui8OdtDlpProtect_b&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__regcfg__t.html#a75eadf99599b5e4d167cbbc426ccd897">am_devices_mspi_gd25lb512_regcfg_t</a></li>
<li>ui8OTPConfig&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__regcfg__t.html#a299788d53e78de4b2a5521fba31ede66">am_devices_mspi_gd25lb512_regcfg_t</a></li>
<li>ui8OTPConfig_b&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__regcfg__t.html#ac64c79ba0f789e26f4e31d45f1d42fe9">am_devices_mspi_gd25lb512_regcfg_t</a></li>
<li>ui8OutEpNum&#160;:&#160;<a class="el" href="structam__hal__usb__hw__info.html#a15d9d88c1289a01ff53ebc3ea4e15fdc">am_hal_usb_hw_info</a></li>
<li>ui8PostDiv1&#160;:&#160;<a class="el" href="structam__hal__syspll__config__t.html#ad6b1cac2730753d100298de30875f210">am_hal_syspll_config_t</a></li>
<li>ui8PostDiv2&#160;:&#160;<a class="el" href="structam__hal__syspll__config__t.html#a6a6812247f025fe79f1dad497c02641a">am_hal_syspll_config_t</a></li>
<li>ui8PowerOffNotification&#160;:&#160;<a class="el" href="structam__hal__card__t.html#ada5c00ab70ccd38e010a66cbd2a09814">am_hal_card_t</a></li>
<li>ui8Priority&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a33e713bf6c615e467cec4d4bb550d1a1">am_hal_iom_transfer_t</a>, <a class="el" href="group__ios4__ap510L.html#ga29ce7add9525b30e993c3e57af0c2a69">am_hal_ios_transfer_t</a>, <a class="el" href="structam__hal__mspi__dma__transfer__t.html#a5582a9c2211f03a588429272e9870858">am_hal_mspi_dma_transfer_t</a>, <a class="el" href="structam__hal__uart__transfer__t.html#a1b6f3acf6f8495f277f55f446ab1e57b">am_hal_uart_transfer_t</a></li>
<li>ui8RamBits&#160;:&#160;<a class="el" href="structam__hal__usb__hw__info.html#a38661f7994c0a63c81a85eaa7a765655">am_hal_usb_hw_info</a></li>
<li>ui8RecoveryInitiated&#160;:&#160;<a class="el" href="structam__hal__mram__recovery__status__t.html#a656288fe854b2869b97e91807fefcef4">am_hal_mram_recovery_status_t</a></li>
<li>ui8RefDiv&#160;:&#160;<a class="el" href="structam__hal__syspll__config__t.html#a40eabdc0bce132adeb7019518ed61f63">am_hal_syspll_config_t</a></li>
<li>ui8RepeatCount&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a235325ad16ea516a82b2f07c0e4edec6">am_hal_iom_transfer_t</a></li>
<li>ui8Reserved&#160;:&#160;<a class="el" href="structam__hal__sdhc__adma__desc__t.html#ac8fc9c5d656c7506673fb1eeb0c93b06">am_hal_sdhc_adma_desc_t</a></li>
<li>ui8RxDQSDelay&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__timing__config__t.html#a79d6ce76e2b7a1faeab4836d6f9fe9e3">am_devices_mspi_gd25lb512_timing_config_t</a>, <a class="el" href="structam__hal__mspi__dqs__t.html#adba5fb93a0b5ed0020e5a3f19b975c6d">am_hal_mspi_dqs_t</a>, <a class="el" href="structam__hal__mspi__timing__scan__t.html#a09fd367d87533232924fa439f48c1465">am_hal_mspi_timing_scan_t</a></li>
<li>ui8RxDQSDelayHi&#160;:&#160;<a class="el" href="structam__hal__mspi__dqs__t.html#a185e93eaca1e575d364fbc47205d38f9">am_hal_mspi_dqs_t</a></li>
<li>ui8RxDQSDelayNeg&#160;:&#160;<a class="el" href="structam__hal__mspi__dqs__t.html#a0785fb9fc73ead080ac69257bec24229">am_hal_mspi_dqs_t</a></li>
<li>ui8RxDQSDelayNegHi&#160;:&#160;<a class="el" href="structam__hal__mspi__dqs__t.html#ac0f031b07ac1d061d3340fb39e5bf1a2">am_hal_mspi_dqs_t</a></li>
<li>ui8RxSmp&#160;:&#160;<a class="el" href="structam__hal__mspi__rxcfg__t.html#a0aca933865d48038921acf1bf44ba0d6">am_hal_mspi_rxcfg_t</a></li>
<li>ui8ScanMode&#160;:&#160;<a class="el" href="structam__devices__mspi__rm69330__graphic__conf__t.html#a3621aeb269762d7c0a6ebb743205f510">am_devices_mspi_rm69330_graphic_conf_t</a></li>
<li>ui8SdRev&#160;:&#160;<a class="el" href="structam__hal__sdio__card__cccr__t.html#a6219365e826a7100cbb8a858bf452ab1">am_hal_sdio_card_cccr_t</a></li>
<li>ui8SecureErase&#160;:&#160;<a class="el" href="structam__hal__card__t.html#a7a54fdfe5feae5c95be98a1d6875536b">am_hal_card_t</a></li>
<li>ui8Sfturn&#160;:&#160;<a class="el" href="structam__hal__mspi__rxcfg__t.html#a34df89a9a39937b357cac918974041e7">am_hal_mspi_rxcfg_t</a></li>
<li>ui8Signature&#160;:&#160;<a class="el" href="unionam__image__auth__info__t.html#ac5251b9cc4856662a4e8133fa7c30495">am_image_auth_info_t</a></li>
<li>ui8SpecVer&#160;:&#160;<a class="el" href="structam__hal__card__t.html#a2b87ab193493318f35ee727149c540a2">am_hal_card_t</a></li>
<li>ui8StaticAddr&#160;:&#160;<a class="el" href="structam__devices__i3c__lps22hh__t.html#a95c9b8ec840ace8e8054ea6ebd5ba482">am_devices_i3c_lps22hh_t</a>, <a class="el" href="structam__devices__i3c__lsm6dso__t.html#a3a6aa8909b84f1486406ff54a1fab96a">am_devices_i3c_lsm6dso_t</a>, <a class="el" href="structam__devices__i3c__mb85rc1mt__t.html#ad674bb225220c3dcea2b9ab21314b1b8">am_devices_i3c_mb85rc1mt_t</a>, <a class="el" href="group__i3c__ap510L.html#gaa4bf0ead0bf4799f7a779c1edafc2d7f">am_hal_i3c_device_t</a></li>
<li>ui8Tid&#160;:&#160;<a class="el" href="group__i3c__ap510L.html#ga7d7f4c6024d9c599ab197ab1e31b5f11">am_hal_i3c_cmd_data_t</a></li>
<li>ui8TrimVerMaj&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__feature__t.html#a5832fc2138b7fc70a95ba51504f6f1bb">am_hal_mcuctrl_feature_t</a></li>
<li>ui8TrimVerMin&#160;:&#160;<a class="el" href="structam__hal__mcuctrl__feature__t.html#a68bc23060d1b8001226eb38ec0750762">am_hal_mcuctrl_feature_t</a></li>
<li>ui8TurnAround&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a82521c86f3195997c67ccc6846248fb5">am_hal_mspi_dev_config_t</a></li>
<li>ui8Turnaround&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__timing__config__t.html#a67ef49b2143385c2f42778a18fa8560d">am_devices_mspi_gd25lb512_timing_config_t</a>, <a class="el" href="structam__hal__mspi__timing__scan__t.html#a4baabe7edef3c35af7bfa0a163ffcc79">am_hal_mspi_timing_scan_t</a></li>
<li>ui8TxDQSDelay&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__timing__config__t.html#a1491f4a14673534d420705aea6258775">am_devices_mspi_gd25lb512_timing_config_t</a>, <a class="el" href="structam__hal__mspi__dqs__t.html#a654c5bf0d4b1e842b535a176c3a648dd">am_hal_mspi_dqs_t</a>, <a class="el" href="structam__hal__mspi__timing__scan__t.html#a328b8023cc58d80779773f0434c73155">am_hal_mspi_timing_scan_t</a></li>
<li>ui8VendorId&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__info__t.html#a4ea23b02aff85acdc4081943ba4bd7c3">am_devices_mspi_psram_info_t</a></li>
<li>ui8Version&#160;:&#160;<a class="el" href="structam__hal__card__host.html#a80824f1d9a544efa387cf3c4664a6d79">am_hal_card_host</a></li>
<li>ui8WrapConfig&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__regcfg__t.html#ab8ae108a6e0fdb6ad5f7936d2e417b38">am_devices_mspi_gd25lb512_regcfg_t</a></li>
<li>ui8WrapEnabled&#160;:&#160;<a class="el" href="group__ios4__ap510L.html#ga9c1a0d662f1fe1c94c85b8a8575d41d3">am_hal_ios_config_t</a></li>
<li>ui8WriteLatency&#160;:&#160;<a class="el" href="structam__hal__mspi__dev__config__t.html#a36dd55c213f06be7e497879b96e20a63">am_hal_mspi_dev_config_t</a></li>
<li>ui8XipConfig&#160;:&#160;<a class="el" href="structam__devices__mspi__gd25lb512__regcfg__t.html#a4de08186e240b6bc8c5b9c5823178e84">am_devices_mspi_gd25lb512_regcfg_t</a></li>
<li>uint32_t&#160;:&#160;<a class="el" href="structUSBHAL__Type.html#a140b474c95f6fdbcaec60d8249463815">USBHAL_Type</a></li>
<li>ULP&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__aps25616ba__regs__t.html#a73b6a876191d6f650a1d97df707a552d">am_devices_mspi_psram_aps25616ba_regs_t</a></li>
<li>ULPM&#160;:&#160;<a class="el" href="structam__devices__mspi__psram__aps25616ba__regs__t.html#a5456ac78cb8d813a7499960f09a4fbeb">am_devices_mspi_psram_aps25616ba_regs_t</a></li>
<li>uNCE&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#aeb853fefb42fdcafc467a3b11aa98194">am_hal_gpio_pincfg_t</a></li>
<li>UnderRun&#160;:&#160;<a class="el" href="structUSBHAL__Type.html#a4db05b9947b15ee6921568ecb8bc5855">USBHAL_Type</a></li>
<li>Unused&#160;:&#160;<a class="el" href="structUSBHAL__Type.html#af30a669e3a5cd303da51c6347182876e">USBHAL_Type</a></li>
<li>Update&#160;:&#160;<a class="el" href="structUSBHAL__Type.html#ac05d9ac7fa3d96218adfc62614c6730f">USBHAL_Type</a></li>
<li>updPdata&#160;:&#160;<a class="el" href="structsm__touch__dev.html#a98fe8f9ccb72add13adbd878c6aedc84">sm_touch_dev</a></li>
<li>uPeerInfo&#160;:&#160;<a class="el" href="structam__hal__iom__transfer__t.html#a44cd45bd7f71d45ad7ea557d9c9a22cc">am_hal_iom_transfer_t</a></li>
<li>upgrade&#160;:&#160;<a class="el" href="structam__hal__otadesc__t.html#af708868f5864015bb86613bacbff8df7">am_hal_otadesc_t</a></li>
<li>uRsvd_0&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#ac04a5626a93a7b12b2b3b16964871ff4">am_hal_gpio_pincfg_t</a></li>
<li>uRsvd_1&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#a24ecc2ef6eec9b88306d938f1aa1c81d">am_hal_gpio_pincfg_t</a></li>
<li>uRsvd_2&#160;:&#160;<a class="el" href="structam__hal__gpio__pincfg__t.html#a3ce1413080be685dfdc21586e7ac26f2">am_hal_gpio_pincfg_t</a></li>
<li>uSnapShot&#160;:&#160;<a class="el" href="structam__util__pp__b1__t.html#a307dab7d149496674dffaf3aa1ec8c59">am_util_pp_b1_t</a></li>
<li>UTMISTICKYSTATUS&#160;:&#160;<a class="el" href="structUSBHAL__Type.html#a75208f8b912343629ecb501ec0a10e50">USBHAL_Type</a></li>
<li>UTMISTICKYSTATUS_b&#160;:&#160;<a class="el" href="structUSBHAL__Type.html#ae608b1686fa891948836d48f61b86ee0">USBHAL_Type</a></li>
</ul>
</div><!-- contents -->
<hr size="1">
    <body>
        <div id="footer" align="right">        
            <small>
                Generated on Thu Oct 30 2025 19:27:33 for the AmbiqSuite User Guide by&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="./ambiq_logo.png" alt="Ambiq"/></a>&nbsp&nbsp Copyright &copy; 2025&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>
