`define FPGA 

`include "pscc_top_fpga_wp.v"
`include "pscc_top_fpga.v"
`include "pscc_rstgen.v"
`include "pscc_rstgen_mux.v"
`include "pscc_core_enc.vp"
`include "FPGA512X32Y2C1BR3_enc.vp"
`include "ring_oscillator.v"
`include "pufs_osc_wp.v"

//
//BRAMs below are generated by FPGA tools
//

//pkc_pub_sram#( //1-port
//    ADDR_WIDTH=10
//    DATA_WIDTH=32
//    DATA_DEPTH=576
//    MEM_OUTPUT_REGS=false
//)
//`include "pkc_pub_sram.v"

//pkc_int_sram#( //1-port
//    ADDR_WIDTH=11
//    DATA_WIDTH=32
//    DATA_DEPTH=1432
//    MEM_OUTPUT_REGS=false
//)
//`include "pkc_int_sram.v"

//ka_sram#( //1-port
//    ADDR_WIDTH=7
//    DATA_WIDTH=32
//    DATA_DEPTH=122
//    MEM_OUTPUT_REGS=false
//)
//`include "ka_sram.v"

//otp_puf_cell#( //1-port
//    ADDR_WIDTH=10
//    DATA_WIDTH=32
//    DATA_DEPTH=792
//    MEM_OUTPUT_REGS=false
//)
//`include "otp_puf_cell.v"

//dma_fifo_sram#( //2-port
//    ADDR_WIDTH=clog2(DMAFFD)
//    DATA_WIDTH=2+(DMADBW/8)+DMADBW
//    DATA_DEPTH=DMAFFD
//    MEM_OUTPUT_REGS=false
//)
//`include "dma_fifo_sram.v"

