("regfile:/\tregfile bitslice_rv32Lib abstract" (("open" (nil hierarchy "/{bitslice_rv32Lib regfile abstract }:a"))) (((-5.1625 -20.053) (93.861 21.458)) "a" "Virtuoso XL" 7))("regfile:/\tregfile bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib regfile schematic }:r"))) (((-1.79375 -0.1875) (2.78125 1.475)) "r" "Schematics XL" 9))("regfile:/\tregfile bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib regfile layout }:a"))) (((86.209 -0.6545) (89.387 0.6775)) "a" "Virtuoso XL" 7))("control:/\tcontrol control layout" (("open" (nil hierarchy "/{control control layout }:a"))) (((-7.3485 -21.5595) (144.6195 42.146)) "a" "Virtuoso XL" 90))("control_datapath:/\tcontrol_datapath control layout" (("open" (nil hierarchy "/{control control_datapath layout }:a"))) (((-57.263 -6.766) (195.3975 99.151)) "a" "Virtuoso XL" 90))("nand2:/\tnand2 stdcell_rv32Lib schematic" (("open" (nil hierarchy "/{stdcell_rv32Lib nand2 schematic }:r"))) (((-1.65625 -2.61875) (8.28125 0.99375)) "r" "Schematics XL" 83))("datapath:/\tdatapath bitslice_rv32Lib schematic" (("open" (nil hierarchy "/{bitslice_rv32Lib datapath schematic }:r"))) (((-15.65625 -52.5125) (274.1187 52.825)) "r" "Schematics XL" 65))("datapath:/\tdatapath bitslice_rv32Lib layout" (("open" (nil hierarchy "/{bitslice_rv32Lib datapath layout }:a"))) (((126.2325 67.1575) (138.2295 72.352)) "a" "Virtuoso XL" 66))("and2:/\tand2 stdcell_425Lib schematic" (("open" (nil hierarchy "/{stdcell_425Lib and2 schematic }:r"))) (((-1.9625 -0.975) (3.4 0.975)) "r" "Schematics XL" 58))("and2:/\tand2 stdcell_425Lib abstract" (("open" (nil hierarchy "/{stdcell_425Lib and2 abstract }:a"))) (((-1.5555 -0.0815) (2.308 1.5915)) "a" "Virtuoso XL" 57))