

================================================================
== Vivado HLS Report for 'matmulBlock_hw_moved'
================================================================
* Date:           Fri Jun  5 17:33:47 2020

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        matmulBlock_hw
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  363585|  363585|  363585|  363585|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_i_matmul     |  363584|  363584|     11362|          -|          -|    32|    no    |
        | + loop_j_matmul    |   11360|   11360|       355|          -|          -|    32|    no    |
        |  ++ loop_k_matmul  |     352|     352|        11|          -|          -|    32|    no    |
        +--------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    129|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|     200|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     548|    956|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmulBlock_hw_hlbkb_U1  |matmulBlock_hw_hlbkb  |        0|      2|  205|  390|
    |matmulBlock_hw_hlcud_U2  |matmulBlock_hw_hlcud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |i_1_fu_129_p2    |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_157_p2    |     +    |      0|  0|  15|           6|           1|
    |k_1_fu_183_p2    |     +    |      0|  0|  15|           6|           1|
    |tmp_3_fu_211_p2  |     +    |      0|  0|  17|          10|          10|
    |tmp_4_fu_163_p2  |     +    |      0|  0|  17|          10|          10|
    |tmp_8_fu_189_p2  |     +    |      0|  0|  17|          10|          10|
    |tmp_2_fu_151_p2  |   icmp   |      0|  0|  11|           6|           7|
    |tmp_6_fu_177_p2  |   icmp   |      0|  0|  11|           6|           7|
    |tmp_fu_123_p2    |   icmp   |      0|  0|  11|           6|           7|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 129|          66|          54|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  65|         16|    1|         16|
    |c_address0    |  15|          3|   10|         30|
    |i_reg_70      |   9|          2|    6|         12|
    |j_reg_81      |   9|          2|    6|         12|
    |k_reg_92      |   9|          2|    6|         12|
    |sum1_reg_103  |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         | 116|         27|   61|        146|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |a_load_reg_276   |  32|   0|   32|          0|
    |ap_CS_fsm        |  15|   0|   15|          0|
    |b_load_reg_281   |  32|   0|   32|          0|
    |c_addr_reg_248   |  10|   0|   10|          0|
    |i_1_reg_224      |   6|   0|    6|          0|
    |i_reg_70         |   6|   0|    6|          0|
    |j_1_reg_243      |   6|   0|    6|          0|
    |j_cast2_reg_235  |   6|   0|   10|          4|
    |j_reg_81         |   6|   0|    6|          0|
    |k_1_reg_261      |   6|   0|    6|          0|
    |k_reg_92         |   6|   0|    6|          0|
    |sum1_reg_103     |  32|   0|   32|          0|
    |tmp_10_reg_286   |  32|   0|   32|          0|
    |tmp_1_reg_229    |   5|   0|   10|          5|
    +-----------------+----+----+-----+-----------+
    |Total            | 200|   0|  209|          9|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------+-----+-----+------------+----------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | matmulBlock_hw_moved | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | matmulBlock_hw_moved | return value |
|ap_start    |  in |    1| ap_ctrl_hs | matmulBlock_hw_moved | return value |
|ap_done     | out |    1| ap_ctrl_hs | matmulBlock_hw_moved | return value |
|ap_idle     | out |    1| ap_ctrl_hs | matmulBlock_hw_moved | return value |
|ap_ready    | out |    1| ap_ctrl_hs | matmulBlock_hw_moved | return value |
|a_address0  | out |   10|  ap_memory |           a          |     array    |
|a_ce0       | out |    1|  ap_memory |           a          |     array    |
|a_q0        |  in |   32|  ap_memory |           a          |     array    |
|b_address0  | out |   10|  ap_memory |           b          |     array    |
|b_ce0       | out |    1|  ap_memory |           b          |     array    |
|b_q0        |  in |   32|  ap_memory |           b          |     array    |
|c_address0  | out |   10|  ap_memory |           c          |     array    |
|c_ce0       | out |    1|  ap_memory |           c          |     array    |
|c_we0       | out |    1|  ap_memory |           c          |     array    |
|c_d0        | out |   32|  ap_memory |           c          |     array    |
|c_q0        |  in |   32|  ap_memory |           c          |     array    |
+------------+-----+-----+------------+----------------------+--------------+

