{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683001471803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683001471803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 13:24:31 2023 " "Processing started: Tue May 02 13:24:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683001471803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683001471803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683001471803 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683001472165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683001472165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D shifter.v(4) " "Verilog HDL Declaration information at shifter.v(4): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683001480671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC simple.v(65) " "Verilog HDL Declaration information at simple.v(65): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683001480687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BR br simple.v(79) " "Verilog HDL Declaration information at simple.v(79): object \"BR\" differs only in case from object \"br\" in the same scope" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683001480687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 17 17 " "Found 17 design units, including 17 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Found entity 2: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "register.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "4 shifter " "Found entity 4: shifter" {  } { { "shifter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC " "Found entity 5: PC" {  } { { "PC.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "6 phasecounter " "Found entity 6: phasecounter" {  } { { "phasecounter.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "7 ctl " "Found entity 7: ctl" {  } { { "ctl.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ctl.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "8 branch " "Found entity 8: branch" {  } { { "branch.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "9 RemoveChattering " "Found entity 9: RemoveChattering" {  } { { "RemoveChattering.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/RemoveChattering.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "10 counta2 " "Found entity 10: counta2" {  } { { "counta2.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/counta2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "11 counta3 " "Found entity 11: counta3" {  } { { "counta3.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/counta3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "12 segLED " "Found entity 12: segLED" {  } { { "segLED.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/segLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "13 divider " "Found entity 13: divider" {  } { { "divider.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "14 display " "Found entity 14: display" {  } { { "display.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "15 SEVENSEG_LED " "Found entity 15: SEVENSEG_LED" {  } { { "display.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/display.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "16 number " "Found entity 16: number" {  } { { "display.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/display.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""} { "Info" "ISGN_ENTITY_NAME" "17 simple " "Found entity 17: simple" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683001480687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683001480687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683001480687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BC simple.v(88) " "Verilog HDL Implicit Net warning at simple.v(88): created implicit net for \"BC\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683001480687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AS_BC simple.v(88) " "Verilog HDL Implicit Net warning at simple.v(88): created implicit net for \"AS_BC\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683001480687 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcout simple.v(142) " "Verilog HDL Implicit Net warning at simple.v(142): created implicit net for \"pcout\"" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683001480687 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "ctlcheck simple.v(126) " "Verilog HDL error at simple.v(126): can't index object \"ctlcheck\" with zero packed or unpacked array dimensions" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 126 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1683001480702 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "ctlcheck simple.v(127) " "Verilog HDL error at simple.v(127): can't index object \"ctlcheck\" with zero packed or unpacked array dimensions" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 127 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1683001480702 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "ctlcheck simple.v(128) " "Verilog HDL error at simple.v(128): can't index object \"ctlcheck\" with zero packed or unpacked array dimensions" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 128 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1683001480702 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "ctlcheck simple.v(129) " "Verilog HDL error at simple.v(129): can't index object \"ctlcheck\" with zero packed or unpacked array dimensions" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 129 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1683001480702 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "ctlcheck simple.v(130) " "Verilog HDL error at simple.v(130): can't index object \"ctlcheck\" with zero packed or unpacked array dimensions" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 130 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1683001480702 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "ctlcheck simple.v(131) " "Verilog HDL error at simple.v(131): can't index object \"ctlcheck\" with zero packed or unpacked array dimensions" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 131 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1683001480702 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "ctlcheck simple.v(132) " "Verilog HDL error at simple.v(132): can't index object \"ctlcheck\" with zero packed or unpacked array dimensions" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 132 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1683001480702 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "ctlcheck simple.v(133) " "Verilog HDL error at simple.v(133): can't index object \"ctlcheck\" with zero packed or unpacked array dimensions" {  } { { "simple.v" "" { Text "C:/Users/kazu4/2023-simple-2023-team23/simple/simple.v" 133 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1683001480702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kazu4/2023-simple-2023-team23/simple/output_files/simple.map.smsg " "Generated suppressed messages file C:/Users/kazu4/2023-simple-2023-team23/simple/output_files/simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683001480734 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683001480813 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 02 13:24:40 2023 " "Processing ended: Tue May 02 13:24:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683001480813 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683001480813 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683001480813 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683001480813 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683001481458 ""}
