{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574152387914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574152387930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 06:33:07 2019 " "Processing started: Tue Nov 19 06:33:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574152387930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574152387930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574152387930 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574152388523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arc_controller " "Found design unit 1: controller-arc_controller" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574152389428 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574152389428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574152389428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574152389537 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(305) " "VHDL Process Statement warning at Controller.vhd(305): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389537 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(339) " "VHDL Process Statement warning at Controller.vhd(339): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389537 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(340) " "VHDL Process Statement warning at Controller.vhd(340): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389537 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(356) " "VHDL Process Statement warning at Controller.vhd(356): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389552 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(390) " "VHDL Process Statement warning at Controller.vhd(390): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389552 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(391) " "VHDL Process Statement warning at Controller.vhd(391): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389552 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(407) " "VHDL Process Statement warning at Controller.vhd(407): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389552 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(441) " "VHDL Process Statement warning at Controller.vhd(441): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389552 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(442) " "VHDL Process Statement warning at Controller.vhd(442): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389552 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(458) " "VHDL Process Statement warning at Controller.vhd(458): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389552 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(492) " "VHDL Process Statement warning at Controller.vhd(492): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389552 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(493) " "VHDL Process Statement warning at Controller.vhd(493): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(509) " "VHDL Process Statement warning at Controller.vhd(509): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(543) " "VHDL Process Statement warning at Controller.vhd(543): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(544) " "VHDL Process Statement warning at Controller.vhd(544): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(560) " "VHDL Process Statement warning at Controller.vhd(560): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(594) " "VHDL Process Statement warning at Controller.vhd(594): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(595) " "VHDL Process Statement warning at Controller.vhd(595): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(611) " "VHDL Process Statement warning at Controller.vhd(611): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(645) " "VHDL Process Statement warning at Controller.vhd(645): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(646) " "VHDL Process Statement warning at Controller.vhd(646): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(662) " "VHDL Process Statement warning at Controller.vhd(662): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(696) " "VHDL Process Statement warning at Controller.vhd(696): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 696 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(697) " "VHDL Process Statement warning at Controller.vhd(697): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(713) " "VHDL Process Statement warning at Controller.vhd(713): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(747) " "VHDL Process Statement warning at Controller.vhd(747): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(764) " "VHDL Process Statement warning at Controller.vhd(764): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 764 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(798) " "VHDL Process Statement warning at Controller.vhd(798): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 798 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(815) " "VHDL Process Statement warning at Controller.vhd(815): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(849) " "VHDL Process Statement warning at Controller.vhd(849): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 849 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(866) " "VHDL Process Statement warning at Controller.vhd(866): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 866 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(900) " "VHDL Process Statement warning at Controller.vhd(900): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 900 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(917) " "VHDL Process Statement warning at Controller.vhd(917): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 917 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389568 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(952) " "VHDL Process Statement warning at Controller.vhd(952): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(982) " "VHDL Process Statement warning at Controller.vhd(982): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 982 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(983) " "VHDL Process Statement warning at Controller.vhd(983): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 983 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1045) " "VHDL Process Statement warning at Controller.vhd(1045): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1045 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1046) " "VHDL Process Statement warning at Controller.vhd(1046): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1046 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_comp_eq Controller.vhd(1054) " "VHDL Process Statement warning at Controller.vhd(1054): signal \"ctl_comp_eq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1054 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1085) " "VHDL Process Statement warning at Controller.vhd(1085): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1085 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1086) " "VHDL Process Statement warning at Controller.vhd(1086): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1086 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_comp_lt Controller.vhd(1094) " "VHDL Process Statement warning at Controller.vhd(1094): signal \"ctl_comp_lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1094 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1125) " "VHDL Process Statement warning at Controller.vhd(1125): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1126) " "VHDL Process Statement warning at Controller.vhd(1126): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_comp_lt Controller.vhd(1134) " "VHDL Process Statement warning at Controller.vhd(1134): signal \"ctl_comp_lt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1213) " "VHDL Process Statement warning at Controller.vhd(1213): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1247) " "VHDL Process Statement warning at Controller.vhd(1247): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389584 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1268) " "VHDL Process Statement warning at Controller.vhd(1268): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_RI Controller.vhd(1295) " "VHDL Process Statement warning at Controller.vhd(1295): signal \"ctl_RI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_C Controller.vhd(1323) " "VHDL Process Statement warning at Controller.vhd(1323): signal \"ctl_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_O Controller.vhd(1361) " "VHDL Process Statement warning at Controller.vhd(1361): signal \"ctl_O\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctl_S Controller.vhd(1399) " "VHDL Process Statement warning at Controller.vhd(1399): signal \"ctl_S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 1399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_i0 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_i0\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_i1 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_i1\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_o0 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_o0\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_o1 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_o1\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r0 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_r0\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r1 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_r1\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r2 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_r2\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_r3 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_r3\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_o Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_o\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389599 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_c Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_c\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_s Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_s\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_rst_pc Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_rst_pc\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_rp Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_rp\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ld_ri Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ld_ri\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_i0 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_addr_i0\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_o0 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_addr_o0\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_o1 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_addr_o1\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_addr_o2 Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_addr_o2\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_wr_md Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_wr_md\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_ula_code Controller.vhd(202) " "VHDL Process Statement warning at Controller.vhd(202): inferring latch(es) for signal or variable \"ctl_ula_code\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ula_code\[0\] Controller.vhd(202) " "Inferred latch for \"ctl_ula_code\[0\]\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ula_code\[1\] Controller.vhd(202) " "Inferred latch for \"ctl_ula_code\[1\]\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ula_code\[2\] Controller.vhd(202) " "Inferred latch for \"ctl_ula_code\[2\]\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wr_md Controller.vhd(202) " "Inferred latch for \"ctl_wr_md\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o2 Controller.vhd(202) " "Inferred latch for \"ctl_addr_o2\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389615 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o1\[0\] Controller.vhd(202) " "Inferred latch for \"ctl_addr_o1\[0\]\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o1\[1\] Controller.vhd(202) " "Inferred latch for \"ctl_addr_o1\[1\]\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o0\[0\] Controller.vhd(202) " "Inferred latch for \"ctl_addr_o0\[0\]\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_o0\[1\] Controller.vhd(202) " "Inferred latch for \"ctl_addr_o0\[1\]\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_i0\[0\] Controller.vhd(202) " "Inferred latch for \"ctl_addr_i0\[0\]\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_addr_i0\[1\] Controller.vhd(202) " "Inferred latch for \"ctl_addr_i0\[1\]\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_ri Controller.vhd(202) " "Inferred latch for \"ctl_ld_ri\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_rp Controller.vhd(202) " "Inferred latch for \"ctl_ld_rp\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_rst_pc Controller.vhd(202) " "Inferred latch for \"ctl_rst_pc\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_s Controller.vhd(202) " "Inferred latch for \"ctl_ld_s\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_c Controller.vhd(202) " "Inferred latch for \"ctl_ld_c\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_o Controller.vhd(202) " "Inferred latch for \"ctl_ld_o\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r3 Controller.vhd(202) " "Inferred latch for \"ctl_ld_r3\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r2 Controller.vhd(202) " "Inferred latch for \"ctl_ld_r2\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r1 Controller.vhd(202) " "Inferred latch for \"ctl_ld_r1\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_r0 Controller.vhd(202) " "Inferred latch for \"ctl_ld_r0\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_o1 Controller.vhd(202) " "Inferred latch for \"ctl_ld_o1\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_o0 Controller.vhd(202) " "Inferred latch for \"ctl_ld_o0\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_i1 Controller.vhd(202) " "Inferred latch for \"ctl_ld_i1\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_ld_i0 Controller.vhd(202) " "Inferred latch for \"ctl_ld_i0\" at Controller.vhd(202)" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574152389630 "|Controller"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctl_ld_i1\$latch ctl_ld_i0\$latch " "Duplicate LATCH primitive \"ctl_ld_i1\$latch\" merged with LATCH primitive \"ctl_ld_i0\$latch\"" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574152391565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ctl_ld_c\$latch ctl_ld_o\$latch " "Duplicate LATCH primitive \"ctl_ld_c\$latch\" merged with LATCH primitive \"ctl_ld_o\$latch\"" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 202 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574152391565 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1574152391565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ctl_ld_r0 VCC " "Pin \"ctl_ld_r0\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574152391627 "|controller|ctl_ld_r0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574152391627 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574152391830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574152393203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574152393203 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_RI\[0\] " "No output dependent on input pin \"ctl_RI\[0\]\"" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574152393780 "|controller|ctl_RI[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_RI\[1\] " "No output dependent on input pin \"ctl_RI\[1\]\"" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574152393780 "|controller|ctl_RI[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_RI\[2\] " "No output dependent on input pin \"ctl_RI\[2\]\"" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574152393780 "|controller|ctl_RI[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctl_RI\[3\] " "No output dependent on input pin \"ctl_RI\[3\]\"" {  } { { "Controller.vhd" "" { Text "F:/VHDL/Controller/Controller.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574152393780 "|controller|ctl_RI[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574152393780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574152393780 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574152393780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574152393780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574152393780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574152394107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 06:33:14 2019 " "Processing ended: Tue Nov 19 06:33:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574152394107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574152394107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574152394107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574152394107 ""}
