Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0283975c72de4e8f96fe3e2e6628053a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU32_tb_behav xil_defaultlib.ALU32_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:147]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:148]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:149]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:182]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:185]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:191]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:192]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'x4' [E:/Desktop/DLCO/Experiments/Project3_ALU/lab3/barrelsft32.v:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FA_PG
Compiling module xil_defaultlib.CLU
Compiling module xil_defaultlib.CLA_group
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.barrelsft32
Compiling module xil_defaultlib.muxOP
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ALU32_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU32_tb_behav
