asm_test::atomic_memcpy_load_align1::acquire:
 sw      ra, 76(sp)
 sw      s0, 72(sp)
 sw      s1, 68(sp)
 sw      s2, 64(sp)
 sw      s3, 60(sp)
 sw      s4, 56(sp)
 sw      s5, 52(sp)
 sw      s6, 48(sp)
 sw      s7, 44(sp)
 sw      s8, 40(sp)
 sw      s9, 36(sp)
 sw      s10, 32(sp)
 sw      s11, 28(sp)
 lb      a2, 31(a1)
 sw      a2, 24(sp)
 lb      a2, 30(a1)
 sw      a2, 20(sp)
 lb      a2, 29(a1)
 sw      a2, 16(sp)
 lb      a2, 28(a1)
 sw      a2, 12(sp)
 lb      a2, 27(a1)
 sw      a2, 8(sp)
 lb      a7, 26(a1)
 lb      t0, 25(a1)
 lb      t1, 24(a1)
 lb      t2, 23(a1)
 lb      t3, 22(a1)
 lb      t4, 21(a1)
 lb      t5, 20(a1)
 lb      t6, 19(a1)
 lb      s0, 18(a1)
 lb      s1, 17(a1)
 lb      s2, 16(a1)
 lb      s3, 15(a1)
 lb      s4, 14(a1)
 lb      s5, 13(a1)
 lb      s6, 12(a1)
 lb      s7, 11(a1)
 lb      s8, 10(a1)
 lb      s9, 9(a1)
 lb      s10, 8(a1)
 lb      s11, 7(a1)
 lb      ra, 6(a1)
 lb      a6, 5(a1)
 lb      a5, 4(a1)
 lb      a4, 3(a1)
 lb      a3, 2(a1)
 lb      a2, 1(a1)
 lb      a1, 0(a1)
 sb      a1, 0(a0)
 sb      a2, 1(a0)
 sb      a3, 2(a0)
 sb      a4, 3(a0)
 sb      a5, 4(a0)
 sb      a6, 5(a0)
 sb      ra, 6(a0)
 sb      s11, 7(a0)
 sb      s10, 8(a0)
 sb      s9, 9(a0)
 sb      s8, 10(a0)
 sb      s7, 11(a0)
 sb      s6, 12(a0)
 sb      s5, 13(a0)
 sb      s4, 14(a0)
 sb      s3, 15(a0)
 sb      s2, 16(a0)
 sb      s1, 17(a0)
 sb      s0, 18(a0)
 sb      t6, 19(a0)
 sb      t5, 20(a0)
 sb      t4, 21(a0)
 sb      t3, 22(a0)
 sb      t2, 23(a0)
 sb      t1, 24(a0)
 sb      t0, 25(a0)
 sb      a7, 26(a0)
 lw      a1, 8(sp)
 sb      a1, 27(a0)
 lw      a1, 12(sp)
 sb      a1, 28(a0)
 lw      a1, 16(sp)
 sb      a1, 29(a0)
 lw      a1, 20(sp)
 sb      a1, 30(a0)
 lw      a1, 24(sp)
 sb      a1, 31(a0)
 fence   r, rw
 lw      ra, 76(sp)
 lw      s0, 72(sp)
 lw      s1, 68(sp)
 lw      s2, 64(sp)
 lw      s3, 60(sp)
 lw      s4, 56(sp)
 lw      s5, 52(sp)
 lw      s6, 48(sp)
 lw      s7, 44(sp)
 lw      s8, 40(sp)
 lw      s9, 36(sp)
 lw      s10, 32(sp)
 lw      s11, 28(sp)
 addi    sp, sp, 80
 ret
asm_test::atomic_memcpy_load_align1::read_volatile_acquire_fence:
 sw      ra, 76(sp)
 sw      s0, 72(sp)
 sw      s1, 68(sp)
 sw      s2, 64(sp)
 sw      s3, 60(sp)
 sw      s4, 56(sp)
 sw      s5, 52(sp)
 sw      s6, 48(sp)
 sw      s7, 44(sp)
 sw      s8, 40(sp)
 sw      s9, 36(sp)
 sw      s10, 32(sp)
 sw      s11, 28(sp)
 lb      a2, 31(a1)
 sw      a2, 24(sp)
 lb      a2, 30(a1)
 sw      a2, 20(sp)
 lb      a2, 29(a1)
 sw      a2, 16(sp)
 lb      a2, 28(a1)
 sw      a2, 12(sp)
 lb      a2, 27(a1)
 sw      a2, 8(sp)
 lb      a7, 26(a1)
 lb      t0, 25(a1)
 lb      t1, 24(a1)
 lb      t2, 23(a1)
 lb      t3, 22(a1)
 lb      t4, 21(a1)
 lb      t5, 20(a1)
 lb      t6, 19(a1)
 lb      s0, 18(a1)
 lb      s1, 17(a1)
 lb      s2, 16(a1)
 lb      s3, 15(a1)
 lb      s4, 14(a1)
 lb      s5, 13(a1)
 lb      s6, 12(a1)
 lb      s7, 11(a1)
 lb      s8, 10(a1)
 lb      s9, 9(a1)
 lb      s10, 8(a1)
 lb      s11, 7(a1)
 lb      ra, 6(a1)
 lb      a6, 5(a1)
 lb      a5, 4(a1)
 lb      a4, 3(a1)
 lb      a3, 2(a1)
 lb      a2, 1(a1)
 lb      a1, 0(a1)
 sb      a1, 0(a0)
 sb      a2, 1(a0)
 sb      a3, 2(a0)
 sb      a4, 3(a0)
 sb      a5, 4(a0)
 sb      a6, 5(a0)
 sb      ra, 6(a0)
 sb      s11, 7(a0)
 sb      s10, 8(a0)
 sb      s9, 9(a0)
 sb      s8, 10(a0)
 sb      s7, 11(a0)
 sb      s6, 12(a0)
 sb      s5, 13(a0)
 sb      s4, 14(a0)
 sb      s3, 15(a0)
 sb      s2, 16(a0)
 sb      s1, 17(a0)
 sb      s0, 18(a0)
 sb      t6, 19(a0)
 sb      t5, 20(a0)
 sb      t4, 21(a0)
 sb      t3, 22(a0)
 sb      t2, 23(a0)
 sb      t1, 24(a0)
 sb      t0, 25(a0)
 sb      a7, 26(a0)
 lw      a1, 8(sp)
 sb      a1, 27(a0)
 lw      a1, 12(sp)
 sb      a1, 28(a0)
 lw      a1, 16(sp)
 sb      a1, 29(a0)
 lw      a1, 20(sp)
 sb      a1, 30(a0)
 lw      a1, 24(sp)
 sb      a1, 31(a0)
 fence   r, rw
 lw      ra, 76(sp)
 lw      s0, 72(sp)
 lw      s1, 68(sp)
 lw      s2, 64(sp)
 lw      s3, 60(sp)
 lw      s4, 56(sp)
 lw      s5, 52(sp)
 lw      s6, 48(sp)
 lw      s7, 44(sp)
 lw      s8, 40(sp)
 lw      s9, 36(sp)
 lw      s10, 32(sp)
 lw      s11, 28(sp)
 addi    sp, sp, 80
 ret
