;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/13/2023 5:15:38 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040ABC  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000A76  	2678
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0ABC	0x208A0F  	MOV	#2208, W15
0x0ABE	0x247FF0  	MOV	#18431, W0
0x0AC0	0xB7A020  	MOV	WREG, SPLIM
0x0AC2	0x202000  	MOV	#512, W0
0x0AC4	0xB7A032  	MOV	WREG, DSRPAG
0x0AC6	0x200040  	MOV	#4, W0
0x0AC8	0xB72044  	IOR	CORCON
0x0ACA	0x000000020DAC  	CALL	3500
0x0ACE	0x000000020DB6  	CALL	3510
;MyProject.c,95 :: 		void main() {
;MyProject.c,98 :: 		OSCDIVbits.DIV = 0;
0x0AD2	0x781F8A  	PUSH	W10
0x0AD4	0x781F8B  	PUSH	W11
0x0AD6	0x781F8C  	PUSH	W12
0x0AD8	0x800861  	MOV	OSCDIVbits, W1
0x0ADA	0x280000  	MOV	#32768, W0
0x0ADC	0x608000  	AND	W1, W0, W0
0x0ADE	0xB7A10C  	MOV	WREG, OSCDIVbits
;MyProject.c,101 :: 		ANSA = 0;
0x0AE0	0xEF266A  	CLR	ANSA
;MyProject.c,102 :: 		ANSB = 0;
0x0AE2	0xEF267E  	CLR	ANSB
;MyProject.c,104 :: 		TRISB = 0b0000010000000001;
0x0AE4	0x204010  	MOV	#1025, W0
0x0AE6	0xB7A676  	MOV	WREG, TRISB
;MyProject.c,105 :: 		TRISA = 0b00000;
0x0AE8	0xEF2662  	CLR	TRISA
;MyProject.c,107 :: 		ODCA = 0;
0x0AEA	0xEF2668  	CLR	ODCA
;MyProject.c,108 :: 		ODCB = 0;
0x0AEC	0xEF267C  	CLR	ODCB
;MyProject.c,110 :: 		LATA = 0;
0x0AEE	0xEF2666  	CLR	LATA
;MyProject.c,111 :: 		LATB = 0;
0x0AF0	0xEF267A  	CLR	LATB
;MyProject.c,117 :: 		Unlock_IOLOCK();
0x0AF2	0x07FE97  	RCALL	_Unlock_IOLOCK
;MyProject.c,118 :: 		PPS_Mapping_NoLock(3, _INPUT, _U1RX);
0x0AF4	0xB3C13C  	MOV.B	#19, W12
0x0AF6	0xB3C01B  	MOV.B	#1, W11
0x0AF8	0xB3C03A  	MOV.B	#3, W10
0x0AFA	0x07FFB6  	RCALL	_PPS_Mapping_NoLock
;MyProject.c,119 :: 		PPS_Mapping_NoLock(2, _OUTPUT, _U1TX);
0x0AFC	0xB3C03C  	MOV.B	#3, W12
0x0AFE	0xEF2016  	CLR	W11
0x0B00	0xB3C02A  	MOV.B	#2, W10
0x0B02	0x07FFB2  	RCALL	_PPS_Mapping_NoLock
;MyProject.c,120 :: 		Lock_IOLOCK();
0x0B04	0x07FB7D  	RCALL	_Lock_IOLOCK
;MyProject.c,122 :: 		IEC0bits.U1RXIE = 1; // Omogucavanje RX prekida
0x0B06	0xA86099  	BSET	IEC0bits, #11
;MyProject.c,123 :: 		IFS0bits.U1RXIF = 0;
0x0B08	0xA96089  	BCLR	IFS0bits, #11
;MyProject.c,126 :: 		UART1_Init(9600);
0x0B0A	0x22580A  	MOV	#9600, W10
0x0B0C	0x20000B  	MOV	#0, W11
0x0B0E	0x07FE92  	RCALL	_UART1_Init
;MyProject.c,128 :: 		Delay_ms(100);
0x0B10	0x200038  	MOV	#3, W8
0x0B12	0x208D57  	MOV	#2261, W7
L_main22:
0x0B14	0xED200E  	DEC	W7
0x0B16	0x3AFFFE  	BRA NZ	L_main22
0x0B18	0xED2010  	DEC	W8
0x0B1A	0x3AFFFC  	BRA NZ	L_main22
;MyProject.c,129 :: 		UART1_Write_Text("OK");
0x0B1C	0x20890A  	MOV	#lo_addr(?lstr1_MyProject), W10
0x0B1E	0x07FF0B  	RCALL	_UART1_Write_Text
;MyProject.c,132 :: 		kalibracija();
0x0B20	0x07FF1B  	RCALL	_kalibracija
;MyProject.c,133 :: 		LATB.F6 = 1;
0x0B22	0xA8C67A  	BSET.B	LATB, #6
;MyProject.c,134 :: 		LATB.F7 = 1;
0x0B24	0xA8E67A  	BSET.B	LATB, #7
;MyProject.c,135 :: 		LATB.F8 = 1;
0x0B26	0xA8067B  	BSET	LATB, #8
;MyProject.c,136 :: 		Delay_ms(100);
0x0B28	0x200038  	MOV	#3, W8
0x0B2A	0x208D57  	MOV	#2261, W7
L_main24:
0x0B2C	0xED200E  	DEC	W7
0x0B2E	0x3AFFFE  	BRA NZ	L_main24
0x0B30	0xED2010  	DEC	W8
0x0B32	0x3AFFFC  	BRA NZ	L_main24
;MyProject.c,137 :: 		while(1) {
L_main26:
;MyProject.c,138 :: 		if(flag == 1){
0x0B34	0x804470  	MOV	_flag, W0
0x0B36	0xE10061  	CP	W0, #1
0x0B38	0x3A00C8  	BRA NZ	L_main28
L__main74:
;MyProject.c,139 :: 		flag = 0;
0x0B3A	0xEF2000  	CLR	W0
0x0B3C	0x884470  	MOV	W0, _flag
;MyProject.c,141 :: 		if(strcmp("L1_A",out)==0){
0x0B3E	0x20827B  	MOV	#lo_addr(_out), W11
0x0B40	0x20893A  	MOV	#lo_addr(?lstr2_MyProject), W10
0x0B42	0x07FE4B  	RCALL	_strcmp
0x0B44	0xE10060  	CP	W0, #0
0x0B46	0x3A000E  	BRA NZ	L_main29
L__main75:
;MyProject.c,142 :: 		step_code[0] = 0;
0x0B48	0x208121  	MOV	#lo_addr(_step_code), W1
0x0B4A	0xEF2000  	CLR	W0
0x0B4C	0x784880  	MOV.B	W0, [W1]
;MyProject.c,143 :: 		step_code[1] = 0;
0x0B4E	0x208131  	MOV	#lo_addr(_step_code+1), W1
0x0B50	0xEF2000  	CLR	W0
0x0B52	0x784880  	MOV.B	W0, [W1]
;MyProject.c,144 :: 		step_code[2] = 0;
0x0B54	0x208141  	MOV	#lo_addr(_step_code+2), W1
0x0B56	0xEF2000  	CLR	W0
0x0B58	0x784880  	MOV.B	W0, [W1]
;MyProject.c,145 :: 		rotiraj(11, step_code, 1);
0x0B5A	0x20001C  	MOV	#1, W12
0x0B5C	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0B5E	0x2000BA  	MOV	#11, W10
0x0B60	0x07FB94  	RCALL	MyProject_rotiraj
;MyProject.c,146 :: 		}
0x0B62	0x3700AF  	BRA	L_main30
L_main29:
;MyProject.c,147 :: 		else if(strcmp("L1_D",out)==0){
0x0B64	0x20827B  	MOV	#lo_addr(_out), W11
0x0B66	0x20822A  	MOV	#lo_addr(?lstr3_MyProject), W10
0x0B68	0x07FE38  	RCALL	_strcmp
0x0B6A	0xE10060  	CP	W0, #0
0x0B6C	0x3A000E  	BRA NZ	L_main31
L__main76:
;MyProject.c,148 :: 		step_code[0] = 0;
0x0B6E	0x208121  	MOV	#lo_addr(_step_code), W1
0x0B70	0xEF2000  	CLR	W0
0x0B72	0x784880  	MOV.B	W0, [W1]
;MyProject.c,149 :: 		step_code[1] = 0;
0x0B74	0x208131  	MOV	#lo_addr(_step_code+1), W1
0x0B76	0xEF2000  	CLR	W0
0x0B78	0x784880  	MOV.B	W0, [W1]
;MyProject.c,150 :: 		step_code[2] = 0;
0x0B7A	0x208141  	MOV	#lo_addr(_step_code+2), W1
0x0B7C	0xEF2000  	CLR	W0
0x0B7E	0x784880  	MOV.B	W0, [W1]
;MyProject.c,151 :: 		rotiraj(11, step_code, -1);
0x0B80	0x2FFFFC  	MOV	#65535, W12
0x0B82	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0B84	0x2000BA  	MOV	#11, W10
0x0B86	0x07FB81  	RCALL	MyProject_rotiraj
;MyProject.c,152 :: 		}
0x0B88	0x37009C  	BRA	L_main32
L_main31:
;MyProject.c,153 :: 		else if(strcmp("L2_J",out)==0){
0x0B8A	0x20827B  	MOV	#lo_addr(_out), W11
0x0B8C	0x2081DA  	MOV	#lo_addr(?lstr4_MyProject), W10
0x0B8E	0x07FE25  	RCALL	_strcmp
0x0B90	0xE10060  	CP	W0, #0
0x0B92	0x3A000E  	BRA NZ	L_main33
L__main77:
;MyProject.c,154 :: 		step_code[0] = 1;
0x0B94	0x208121  	MOV	#lo_addr(_step_code), W1
0x0B96	0xB3C010  	MOV.B	#1, W0
0x0B98	0x784880  	MOV.B	W0, [W1]
;MyProject.c,155 :: 		step_code[1] = 0;
0x0B9A	0x208131  	MOV	#lo_addr(_step_code+1), W1
0x0B9C	0xEF2000  	CLR	W0
0x0B9E	0x784880  	MOV.B	W0, [W1]
;MyProject.c,156 :: 		step_code[2] = 1;
0x0BA0	0x208141  	MOV	#lo_addr(_step_code+2), W1
0x0BA2	0xB3C010  	MOV.B	#1, W0
0x0BA4	0x784880  	MOV.B	W0, [W1]
;MyProject.c,157 :: 		rotiraj(11, step_code, 1);
0x0BA6	0x20001C  	MOV	#1, W12
0x0BA8	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0BAA	0x2000BA  	MOV	#11, W10
0x0BAC	0x07FB6E  	RCALL	MyProject_rotiraj
;MyProject.c,158 :: 		}
0x0BAE	0x370089  	BRA	L_main34
L_main33:
;MyProject.c,159 :: 		else if(strcmp("L2_L",out)==0){
0x0BB0	0x20827B  	MOV	#lo_addr(_out), W11
0x0BB2	0x20818A  	MOV	#lo_addr(?lstr5_MyProject), W10
0x0BB4	0x07FE12  	RCALL	_strcmp
0x0BB6	0xE10060  	CP	W0, #0
0x0BB8	0x3A000E  	BRA NZ	L_main35
L__main78:
;MyProject.c,160 :: 		step_code[0] = 1;
0x0BBA	0x208121  	MOV	#lo_addr(_step_code), W1
0x0BBC	0xB3C010  	MOV.B	#1, W0
0x0BBE	0x784880  	MOV.B	W0, [W1]
;MyProject.c,161 :: 		step_code[1] = 0;
0x0BC0	0x208131  	MOV	#lo_addr(_step_code+1), W1
0x0BC2	0xEF2000  	CLR	W0
0x0BC4	0x784880  	MOV.B	W0, [W1]
;MyProject.c,162 :: 		step_code[2] = 1;
0x0BC6	0x208141  	MOV	#lo_addr(_step_code+2), W1
0x0BC8	0xB3C010  	MOV.B	#1, W0
0x0BCA	0x784880  	MOV.B	W0, [W1]
;MyProject.c,163 :: 		rotiraj(11, step_code, -1);
0x0BCC	0x2FFFFC  	MOV	#65535, W12
0x0BCE	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0BD0	0x2000BA  	MOV	#11, W10
0x0BD2	0x07FB5B  	RCALL	MyProject_rotiraj
;MyProject.c,164 :: 		}
0x0BD4	0x370076  	BRA	L_main36
L_main35:
;MyProject.c,165 :: 		else if(out[0] == 'O' && out[1] == 'L'){
0x0BD6	0x208270  	MOV	#lo_addr(_out), W0
0x0BD8	0x784090  	MOV.B	[W0], W1
0x0BDA	0xB3C4F0  	MOV.B	#79, W0
0x0BDC	0xE10C00  	CP.B	W1, W0
0x0BDE	0x3A0018  	BRA NZ	L__main59
L__main79:
0x0BE0	0x208280  	MOV	#lo_addr(_out+1), W0
0x0BE2	0x784090  	MOV.B	[W0], W1
0x0BE4	0xB3C4C0  	MOV.B	#76, W0
0x0BE6	0xE10C00  	CP.B	W1, W0
0x0BE8	0x3A0013  	BRA NZ	L__main58
L__main80:
L__main57:
;MyProject.c,166 :: 		korak1 = atoi(out+2);
0x0BEA	0x20829A  	MOV	#lo_addr(_out+2), W10
0x0BEC	0x07FDC3  	RCALL	_atoi
0x0BEE	0x8840B0  	MOV	W0, _korak1
;MyProject.c,167 :: 		step_code[0] = 0;
0x0BF0	0x208122  	MOV	#lo_addr(_step_code), W2
0x0BF2	0xEF2002  	CLR	W1
0x0BF4	0x784901  	MOV.B	W1, [W2]
;MyProject.c,168 :: 		step_code[1] = 1;
0x0BF6	0x208132  	MOV	#lo_addr(_step_code+1), W2
0x0BF8	0xB3C011  	MOV.B	#1, W1
0x0BFA	0x784901  	MOV.B	W1, [W2]
;MyProject.c,169 :: 		step_code[2] = 0;
0x0BFC	0x208142  	MOV	#lo_addr(_step_code+2), W2
0x0BFE	0xEF2002  	CLR	W1
0x0C00	0x784901  	MOV.B	W1, [W2]
;MyProject.c,170 :: 		rotiraj(korak1, step_code, 1);
0x0C02	0x20001C  	MOV	#1, W12
0x0C04	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0C06	0x780500  	MOV	W0, W10
0x0C08	0x07FB40  	RCALL	MyProject_rotiraj
;MyProject.c,171 :: 		UART1_Write('1');
0x0C0A	0x20031A  	MOV	#49, W10
0x0C0C	0x07FBF8  	RCALL	_UART1_Write
;MyProject.c,172 :: 		}
0x0C0E	0x370059  	BRA	L_main40
;MyProject.c,165 :: 		else if(out[0] == 'O' && out[1] == 'L'){
L__main59:
L__main58:
;MyProject.c,173 :: 		else if(out[0] == 'O' && out[1] == 'D'){
0x0C10	0x208270  	MOV	#lo_addr(_out), W0
0x0C12	0x784090  	MOV.B	[W0], W1
0x0C14	0xB3C4F0  	MOV.B	#79, W0
0x0C16	0xE10C00  	CP.B	W1, W0
0x0C18	0x3A0018  	BRA NZ	L__main61
L__main81:
0x0C1A	0x208280  	MOV	#lo_addr(_out+1), W0
0x0C1C	0x784090  	MOV.B	[W0], W1
0x0C1E	0xB3C440  	MOV.B	#68, W0
0x0C20	0xE10C00  	CP.B	W1, W0
0x0C22	0x3A0013  	BRA NZ	L__main60
L__main82:
L__main56:
;MyProject.c,174 :: 		korak1 = atoi(out+2);
0x0C24	0x20829A  	MOV	#lo_addr(_out+2), W10
0x0C26	0x07FDA6  	RCALL	_atoi
0x0C28	0x8840B0  	MOV	W0, _korak1
;MyProject.c,175 :: 		step_code[0] = 0;
0x0C2A	0x208122  	MOV	#lo_addr(_step_code), W2
0x0C2C	0xEF2002  	CLR	W1
0x0C2E	0x784901  	MOV.B	W1, [W2]
;MyProject.c,176 :: 		step_code[1] = 1;
0x0C30	0x208132  	MOV	#lo_addr(_step_code+1), W2
0x0C32	0xB3C011  	MOV.B	#1, W1
0x0C34	0x784901  	MOV.B	W1, [W2]
;MyProject.c,177 :: 		step_code[2] = 0;
0x0C36	0x208142  	MOV	#lo_addr(_step_code+2), W2
0x0C38	0xEF2002  	CLR	W1
0x0C3A	0x784901  	MOV.B	W1, [W2]
;MyProject.c,178 :: 		rotiraj(korak1, step_code, -1);
0x0C3C	0x2FFFFC  	MOV	#65535, W12
0x0C3E	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0C40	0x780500  	MOV	W0, W10
0x0C42	0x07FB23  	RCALL	MyProject_rotiraj
;MyProject.c,179 :: 		UART1_Write('1');
0x0C44	0x20031A  	MOV	#49, W10
0x0C46	0x07FBDB  	RCALL	_UART1_Write
;MyProject.c,180 :: 		}
0x0C48	0x37003C  	BRA	L_main44
;MyProject.c,173 :: 		else if(out[0] == 'O' && out[1] == 'D'){
L__main61:
L__main60:
;MyProject.c,181 :: 		else if(out[0] == 'N'){
0x0C4A	0x208270  	MOV	#lo_addr(_out), W0
0x0C4C	0x784090  	MOV.B	[W0], W1
0x0C4E	0xB3C4E0  	MOV.B	#78, W0
0x0C50	0xE10C00  	CP.B	W1, W0
0x0C52	0x3A000E  	BRA NZ	L_main45
L__main83:
;MyProject.c,182 :: 		step_code[0] = 1;
0x0C54	0x208121  	MOV	#lo_addr(_step_code), W1
0x0C56	0xB3C010  	MOV.B	#1, W0
0x0C58	0x784880  	MOV.B	W0, [W1]
;MyProject.c,183 :: 		step_code[1] = 1;
0x0C5A	0x208131  	MOV	#lo_addr(_step_code+1), W1
0x0C5C	0xB3C010  	MOV.B	#1, W0
0x0C5E	0x784880  	MOV.B	W0, [W1]
;MyProject.c,184 :: 		step_code[2] = 0;
0x0C60	0x208141  	MOV	#lo_addr(_step_code+2), W1
0x0C62	0xEF2000  	CLR	W0
0x0C64	0x784880  	MOV.B	W0, [W1]
;MyProject.c,185 :: 		rotiraj(4552, step_code, 1);
0x0C66	0x20001C  	MOV	#1, W12
0x0C68	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0C6A	0x211C8A  	MOV	#4552, W10
0x0C6C	0x07FB0E  	RCALL	MyProject_rotiraj
;MyProject.c,186 :: 		}
0x0C6E	0x370029  	BRA	L_main46
L_main45:
;MyProject.c,187 :: 		else if(out[0] == 'I'){
0x0C70	0x208270  	MOV	#lo_addr(_out), W0
0x0C72	0x784090  	MOV.B	[W0], W1
0x0C74	0xB3C490  	MOV.B	#73, W0
0x0C76	0xE10C00  	CP.B	W1, W0
0x0C78	0x3A0012  	BRA NZ	L_main47
L__main84:
;MyProject.c,188 :: 		step_code[0] = 0;
0x0C7A	0x208121  	MOV	#lo_addr(_step_code), W1
0x0C7C	0xEF2000  	CLR	W0
0x0C7E	0x784880  	MOV.B	W0, [W1]
;MyProject.c,189 :: 		step_code[1] = 0;
0x0C80	0x208131  	MOV	#lo_addr(_step_code+1), W1
0x0C82	0xEF2000  	CLR	W0
0x0C84	0x784880  	MOV.B	W0, [W1]
;MyProject.c,190 :: 		step_code[2] = 1;
0x0C86	0x208141  	MOV	#lo_addr(_step_code+2), W1
0x0C88	0xB3C010  	MOV.B	#1, W0
0x0C8A	0x784880  	MOV.B	W0, [W1]
;MyProject.c,191 :: 		rotiraj(2000, step_code, 1);
0x0C8C	0x20001C  	MOV	#1, W12
0x0C8E	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0C90	0x207D0A  	MOV	#2000, W10
0x0C92	0x07FAFB  	RCALL	MyProject_rotiraj
;MyProject.c,192 :: 		rotiraj(2000, step_code, -1);
0x0C94	0x2FFFFC  	MOV	#65535, W12
0x0C96	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0C98	0x207D0A  	MOV	#2000, W10
0x0C9A	0x07FAF7  	RCALL	MyProject_rotiraj
;MyProject.c,193 :: 		}
0x0C9C	0x370012  	BRA	L_main48
L_main47:
;MyProject.c,194 :: 		else if(out[0] == 'B'){
0x0C9E	0x208270  	MOV	#lo_addr(_out), W0
0x0CA0	0x784090  	MOV.B	[W0], W1
0x0CA2	0xB3C420  	MOV.B	#66, W0
0x0CA4	0xE10C00  	CP.B	W1, W0
0x0CA6	0x3A000D  	BRA NZ	L_main49
L__main85:
;MyProject.c,195 :: 		step_code[0] = 1;
0x0CA8	0x208121  	MOV	#lo_addr(_step_code), W1
0x0CAA	0xB3C010  	MOV.B	#1, W0
0x0CAC	0x784880  	MOV.B	W0, [W1]
;MyProject.c,196 :: 		step_code[1] = 0;
0x0CAE	0x208131  	MOV	#lo_addr(_step_code+1), W1
0x0CB0	0xEF2000  	CLR	W0
0x0CB2	0x784880  	MOV.B	W0, [W1]
;MyProject.c,197 :: 		step_code[2] = 0;
0x0CB4	0x208141  	MOV	#lo_addr(_step_code+2), W1
0x0CB6	0xEF2000  	CLR	W0
0x0CB8	0x784880  	MOV.B	W0, [W1]
;MyProject.c,198 :: 		rotiraj(285, step_code, -1);
0x0CBA	0x2FFFFC  	MOV	#65535, W12
0x0CBC	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0CBE	0x2011DA  	MOV	#285, W10
0x0CC0	0x07FAE4  	RCALL	MyProject_rotiraj
;MyProject.c,199 :: 		}
L_main49:
L_main48:
L_main46:
L_main44:
L_main40:
L_main36:
L_main34:
L_main32:
L_main30:
;MyProject.c,200 :: 		memset(out, 0, sizeof(out));
0x0CC2	0x20064C  	MOV	#100, W12
0x0CC4	0xEF2016  	CLR	W11
0x0CC6	0x20827A  	MOV	#lo_addr(_out), W10
0x0CC8	0x07FD9F  	RCALL	_memset
;MyProject.c,201 :: 		}
L_main28:
;MyProject.c,202 :: 		}
0x0CCA	0x37FF34  	BRA	L_main26
;MyProject.c,203 :: 		}
L_end_main:
0x0CCC	0x78064F  	POP	W12
0x0CCE	0x7805CF  	POP	W11
0x0CD0	0x78054F  	POP	W10
L__main_end_loop:
0x0CD2	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_Unlock_IOLOCK:
0x0822	0xFA0000  	LNK	#0
;__Lib_PPS_24FJXXXGA702.c,94 :: 		
;__Lib_PPS_24FJXXXGA702.c,95 :: 		
0x0824	0x201001  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_24FJXXXGA702.c,96 :: 		
0x0826	0x200462  	MOV	#70, W2
;__Lib_PPS_24FJXXXGA702.c,97 :: 		
0x0828	0x200573  	MOV	#87, W3
;__Lib_PPS_24FJXXXGA702.c,99 :: 		
0x082A	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_24FJXXXGA702.c,100 :: 		
0x082C	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_24FJXXXGA702.c,102 :: 		
0x082E	0xA9C100  	BCLR	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_24FJXXXGA702.c,103 :: 		
L_end_Unlock_IOLOCK:
0x0830	0xFA8000  	ULNK
0x0832	0x060000  	RETURN
; end of _Unlock_IOLOCK
_PPS_Mapping_NoLock:
0x0A68	0xFA0000  	LNK	#0
;__Lib_PPS_24FJXXXGA702.c,258 :: 		
;__Lib_PPS_24FJXXXGA702.c,259 :: 		
0x0A6A	0x781F8D  	PUSH	W13
0x0A6C	0xEF201A  	CLR	W13
0x0A6E	0x07FCCE  	RCALL	__Lib_PPS_24FJXXXGA702__PPS_Mapping
;__Lib_PPS_24FJXXXGA702.c,260 :: 		
;__Lib_PPS_24FJXXXGA702.c,259 :: 		
;__Lib_PPS_24FJXXXGA702.c,260 :: 		
L_end_PPS_Mapping_NoLock:
0x0A70	0x7806CF  	POP	W13
0x0A72	0xFA8000  	ULNK
0x0A74	0x060000  	RETURN
; end of _PPS_Mapping_NoLock
__Lib_PPS_24FJXXXGA702__PPS_Mapping:
0x040C	0xFA0002  	LNK	#2
;__Lib_PPS_24FJXXXGA702.c,119 :: 		
;__Lib_PPS_24FJXXXGA702.c,121 :: 		
0x040E	0x200FF0  	MOV	#255, W0
0x0410	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_24FJXXXGA702.c,123 :: 		
0x0412	0xE15C60  	CP.B	W11, #0
0x0414	0x3A0065  	BRA NZ	L___Lib_PPS_24FJXXXGA702__PPS_Mapping0
L___Lib_PPS_24FJXXXGA702__PPS_Mapping89:
;__Lib_PPS_24FJXXXGA702.c,124 :: 		
0x0416	0xE2001A  	CP0	W13
0x0418	0x320001  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping1
L___Lib_PPS_24FJXXXGA702__PPS_Mapping90:
;__Lib_PPS_24FJXXXGA702.c,125 :: 		
0x041A	0x070203  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_24FJXXXGA702__PPS_Mapping1:
;__Lib_PPS_24FJXXXGA702.c,127 :: 		
0x041C	0x370039  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping2
;__Lib_PPS_24FJXXXGA702.c,128 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping4:
0x041E	0x207D40  	MOV	#lo_addr(RPOR0), W0
0x0420	0x78480C  	MOV.B	W12, [W0]
0x0422	0x37005B  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,129 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping5:
0x0424	0x207D50  	MOV	#lo_addr(RPOR0+1), W0
0x0426	0x78480C  	MOV.B	W12, [W0]
0x0428	0x370058  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,130 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping6:
0x042A	0x207D60  	MOV	#lo_addr(RPOR1), W0
0x042C	0x78480C  	MOV.B	W12, [W0]
0x042E	0x370055  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,131 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping7:
0x0430	0x207D70  	MOV	#lo_addr(RPOR1+1), W0
0x0432	0x78480C  	MOV.B	W12, [W0]
0x0434	0x370052  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,132 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping8:
0x0436	0x207D80  	MOV	#lo_addr(RPOR2), W0
0x0438	0x78480C  	MOV.B	W12, [W0]
0x043A	0x37004F  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,133 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping9:
0x043C	0x207D90  	MOV	#lo_addr(RPOR2+1), W0
0x043E	0x78480C  	MOV.B	W12, [W0]
0x0440	0x37004C  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,134 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping10:
0x0442	0x207DA0  	MOV	#lo_addr(RPOR3), W0
0x0444	0x78480C  	MOV.B	W12, [W0]
0x0446	0x370049  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,135 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping11:
0x0448	0x207DB0  	MOV	#lo_addr(RPOR3+1), W0
0x044A	0x78480C  	MOV.B	W12, [W0]
0x044C	0x370046  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,136 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping12:
0x044E	0x207DC0  	MOV	#lo_addr(RPOR4), W0
0x0450	0x78480C  	MOV.B	W12, [W0]
0x0452	0x370043  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,137 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping13:
0x0454	0x207DD0  	MOV	#lo_addr(RPOR4+1), W0
0x0456	0x78480C  	MOV.B	W12, [W0]
0x0458	0x370040  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,138 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping14:
0x045A	0x207DE0  	MOV	#lo_addr(RPOR5), W0
0x045C	0x78480C  	MOV.B	W12, [W0]
0x045E	0x37003D  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,139 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping15:
0x0460	0x207DF0  	MOV	#lo_addr(RPOR5+1), W0
0x0462	0x78480C  	MOV.B	W12, [W0]
0x0464	0x37003A  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,140 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping16:
0x0466	0x207E00  	MOV	#lo_addr(RPOR6), W0
0x0468	0x78480C  	MOV.B	W12, [W0]
0x046A	0x370037  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,141 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping17:
0x046C	0x207E10  	MOV	#lo_addr(RPOR6+1), W0
0x046E	0x78480C  	MOV.B	W12, [W0]
0x0470	0x370034  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,142 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping18:
0x0472	0x207E20  	MOV	#lo_addr(RPOR7), W0
0x0474	0x78480C  	MOV.B	W12, [W0]
0x0476	0x370031  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,143 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping19:
0x0478	0x207E30  	MOV	#lo_addr(RPOR7+1), W0
0x047A	0x78480C  	MOV.B	W12, [W0]
0x047C	0x37002E  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,154 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping20:
0x047E	0x207EE0  	MOV	#lo_addr(RPOR13), W0
0x0480	0x78480C  	MOV.B	W12, [W0]
0x0482	0x37002B  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,155 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping21:
0x0484	0x207EF0  	MOV	#lo_addr(RPOR13+1), W0
0x0486	0x78480C  	MOV.B	W12, [W0]
0x0488	0x370028  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
;__Lib_PPS_24FJXXXGA702.c,158 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping22:
0x048A	0xEF2000  	CLR	W0
0x048C	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_24FJXXXGA702.c,159 :: 		
0x048E	0x370025  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping3
L___Lib_PPS_24FJXXXGA702__PPS_Mapping2:
0x0490	0xE15460  	CP.B	W10, #0
0x0492	0x32FFC5  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping4
L___Lib_PPS_24FJXXXGA702__PPS_Mapping91:
0x0494	0xE15461  	CP.B	W10, #1
0x0496	0x32FFC6  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping5
L___Lib_PPS_24FJXXXGA702__PPS_Mapping92:
0x0498	0xE15462  	CP.B	W10, #2
0x049A	0x32FFC7  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping6
L___Lib_PPS_24FJXXXGA702__PPS_Mapping93:
0x049C	0xE15463  	CP.B	W10, #3
0x049E	0x32FFC8  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping7
L___Lib_PPS_24FJXXXGA702__PPS_Mapping94:
0x04A0	0xE15464  	CP.B	W10, #4
0x04A2	0x32FFC9  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping8
L___Lib_PPS_24FJXXXGA702__PPS_Mapping95:
0x04A4	0xE15465  	CP.B	W10, #5
0x04A6	0x32FFCA  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping9
L___Lib_PPS_24FJXXXGA702__PPS_Mapping96:
0x04A8	0xE15466  	CP.B	W10, #6
0x04AA	0x32FFCB  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping10
L___Lib_PPS_24FJXXXGA702__PPS_Mapping97:
0x04AC	0xE15467  	CP.B	W10, #7
0x04AE	0x32FFCC  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping11
L___Lib_PPS_24FJXXXGA702__PPS_Mapping98:
0x04B0	0xE15468  	CP.B	W10, #8
0x04B2	0x32FFCD  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping12
L___Lib_PPS_24FJXXXGA702__PPS_Mapping99:
0x04B4	0xE15469  	CP.B	W10, #9
0x04B6	0x32FFCE  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping13
L___Lib_PPS_24FJXXXGA702__PPS_Mapping100:
0x04B8	0xE1546A  	CP.B	W10, #10
0x04BA	0x32FFCF  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping14
L___Lib_PPS_24FJXXXGA702__PPS_Mapping101:
0x04BC	0xE1546B  	CP.B	W10, #11
0x04BE	0x32FFD0  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping15
L___Lib_PPS_24FJXXXGA702__PPS_Mapping102:
0x04C0	0xE1546C  	CP.B	W10, #12
0x04C2	0x32FFD1  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping16
L___Lib_PPS_24FJXXXGA702__PPS_Mapping103:
0x04C4	0xE1546D  	CP.B	W10, #13
0x04C6	0x32FFD2  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping17
L___Lib_PPS_24FJXXXGA702__PPS_Mapping104:
0x04C8	0xE1546E  	CP.B	W10, #14
0x04CA	0x32FFD3  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping18
L___Lib_PPS_24FJXXXGA702__PPS_Mapping105:
0x04CC	0xE1546F  	CP.B	W10, #15
0x04CE	0x32FFD4  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping19
L___Lib_PPS_24FJXXXGA702__PPS_Mapping106:
0x04D0	0xE1547A  	CP.B	W10, #26
0x04D2	0x32FFD5  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping20
L___Lib_PPS_24FJXXXGA702__PPS_Mapping107:
0x04D4	0xE1547B  	CP.B	W10, #27
0x04D6	0x32FFD6  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping21
L___Lib_PPS_24FJXXXGA702__PPS_Mapping108:
0x04D8	0x37FFD8  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping22
L___Lib_PPS_24FJXXXGA702__PPS_Mapping3:
;__Lib_PPS_24FJXXXGA702.c,160 :: 		
0x04DA	0xE2001A  	CP0	W13
0x04DC	0x320001  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping23
L___Lib_PPS_24FJXXXGA702__PPS_Mapping109:
;__Lib_PPS_24FJXXXGA702.c,161 :: 		
0x04DE	0x07FE90  	RCALL	_Lock_IOLOCK
L___Lib_PPS_24FJXXXGA702__PPS_Mapping23:
;__Lib_PPS_24FJXXXGA702.c,162 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping0:
;__Lib_PPS_24FJXXXGA702.c,164 :: 		
0x04E0	0xE15C61  	CP.B	W11, #1
0x04E2	0x3A00BD  	BRA NZ	L___Lib_PPS_24FJXXXGA702__PPS_Mapping24
L___Lib_PPS_24FJXXXGA702__PPS_Mapping110:
;__Lib_PPS_24FJXXXGA702.c,165 :: 		
0x04E4	0xE2001A  	CP0	W13
0x04E6	0x320001  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping25
L___Lib_PPS_24FJXXXGA702__PPS_Mapping111:
;__Lib_PPS_24FJXXXGA702.c,166 :: 		
0x04E8	0x07019C  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_24FJXXXGA702__PPS_Mapping25:
;__Lib_PPS_24FJXXXGA702.c,167 :: 		
0x04EA	0x37006C  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping26
;__Lib_PPS_24FJXXXGA702.c,169 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping28:
0x04EC	0x207900  	MOV	#lo_addr(RPINR0), W0
0x04EE	0x78480A  	MOV.B	W10, [W0]
0x04F0	0x3700B3  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,170 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping29:
0x04F2	0x207910  	MOV	#lo_addr(RPINR0+1), W0
0x04F4	0x78480A  	MOV.B	W10, [W0]
0x04F6	0x3700B0  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,171 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping30:
0x04F8	0x207920  	MOV	#lo_addr(RPINR1), W0
0x04FA	0x78480A  	MOV.B	W10, [W0]
0x04FC	0x3700AD  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,172 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping31:
0x04FE	0x207930  	MOV	#lo_addr(RPINR1+1), W0
0x0500	0x78480A  	MOV.B	W10, [W0]
0x0502	0x3700AA  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,173 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping32:
0x0504	0x207940  	MOV	#lo_addr(RPINR2), W0
0x0506	0x78480A  	MOV.B	W10, [W0]
0x0508	0x3700A7  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,174 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping33:
0x050A	0x207950  	MOV	#lo_addr(RPINR2+1), W0
0x050C	0x78480A  	MOV.B	W10, [W0]
0x050E	0x3700A4  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,175 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping34:
0x0510	0x207960  	MOV	#lo_addr(RPINR3), W0
0x0512	0x78480A  	MOV.B	W10, [W0]
0x0514	0x3700A1  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,176 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping35:
0x0516	0x207970  	MOV	#lo_addr(RPINR3+1), W0
0x0518	0x78480A  	MOV.B	W10, [W0]
0x051A	0x37009E  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,177 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping36:
0x051C	0x2079A0  	MOV	#lo_addr(RPINR5), W0
0x051E	0x78480A  	MOV.B	W10, [W0]
0x0520	0x37009B  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,178 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping37:
0x0522	0x2079B0  	MOV	#lo_addr(RPINR5+1), W0
0x0524	0x78480A  	MOV.B	W10, [W0]
0x0526	0x370098  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,179 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping38:
0x0528	0x2079C0  	MOV	#lo_addr(RPINR6), W0
0x052A	0x78480A  	MOV.B	W10, [W0]
0x052C	0x370095  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,180 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping39:
0x052E	0x2079D0  	MOV	#lo_addr(RPINR6+1), W0
0x0530	0x78480A  	MOV.B	W10, [W0]
0x0532	0x370092  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,181 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping40:
0x0534	0x2079E0  	MOV	#lo_addr(RPINR7), W0
0x0536	0x78480A  	MOV.B	W10, [W0]
0x0538	0x37008F  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,182 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping41:
0x053A	0x2079F0  	MOV	#lo_addr(RPINR7+1), W0
0x053C	0x78480A  	MOV.B	W10, [W0]
0x053E	0x37008C  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,183 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping42:
0x0540	0x207A00  	MOV	#lo_addr(RPINR8), W0
0x0542	0x78480A  	MOV.B	W10, [W0]
0x0544	0x370089  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,184 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping43:
0x0546	0x207A60  	MOV	#lo_addr(RPINR11), W0
0x0548	0x78480A  	MOV.B	W10, [W0]
0x054A	0x370086  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,185 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping44:
0x054C	0x207A70  	MOV	#lo_addr(RPINR11+1), W0
0x054E	0x78480A  	MOV.B	W10, [W0]
0x0550	0x370083  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,186 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping45:
0x0552	0x207A80  	MOV	#lo_addr(RPINR12), W0
0x0554	0x78480A  	MOV.B	W10, [W0]
0x0556	0x370080  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,187 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping46:
0x0558	0x207A90  	MOV	#lo_addr(RPINR12+1), W0
0x055A	0x78480A  	MOV.B	W10, [W0]
0x055C	0x37007D  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,188 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping47:
0x055E	0x207B40  	MOV	#lo_addr(RPINR18), W0
0x0560	0x78480A  	MOV.B	W10, [W0]
0x0562	0x37007A  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,189 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping48:
0x0564	0x207B50  	MOV	#lo_addr(RPINR18+1), W0
0x0566	0x78480A  	MOV.B	W10, [W0]
0x0568	0x370077  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,190 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping49:
0x056A	0x207B60  	MOV	#lo_addr(RPINR19), W0
0x056C	0x78480A  	MOV.B	W10, [W0]
0x056E	0x370074  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,191 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping50:
0x0570	0x207B70  	MOV	#lo_addr(RPINR19+1), W0
0x0572	0x78480A  	MOV.B	W10, [W0]
0x0574	0x370071  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,192 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping51:
0x0576	0x207B80  	MOV	#lo_addr(RPINR20), W0
0x0578	0x78480A  	MOV.B	W10, [W0]
0x057A	0x37006E  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,193 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping52:
0x057C	0x207B90  	MOV	#lo_addr(RPINR20+1), W0
0x057E	0x78480A  	MOV.B	W10, [W0]
0x0580	0x37006B  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,194 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping53:
0x0582	0x207BA0  	MOV	#lo_addr(RPINR21), W0
0x0584	0x78480A  	MOV.B	W10, [W0]
0x0586	0x370068  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,195 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping54:
0x0588	0x207BC0  	MOV	#lo_addr(RPINR22), W0
0x058A	0x78480A  	MOV.B	W10, [W0]
0x058C	0x370065  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,196 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping55:
0x058E	0x207BD0  	MOV	#lo_addr(RPINR22+1), W0
0x0590	0x78480A  	MOV.B	W10, [W0]
0x0592	0x370062  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,197 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping56:
0x0594	0x207BE0  	MOV	#lo_addr(RPINR23), W0
0x0596	0x78480A  	MOV.B	W10, [W0]
0x0598	0x37005F  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,198 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping57:
0x059A	0x207BF0  	MOV	#lo_addr(RPINR23+1), W0
0x059C	0x78480A  	MOV.B	W10, [W0]
0x059E	0x37005C  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,199 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping58:
0x05A0	0x207C20  	MOV	#lo_addr(RPINR25), W0
0x05A2	0x78480A  	MOV.B	W10, [W0]
0x05A4	0x370059  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,200 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping59:
0x05A6	0x207C30  	MOV	#lo_addr(RPINR25+1), W0
0x05A8	0x78480A  	MOV.B	W10, [W0]
0x05AA	0x370056  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,201 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping60:
0x05AC	0x207C80  	MOV	#lo_addr(RPINR28), W0
0x05AE	0x78480A  	MOV.B	W10, [W0]
0x05B0	0x370053  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,202 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping61:
0x05B2	0x207C90  	MOV	#lo_addr(RPINR28+1), W0
0x05B4	0x78480A  	MOV.B	W10, [W0]
0x05B6	0x370050  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,203 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping62:
0x05B8	0x207CA0  	MOV	#lo_addr(RPINR29), W0
0x05BA	0x78480A  	MOV.B	W10, [W0]
0x05BC	0x37004D  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
;__Lib_PPS_24FJXXXGA702.c,205 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping63:
0x05BE	0xEF2000  	CLR	W0
0x05C0	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_24FJXXXGA702.c,206 :: 		
0x05C2	0x37004A  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping27
L___Lib_PPS_24FJXXXGA702__PPS_Mapping26:
0x05C4	0xE16460  	CP.B	W12, #0
0x05C6	0x32FF92  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping28
L___Lib_PPS_24FJXXXGA702__PPS_Mapping112:
0x05C8	0xE16461  	CP.B	W12, #1
0x05CA	0x32FF93  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping29
L___Lib_PPS_24FJXXXGA702__PPS_Mapping113:
0x05CC	0xE16462  	CP.B	W12, #2
0x05CE	0x32FF94  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping30
L___Lib_PPS_24FJXXXGA702__PPS_Mapping114:
0x05D0	0xE16463  	CP.B	W12, #3
0x05D2	0x32FF95  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping31
L___Lib_PPS_24FJXXXGA702__PPS_Mapping115:
0x05D4	0xE16464  	CP.B	W12, #4
0x05D6	0x32FF96  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping32
L___Lib_PPS_24FJXXXGA702__PPS_Mapping116:
0x05D8	0xE16465  	CP.B	W12, #5
0x05DA	0x32FF97  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping33
L___Lib_PPS_24FJXXXGA702__PPS_Mapping117:
0x05DC	0xE16466  	CP.B	W12, #6
0x05DE	0x32FF98  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping34
L___Lib_PPS_24FJXXXGA702__PPS_Mapping118:
0x05E0	0xE16467  	CP.B	W12, #7
0x05E2	0x32FF99  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping35
L___Lib_PPS_24FJXXXGA702__PPS_Mapping119:
0x05E4	0xE16468  	CP.B	W12, #8
0x05E6	0x32FF9A  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping36
L___Lib_PPS_24FJXXXGA702__PPS_Mapping120:
0x05E8	0xE16469  	CP.B	W12, #9
0x05EA	0x32FF9B  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping37
L___Lib_PPS_24FJXXXGA702__PPS_Mapping121:
0x05EC	0xE1646A  	CP.B	W12, #10
0x05EE	0x32FF9C  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping38
L___Lib_PPS_24FJXXXGA702__PPS_Mapping122:
0x05F0	0xE1646B  	CP.B	W12, #11
0x05F2	0x32FF9D  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping39
L___Lib_PPS_24FJXXXGA702__PPS_Mapping123:
0x05F4	0xE1646C  	CP.B	W12, #12
0x05F6	0x32FF9E  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping40
L___Lib_PPS_24FJXXXGA702__PPS_Mapping124:
0x05F8	0xE1646D  	CP.B	W12, #13
0x05FA	0x32FF9F  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping41
L___Lib_PPS_24FJXXXGA702__PPS_Mapping125:
0x05FC	0xE1646E  	CP.B	W12, #14
0x05FE	0x32FFA0  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping42
L___Lib_PPS_24FJXXXGA702__PPS_Mapping126:
0x0600	0xE1646F  	CP.B	W12, #15
0x0602	0x32FFA1  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping43
L___Lib_PPS_24FJXXXGA702__PPS_Mapping127:
0x0604	0xE16470  	CP.B	W12, #16
0x0606	0x32FFA2  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping44
L___Lib_PPS_24FJXXXGA702__PPS_Mapping128:
0x0608	0xE16471  	CP.B	W12, #17
0x060A	0x32FFA3  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping45
L___Lib_PPS_24FJXXXGA702__PPS_Mapping129:
0x060C	0xE16472  	CP.B	W12, #18
0x060E	0x32FFA4  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping46
L___Lib_PPS_24FJXXXGA702__PPS_Mapping130:
0x0610	0xE16473  	CP.B	W12, #19
0x0612	0x32FFA5  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping47
L___Lib_PPS_24FJXXXGA702__PPS_Mapping131:
0x0614	0xE16474  	CP.B	W12, #20
0x0616	0x32FFA6  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping48
L___Lib_PPS_24FJXXXGA702__PPS_Mapping132:
0x0618	0xE16475  	CP.B	W12, #21
0x061A	0x32FFA7  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping49
L___Lib_PPS_24FJXXXGA702__PPS_Mapping133:
0x061C	0xE16476  	CP.B	W12, #22
0x061E	0x32FFA8  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping50
L___Lib_PPS_24FJXXXGA702__PPS_Mapping134:
0x0620	0xE16477  	CP.B	W12, #23
0x0622	0x32FFA9  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping51
L___Lib_PPS_24FJXXXGA702__PPS_Mapping135:
0x0624	0xE16478  	CP.B	W12, #24
0x0626	0x32FFAA  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping52
L___Lib_PPS_24FJXXXGA702__PPS_Mapping136:
0x0628	0xE16479  	CP.B	W12, #25
0x062A	0x32FFAB  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping53
L___Lib_PPS_24FJXXXGA702__PPS_Mapping137:
0x062C	0xE1647A  	CP.B	W12, #26
0x062E	0x32FFAC  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping54
L___Lib_PPS_24FJXXXGA702__PPS_Mapping138:
0x0630	0xE1647B  	CP.B	W12, #27
0x0632	0x32FFAD  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping55
L___Lib_PPS_24FJXXXGA702__PPS_Mapping139:
0x0634	0xE1647C  	CP.B	W12, #28
0x0636	0x32FFAE  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping56
L___Lib_PPS_24FJXXXGA702__PPS_Mapping140:
0x0638	0xE1647D  	CP.B	W12, #29
0x063A	0x32FFAF  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping57
L___Lib_PPS_24FJXXXGA702__PPS_Mapping141:
0x063C	0xE1647E  	CP.B	W12, #30
0x063E	0x32FFB0  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping58
L___Lib_PPS_24FJXXXGA702__PPS_Mapping142:
0x0640	0xE1647F  	CP.B	W12, #31
0x0642	0x32FFB1  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping59
L___Lib_PPS_24FJXXXGA702__PPS_Mapping143:
0x0644	0xB3C200  	MOV.B	#32, W0
0x0646	0xE16400  	CP.B	W12, W0
0x0648	0x32FFB1  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping60
L___Lib_PPS_24FJXXXGA702__PPS_Mapping144:
0x064A	0xB3C210  	MOV.B	#33, W0
0x064C	0xE16400  	CP.B	W12, W0
0x064E	0x32FFB1  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping61
L___Lib_PPS_24FJXXXGA702__PPS_Mapping145:
0x0650	0xB3C220  	MOV.B	#34, W0
0x0652	0xE16400  	CP.B	W12, W0
0x0654	0x32FFB1  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping62
L___Lib_PPS_24FJXXXGA702__PPS_Mapping146:
0x0656	0x37FFB3  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping63
L___Lib_PPS_24FJXXXGA702__PPS_Mapping27:
;__Lib_PPS_24FJXXXGA702.c,207 :: 		
0x0658	0xE2001A  	CP0	W13
0x065A	0x320001  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping64
L___Lib_PPS_24FJXXXGA702__PPS_Mapping147:
;__Lib_PPS_24FJXXXGA702.c,208 :: 		
0x065C	0x07FDD1  	RCALL	_Lock_IOLOCK
L___Lib_PPS_24FJXXXGA702__PPS_Mapping64:
;__Lib_PPS_24FJXXXGA702.c,209 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping24:
;__Lib_PPS_24FJXXXGA702.c,212 :: 		
0x065E	0x37005D  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping65
;__Lib_PPS_24FJXXXGA702.c,213 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping67:
0x0660	0xAE0016  	BTSS	W11, #0
0x0662	0xA90676  	BCLR	TRISB0_bit, BitPos(TRISB0_bit+0)
0x0664	0xAF0016  	BTSC	W11, #0
0x0666	0xA80676  	BSET	TRISB0_bit, BitPos(TRISB0_bit+0)
0x0668	0x37007D  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,214 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping68:
0x066A	0xAE0016  	BTSS	W11, #0
0x066C	0xA92676  	BCLR	TRISB1_bit, BitPos(TRISB1_bit+0)
0x066E	0xAF0016  	BTSC	W11, #0
0x0670	0xA82676  	BSET	TRISB1_bit, BitPos(TRISB1_bit+0)
0x0672	0x370078  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,215 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping69:
0x0674	0xAE0016  	BTSS	W11, #0
0x0676	0xA94676  	BCLR	TRISB2_bit, BitPos(TRISB2_bit+0)
0x0678	0xAF0016  	BTSC	W11, #0
0x067A	0xA84676  	BSET	TRISB2_bit, BitPos(TRISB2_bit+0)
0x067C	0x370073  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,216 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping70:
0x067E	0xAE0016  	BTSS	W11, #0
0x0680	0xA96676  	BCLR	TRISB3_bit, BitPos(TRISB3_bit+0)
0x0682	0xAF0016  	BTSC	W11, #0
0x0684	0xA86676  	BSET	TRISB3_bit, BitPos(TRISB3_bit+0)
0x0686	0x37006E  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,217 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping71:
0x0688	0xAE0016  	BTSS	W11, #0
0x068A	0xA98676  	BCLR	TRISB4_bit, BitPos(TRISB4_bit+0)
0x068C	0xAF0016  	BTSC	W11, #0
0x068E	0xA88676  	BSET	TRISB4_bit, BitPos(TRISB4_bit+0)
0x0690	0x370069  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,218 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping72:
0x0692	0xAE0016  	BTSS	W11, #0
0x0694	0xA9A676  	BCLR	TRISB5_bit, BitPos(TRISB5_bit+0)
0x0696	0xAF0016  	BTSC	W11, #0
0x0698	0xA8A676  	BSET	TRISB5_bit, BitPos(TRISB5_bit+0)
0x069A	0x370064  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,219 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping73:
0x069C	0xAE0016  	BTSS	W11, #0
0x069E	0xA9C676  	BCLR	TRISB6_bit, BitPos(TRISB6_bit+0)
0x06A0	0xAF0016  	BTSC	W11, #0
0x06A2	0xA8C676  	BSET	TRISB6_bit, BitPos(TRISB6_bit+0)
0x06A4	0x37005F  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,220 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping74:
0x06A6	0xAE0016  	BTSS	W11, #0
0x06A8	0xA9E676  	BCLR	TRISB7_bit, BitPos(TRISB7_bit+0)
0x06AA	0xAF0016  	BTSC	W11, #0
0x06AC	0xA8E676  	BSET	TRISB7_bit, BitPos(TRISB7_bit+0)
0x06AE	0x37005A  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,221 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping75:
0x06B0	0xAE0016  	BTSS	W11, #0
0x06B2	0xA90677  	BCLR	TRISB8_bit, BitPos(TRISB8_bit+0)
0x06B4	0xAF0016  	BTSC	W11, #0
0x06B6	0xA80677  	BSET	TRISB8_bit, BitPos(TRISB8_bit+0)
0x06B8	0x370055  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,222 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping76:
0x06BA	0xAE0016  	BTSS	W11, #0
0x06BC	0xA92677  	BCLR	TRISB9_bit, BitPos(TRISB9_bit+0)
0x06BE	0xAF0016  	BTSC	W11, #0
0x06C0	0xA82677  	BSET	TRISB9_bit, BitPos(TRISB9_bit+0)
0x06C2	0x370050  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,223 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping77:
0x06C4	0xAE0016  	BTSS	W11, #0
0x06C6	0xA94677  	BCLR	TRISB10_bit, BitPos(TRISB10_bit+0)
0x06C8	0xAF0016  	BTSC	W11, #0
0x06CA	0xA84677  	BSET	TRISB10_bit, BitPos(TRISB10_bit+0)
0x06CC	0x37004B  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,224 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping78:
0x06CE	0xAE0016  	BTSS	W11, #0
0x06D0	0xA96677  	BCLR	TRISB11_bit, BitPos(TRISB11_bit+0)
0x06D2	0xAF0016  	BTSC	W11, #0
0x06D4	0xA86677  	BSET	TRISB11_bit, BitPos(TRISB11_bit+0)
0x06D6	0x370046  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,225 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping79:
0x06D8	0xAE0016  	BTSS	W11, #0
0x06DA	0xA98677  	BCLR	TRISB12_bit, BitPos(TRISB12_bit+0)
0x06DC	0xAF0016  	BTSC	W11, #0
0x06DE	0xA88677  	BSET	TRISB12_bit, BitPos(TRISB12_bit+0)
0x06E0	0x370041  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,226 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping80:
0x06E2	0xAE0016  	BTSS	W11, #0
0x06E4	0xA9A677  	BCLR	TRISB13_bit, BitPos(TRISB13_bit+0)
0x06E6	0xAF0016  	BTSC	W11, #0
0x06E8	0xA8A677  	BSET	TRISB13_bit, BitPos(TRISB13_bit+0)
0x06EA	0x37003C  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,227 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping81:
0x06EC	0xAE0016  	BTSS	W11, #0
0x06EE	0xA9C677  	BCLR	TRISB14_bit, BitPos(TRISB14_bit+0)
0x06F0	0xAF0016  	BTSC	W11, #0
0x06F2	0xA8C677  	BSET	TRISB14_bit, BitPos(TRISB14_bit+0)
0x06F4	0x370037  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,228 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping82:
0x06F6	0xAE0016  	BTSS	W11, #0
0x06F8	0xA9E677  	BCLR	TRISB15_bit, BitPos(TRISB15_bit+0)
0x06FA	0xAF0016  	BTSC	W11, #0
0x06FC	0xA8E677  	BSET	TRISB15_bit, BitPos(TRISB15_bit+0)
0x06FE	0x370032  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,239 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping83:
0x0700	0xAE0016  	BTSS	W11, #0
0x0702	0xA90662  	BCLR	TRISA0_bit, BitPos(TRISA0_bit+0)
0x0704	0xAF0016  	BTSC	W11, #0
0x0706	0xA80662  	BSET	TRISA0_bit, BitPos(TRISA0_bit+0)
0x0708	0x37002D  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,240 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping84:
0x070A	0xAE0016  	BTSS	W11, #0
0x070C	0xA92662  	BCLR	TRISA1_bit, BitPos(TRISA1_bit+0)
0x070E	0xAF0016  	BTSC	W11, #0
0x0710	0xA82662  	BSET	TRISA1_bit, BitPos(TRISA1_bit+0)
0x0712	0x370028  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
;__Lib_PPS_24FJXXXGA702.c,247 :: 		
L___Lib_PPS_24FJXXXGA702__PPS_Mapping85:
0x0714	0xEF2000  	CLR	W0
0x0716	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_24FJXXXGA702.c,249 :: 		
0x0718	0x370025  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping66
L___Lib_PPS_24FJXXXGA702__PPS_Mapping65:
0x071A	0xE15460  	CP.B	W10, #0
0x071C	0x32FFA1  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping67
L___Lib_PPS_24FJXXXGA702__PPS_Mapping148:
0x071E	0xE15461  	CP.B	W10, #1
0x0720	0x32FFA4  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping68
L___Lib_PPS_24FJXXXGA702__PPS_Mapping149:
0x0722	0xE15462  	CP.B	W10, #2
0x0724	0x32FFA7  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping69
L___Lib_PPS_24FJXXXGA702__PPS_Mapping150:
0x0726	0xE15463  	CP.B	W10, #3
0x0728	0x32FFAA  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping70
L___Lib_PPS_24FJXXXGA702__PPS_Mapping151:
0x072A	0xE15464  	CP.B	W10, #4
0x072C	0x32FFAD  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping71
L___Lib_PPS_24FJXXXGA702__PPS_Mapping152:
0x072E	0xE15465  	CP.B	W10, #5
0x0730	0x32FFB0  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping72
L___Lib_PPS_24FJXXXGA702__PPS_Mapping153:
0x0732	0xE15466  	CP.B	W10, #6
0x0734	0x32FFB3  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping73
L___Lib_PPS_24FJXXXGA702__PPS_Mapping154:
0x0736	0xE15467  	CP.B	W10, #7
0x0738	0x32FFB6  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping74
L___Lib_PPS_24FJXXXGA702__PPS_Mapping155:
0x073A	0xE15468  	CP.B	W10, #8
0x073C	0x32FFB9  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping75
L___Lib_PPS_24FJXXXGA702__PPS_Mapping156:
0x073E	0xE15469  	CP.B	W10, #9
0x0740	0x32FFBC  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping76
L___Lib_PPS_24FJXXXGA702__PPS_Mapping157:
0x0742	0xE1546A  	CP.B	W10, #10
0x0744	0x32FFBF  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping77
L___Lib_PPS_24FJXXXGA702__PPS_Mapping158:
0x0746	0xE1546B  	CP.B	W10, #11
0x0748	0x32FFC2  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping78
L___Lib_PPS_24FJXXXGA702__PPS_Mapping159:
0x074A	0xE1546C  	CP.B	W10, #12
0x074C	0x32FFC5  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping79
L___Lib_PPS_24FJXXXGA702__PPS_Mapping160:
0x074E	0xE1546D  	CP.B	W10, #13
0x0750	0x32FFC8  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping80
L___Lib_PPS_24FJXXXGA702__PPS_Mapping161:
0x0752	0xE1546E  	CP.B	W10, #14
0x0754	0x32FFCB  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping81
L___Lib_PPS_24FJXXXGA702__PPS_Mapping162:
0x0756	0xE1546F  	CP.B	W10, #15
0x0758	0x32FFCE  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping82
L___Lib_PPS_24FJXXXGA702__PPS_Mapping163:
0x075A	0xE1547A  	CP.B	W10, #26
0x075C	0x32FFD1  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping83
L___Lib_PPS_24FJXXXGA702__PPS_Mapping164:
0x075E	0xE1547B  	CP.B	W10, #27
0x0760	0x32FFD4  	BRA Z	L___Lib_PPS_24FJXXXGA702__PPS_Mapping84
L___Lib_PPS_24FJXXXGA702__PPS_Mapping165:
0x0762	0x37FFD8  	BRA	L___Lib_PPS_24FJXXXGA702__PPS_Mapping85
L___Lib_PPS_24FJXXXGA702__PPS_Mapping66:
;__Lib_PPS_24FJXXXGA702.c,251 :: 		
0x0764	0x90000E  	MOV	[W14+0], W0
;__Lib_PPS_24FJXXXGA702.c,252 :: 		
L_end__PPS_Mapping:
0x0766	0xFA8000  	ULNK
0x0768	0x060000  	RETURN
; end of __Lib_PPS_24FJXXXGA702__PPS_Mapping
_Lock_IOLOCK:
0x0200	0xFA0000  	LNK	#0
;__Lib_PPS_24FJXXXGA702.c,105 :: 		
;__Lib_PPS_24FJXXXGA702.c,106 :: 		
0x0202	0x201001  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_24FJXXXGA702.c,107 :: 		
0x0204	0x200462  	MOV	#70, W2
;__Lib_PPS_24FJXXXGA702.c,108 :: 		
0x0206	0x200573  	MOV	#87, W3
;__Lib_PPS_24FJXXXGA702.c,110 :: 		
0x0208	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_24FJXXXGA702.c,111 :: 		
0x020A	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_24FJXXXGA702.c,113 :: 		
0x020C	0xA8C100  	BSET	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_24FJXXXGA702.c,114 :: 		
L_end_Lock_IOLOCK:
0x020E	0xFA8000  	ULNK
0x0210	0x060000  	RETURN
; end of _Lock_IOLOCK
_UART1_Init:
0x0834	0xFA0008  	LNK	#8
;__Lib_UART_12_p24_p33.c,145 :: 		
;__Lib_UART_12_p24_p33.c,148 :: 		
0x0836	0x203FE0  	MOV	#lo_addr(_UART1_Write), W0
0x0838	0x8844F0  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,149 :: 		
0x083A	0x207FC0  	MOV	#lo_addr(_UART1_Read), W0
0x083C	0x8844E0  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,150 :: 		
0x083E	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x0840	0x8844C0  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,151 :: 		
0x0842	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x0844	0x8844D0  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,156 :: 		
0x0846	0xEF2398  	CLR	U1MODE
;__Lib_UART_12_p24_p33.c,157 :: 		
0x0848	0x280000  	MOV	#32768, W0
0x084A	0xB7A39A  	MOV	WREG, U1STA
;__Lib_UART_12_p24_p33.c,161 :: 		
0x084C	0xA96398  	BCLR.B	U1MODE, #3
;__Lib_UART_12_p24_p33.c,162 :: 		
0x084E	0x07FF8D  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0850	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,164 :: 		
0x0852	0x203E80  	MOV	#1000, W0
0x0854	0x200001  	MOV	#0, W1
0x0856	0x07FD10  	RCALL	__Multiply_32x32
0x0858	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,166 :: 		
0x085A	0x07FF8A  	RCALL	_Get_Fosc_Per_Cyc
0x085C	0xDE0041  	LSR	W0, #1, W0
0x085E	0x400064  	ADD	W0, #4, W0
0x0860	0x780080  	MOV	W0, W1
0x0862	0x470060  	ADD	W14, #0, W0
0x0864	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init83:
0x0866	0xE90081  	DEC	W1, W1
0x0868	0x350003  	BRA LT	L__UART1_Init84
0x086A	0xD01810  	SL	[W0], [W0++]
0x086C	0xD29010  	RLC	[W0], [W0--]
0x086E	0x37FFFB  	BRA	L__UART1_Init83
L__UART1_Init84:
;__Lib_UART_12_p24_p33.c,168 :: 		
0x0870	0xBE9F82  	PUSH.D	W2
0x0872	0xBE9F8A  	PUSH.D	W10
0x0874	0xBE0002  	MOV.D	W2, W0
0x0876	0x90010E  	MOV	[W14+0], W2
0x0878	0x90019E  	MOV	[W14+2], W3
0x087A	0xEB0200  	CLR	W4
0x087C	0x07FCCA  	RCALL	__Modulus_32x32
0x087E	0xBE054F  	POP.D	W10
0x0880	0xBE014F  	POP.D	W2
0x0882	0x980720  	MOV	W0, [W14+4]
0x0884	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,169 :: 		
0x0886	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0888	0xBE0002  	MOV.D	W2, W0
0x088A	0x90010E  	MOV	[W14+0], W2
0x088C	0x90019E  	MOV	[W14+2], W3
0x088E	0xEB0200  	CLR	W4
0x0890	0x07FD8D  	RCALL	__Divide_32x32
0x0892	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0894	0x780180  	MOV	W0, W3
0x0896	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,171 :: 		
0x0898	0x470060  	ADD	W14, #0, W0
0x089A	0xD10150  	LSR	[++W0], W2
0x089C	0xD380C0  	RRC	[--W0], W1
0x089E	0x470064  	ADD	W14, #4, W0
0x08A0	0xE10830  	CP	W1, [W0++]
0x08A2	0xE19020  	CPB	W2, [W0--]
0x08A4	0x310007  	BRA GEU	L__UART1_Init62
L__UART1_Init85:
;__Lib_UART_12_p24_p33.c,172 :: 		
0x08A6	0x418061  	ADD	W3, #1, W0
0x08A8	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x08AA	0x780280  	MOV	W0, W5
0x08AC	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x08AE	0x780105  	MOV	W5, W2
0x08B0	0x780186  	MOV	W6, W3
0x08B2	0x370002  	BRA	L_UART1_Init13
L__UART1_Init62:
;__Lib_UART_12_p24_p33.c,171 :: 		
0x08B4	0x780103  	MOV	W3, W2
0x08B6	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,172 :: 		
L_UART1_Init13:
;__Lib_UART_12_p24_p33.c,175 :: 		
; tmp start address is: 4 (W2)
0x08B8	0x718002  	IOR	W3, W2, W0
0x08BA	0x3A0033  	BRA NZ	L__UART1_Init64
L__UART1_Init86:
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,177 :: 		
0x08BC	0x07FF56  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x08BE	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,179 :: 		
0x08C0	0x203E80  	MOV	#1000, W0
0x08C2	0x200001  	MOV	#0, W1
0x08C4	0x07FCD9  	RCALL	__Multiply_32x32
0x08C6	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,181 :: 		
0x08C8	0x07FF53  	RCALL	_Get_Fosc_Per_Cyc
0x08CA	0xDE0041  	LSR	W0, #1, W0
0x08CC	0xECA000  	INC2	W0
0x08CE	0x780080  	MOV	W0, W1
0x08D0	0x470060  	ADD	W14, #0, W0
0x08D2	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init87:
0x08D4	0xE90081  	DEC	W1, W1
0x08D6	0x350003  	BRA LT	L__UART1_Init88
0x08D8	0xD01810  	SL	[W0], [W0++]
0x08DA	0xD29010  	RLC	[W0], [W0--]
0x08DC	0x37FFFB  	BRA	L__UART1_Init87
L__UART1_Init88:
;__Lib_UART_12_p24_p33.c,183 :: 		
0x08DE	0xBE9F82  	PUSH.D	W2
0x08E0	0xBE0002  	MOV.D	W2, W0
0x08E2	0x90010E  	MOV	[W14+0], W2
0x08E4	0x90019E  	MOV	[W14+2], W3
0x08E6	0xEB0200  	CLR	W4
0x08E8	0x07FC94  	RCALL	__Modulus_32x32
0x08EA	0xBE014F  	POP.D	W2
0x08EC	0x980720  	MOV	W0, [W14+4]
0x08EE	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,184 :: 		
0x08F0	0xBE0002  	MOV.D	W2, W0
0x08F2	0x90010E  	MOV	[W14+0], W2
0x08F4	0x90019E  	MOV	[W14+2], W3
0x08F6	0xEB0200  	CLR	W4
0x08F8	0x07FD59  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x08FA	0x780180  	MOV	W0, W3
0x08FC	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,186 :: 		
0x08FE	0x470060  	ADD	W14, #0, W0
0x0900	0xD10150  	LSR	[++W0], W2
0x0902	0xD380C0  	RRC	[--W0], W1
0x0904	0x470064  	ADD	W14, #4, W0
0x0906	0xE10830  	CP	W1, [W0++]
0x0908	0xE19020  	CPB	W2, [W0--]
0x090A	0x310007  	BRA GEU	L__UART1_Init63
L__UART1_Init89:
;__Lib_UART_12_p24_p33.c,187 :: 		
0x090C	0x418061  	ADD	W3, #1, W0
0x090E	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0910	0x780280  	MOV	W0, W5
0x0912	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0914	0x780105  	MOV	W5, W2
0x0916	0x780186  	MOV	W6, W3
0x0918	0x370002  	BRA	L_UART1_Init15
L__UART1_Init63:
;__Lib_UART_12_p24_p33.c,186 :: 		
0x091A	0x780103  	MOV	W3, W2
0x091C	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,187 :: 		
L_UART1_Init15:
;__Lib_UART_12_p24_p33.c,189 :: 		
; tmp start address is: 4 (W2)
0x091E	0xA86398  	BSET.B	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,190 :: 		
0x0920	0x370000  	BRA	L_UART1_Init14
L__UART1_Init64:
;__Lib_UART_12_p24_p33.c,175 :: 		
;__Lib_UART_12_p24_p33.c,190 :: 		
L_UART1_Init14:
;__Lib_UART_12_p24_p33.c,192 :: 		
; tmp start address is: 4 (W2)
0x0922	0x510061  	SUB	W2, #1, W0
0x0924	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0926	0x881D00  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,195 :: 		
0x0928	0xA9239A  	BCLR.B	U1STA, #1
;__Lib_UART_12_p24_p33.c,197 :: 		
0x092A	0xA8E399  	BSET	U1MODE, #15
;__Lib_UART_12_p24_p33.c,198 :: 		
0x092C	0xA8439B  	BSET	U1STA, #10
;__Lib_UART_12_p24_p33.c,200 :: 		
0x092E	0x07FC9D  	RCALL	_Delay_100ms
0x0930	0x07FC9C  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,202 :: 		
L_end_UART1_Init:
0x0932	0xFA8000  	ULNK
0x0934	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x076A	0x21F400  	MOV	#8000, W0
0x076C	0x200001  	MOV	#0, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x076E	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x0770	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x0772	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x026A	0x200038  	MOV	#3, W8
0x026C	0x208D57  	MOV	#2261, W7
L_Delay_100ms31:
0x026E	0xED200E  	DEC	W7
0x0270	0x3AFFFE  	BRA NZ	L_Delay_100ms31
0x0272	0xED2010  	DEC	W8
0x0274	0x3AFFFC  	BRA NZ	L_Delay_100ms31
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x0276	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x0278	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x027A	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x027C	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x027E	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x0280	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x0282	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x0284	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x0286	0xFA8000  	ULNK
0x0288	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0212	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0214	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0216	0x000000040266  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x021A	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x021C	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x021E	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x0220	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x0222	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x0224	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0226	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x0228	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x022A	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x022C	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x022E	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x0230	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x0232	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x0234	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0236	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x0238	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x023A	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x023C	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x023E	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x0240	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x0242	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x0244	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x0246	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x0248	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x024A	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x024C	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x024E	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x0250	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x0252	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x0254	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x0256	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x0258	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x025A	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x025C	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x025E	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x0260	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x0262	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x0264	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0266	0xFA8000  	ULNK
0x0268	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x03AC	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x03AE	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x03B0	0x0000000403FA  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x03B4	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x03B6	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x03B8	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x03BA	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x03BC	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x03BE	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x03C0	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x03C2	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x03C4	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x03C6	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x03C8	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x03CA	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x03CC	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x03CE	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x03D0	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x03D2	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x03D4	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x03D6	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x03D8	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x03DA	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x03DC	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x03DE	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x03E0	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x03E2	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x03E4	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x03E6	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x03E8	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x03EA	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x03EC	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x03EE	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x03F0	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x03F2	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x03F4	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x03F6	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x03F8	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x03FA	0xFA8000  	ULNK
0x03FC	0x060000  	RETURN
; end of __Divide_32x32
_UART1_Write_Text:
0x0936	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,76 :: 		
;__Lib_UART_12_p24_p33.c,77 :: 		
; counter start address is: 2 (W1)
0x0938	0xEF2002  	CLR	W1
;__Lib_UART_12_p24_p33.c,79 :: 		
; data_ start address is: 0 (W0)
0x093A	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,80 :: 		
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x093C	0xE10460  	CP.B	W0, #0
0x093E	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text71:
;__Lib_UART_12_p24_p33.c,81 :: 		
0x0940	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x0942	0xFB8500  	ZE	W0, W10
0x0944	0x07FD5C  	RCALL	_UART1_Write
0x0946	0x78054F  	POP	W10
;__Lib_UART_12_p24_p33.c,82 :: 		
0x0948	0x40C061  	ADD.B	W1, #1, W0
0x094A	0x784080  	MOV.B	W0, W1
;__Lib_UART_12_p24_p33.c,83 :: 		
0x094C	0xFB8000  	ZE	W0, W0
0x094E	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x0950	0x784010  	MOV.B	[W0], W0
;__Lib_UART_12_p24_p33.c,84 :: 		
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x0952	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
;__Lib_UART_12_p24_p33.c,85 :: 		
L_end_UART1_Write_Text:
0x0954	0xFA8000  	ULNK
0x0956	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x03FE	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,70 :: 		
;__Lib_UART_12_p24_p33.c,71 :: 		
L_UART1_Write0:
0x0400	0xAF039B  	BTSC	U1STA, #8
0x0402	0x370001  	BRA	L_UART1_Write1
0x0404	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_12_p24_p33.c,72 :: 		
0x0406	0x881CEA  	MOV	W10, U1TXREG
;__Lib_UART_12_p24_p33.c,73 :: 		
L_end_UART1_Write:
0x0408	0xFA8000  	ULNK
0x040A	0x060000  	RETURN
; end of _UART1_Write
_kalibracija:
;MyProject.c,54 :: 		void kalibracija(){
;MyProject.c,55 :: 		LATB.F6 = 1;
0x0958	0x781F8A  	PUSH	W10
0x095A	0x781F8B  	PUSH	W11
0x095C	0x781F8C  	PUSH	W12
0x095E	0xA8C67A  	BSET.B	LATB, #6
;MyProject.c,56 :: 		LATB.F7 = 0;
0x0960	0xA9E67A  	BCLR.B	LATB, #7
;MyProject.c,57 :: 		LATB.F8 = 0;
0x0962	0xA9067B  	BCLR	LATB, #8
;MyProject.c,58 :: 		while(PORTB.F5 != 1){
L_kalibracija12:
0x0964	0xAFA678  	BTSC	PORTB, #5
0x0966	0x370031  	BRA	L_kalibracija13
;MyProject.c,59 :: 		LATB.F13 = lookup[indexes[4]][0];
0x0968	0x804050  	MOV	_indexes+8, W0
0x096A	0xDD00C3  	SL	W0, #3, W1
0x096C	0x28D4A0  	MOV	#lo_addr(_lookup), W0
0x096E	0x400101  	ADD	W0, W1, W2
0x0970	0x202000  	MOV	#512, W0
0x0972	0xB7A032  	MOV	WREG, DSRPAG
0x0974	0x780012  	MOV	[W2], W0
0x0976	0xAE0000  	BTSS	W0, #0
0x0978	0xA9A67B  	BCLR	LATB, #13
0x097A	0xAF0000  	BTSC	W0, #0
0x097C	0xA8A67B  	BSET	LATB, #13
;MyProject.c,60 :: 		LATB.F12 = lookup[indexes[4]][1];
0x097E	0x4100E2  	ADD	W2, #2, W1
0x0980	0x202000  	MOV	#512, W0
0x0982	0xB7A032  	MOV	WREG, DSRPAG
0x0984	0x780011  	MOV	[W1], W0
0x0986	0xAE0000  	BTSS	W0, #0
0x0988	0xA9867B  	BCLR	LATB, #12
0x098A	0xAF0000  	BTSC	W0, #0
0x098C	0xA8867B  	BSET	LATB, #12
;MyProject.c,61 :: 		LATB.F11 = lookup[indexes[4]][2];
0x098E	0x4100E4  	ADD	W2, #4, W1
0x0990	0x202000  	MOV	#512, W0
0x0992	0xB7A032  	MOV	WREG, DSRPAG
0x0994	0x780011  	MOV	[W1], W0
0x0996	0xAE0000  	BTSS	W0, #0
0x0998	0xA9667B  	BCLR	LATB, #11
0x099A	0xAF0000  	BTSC	W0, #0
0x099C	0xA8667B  	BSET	LATB, #11
;MyProject.c,62 :: 		LATB.F10 = lookup[indexes[4]][3];
0x099E	0x4100E6  	ADD	W2, #6, W1
0x09A0	0x202000  	MOV	#512, W0
0x09A2	0xB7A032  	MOV	WREG, DSRPAG
0x09A4	0x780011  	MOV	[W1], W0
0x09A6	0xAE0000  	BTSS	W0, #0
0x09A8	0xA9467B  	BCLR	LATB, #10
0x09AA	0xAF0000  	BTSC	W0, #0
0x09AC	0xA8467B  	BSET	LATB, #10
;MyProject.c,63 :: 		Delay_us(pauza);
0x09AE	0x205BA7  	MOV	#1466, W7
L_kalibracija14:
0x09B0	0xED200E  	DEC	W7
0x09B2	0x3AFFFE  	BRA NZ	L_kalibracija14
0x09B4	0x000000  	NOP
0x09B6	0x000000  	NOP
;MyProject.c,64 :: 		indexes[4]--;
0x09B8	0x200011  	MOV	#1, W1
0x09BA	0x2080A0  	MOV	#lo_addr(_indexes+8), W0
0x09BC	0x108810  	SUBR	W1, [W0], [W0]
;MyProject.c,65 :: 		if (indexes[4] < 0)
0x09BE	0x804050  	MOV	_indexes+8, W0
0x09C0	0xE10060  	CP	W0, #0
0x09C2	0x3D0002  	BRA GE	L_kalibracija16
L__kalibracija71:
;MyProject.c,66 :: 		indexes[4] = 7;
0x09C4	0x200070  	MOV	#7, W0
0x09C6	0x884050  	MOV	W0, _indexes+8
L_kalibracija16:
;MyProject.c,67 :: 		}
0x09C8	0x37FFCD  	BRA	L_kalibracija12
L_kalibracija13:
;MyProject.c,68 :: 		LATB.F13 = 0;
0x09CA	0xA9A67B  	BCLR	LATB, #13
;MyProject.c,69 :: 		LATB.F12 = 0;
0x09CC	0xA9867B  	BCLR	LATB, #12
;MyProject.c,70 :: 		LATB.F11 = 0;
0x09CE	0xA9667B  	BCLR	LATB, #11
;MyProject.c,71 :: 		LATB.F10 = 0;
0x09D0	0xA9467B  	BCLR	LATB, #10
;MyProject.c,72 :: 		LATB.F6 = 0;
0x09D2	0xA9C67A  	BCLR.B	LATB, #6
;MyProject.c,73 :: 		LATB.F7 = 0;
0x09D4	0xA9E67A  	BCLR.B	LATB, #7
;MyProject.c,74 :: 		LATB.F8 = 1;
0x09D6	0xA8067B  	BSET	LATB, #8
;MyProject.c,75 :: 		while(PORTB.F15 != 1){
L_kalibracija17:
0x09D8	0xAFE679  	BTSC	PORTB, #15
0x09DA	0x370031  	BRA	L_kalibracija18
;MyProject.c,76 :: 		LATB.F13 = lookup[indexes[1]][0];
0x09DC	0x804020  	MOV	_indexes+2, W0
0x09DE	0xDD00C3  	SL	W0, #3, W1
0x09E0	0x28D4A0  	MOV	#lo_addr(_lookup), W0
0x09E2	0x400101  	ADD	W0, W1, W2
0x09E4	0x202000  	MOV	#512, W0
0x09E6	0xB7A032  	MOV	WREG, DSRPAG
0x09E8	0x780012  	MOV	[W2], W0
0x09EA	0xAE0000  	BTSS	W0, #0
0x09EC	0xA9A67B  	BCLR	LATB, #13
0x09EE	0xAF0000  	BTSC	W0, #0
0x09F0	0xA8A67B  	BSET	LATB, #13
;MyProject.c,77 :: 		LATB.F12 = lookup[indexes[1]][1];
0x09F2	0x4100E2  	ADD	W2, #2, W1
0x09F4	0x202000  	MOV	#512, W0
0x09F6	0xB7A032  	MOV	WREG, DSRPAG
0x09F8	0x780011  	MOV	[W1], W0
0x09FA	0xAE0000  	BTSS	W0, #0
0x09FC	0xA9867B  	BCLR	LATB, #12
0x09FE	0xAF0000  	BTSC	W0, #0
0x0A00	0xA8867B  	BSET	LATB, #12
;MyProject.c,78 :: 		LATB.F11 = lookup[indexes[1]][2];
0x0A02	0x4100E4  	ADD	W2, #4, W1
0x0A04	0x202000  	MOV	#512, W0
0x0A06	0xB7A032  	MOV	WREG, DSRPAG
0x0A08	0x780011  	MOV	[W1], W0
0x0A0A	0xAE0000  	BTSS	W0, #0
0x0A0C	0xA9667B  	BCLR	LATB, #11
0x0A0E	0xAF0000  	BTSC	W0, #0
0x0A10	0xA8667B  	BSET	LATB, #11
;MyProject.c,79 :: 		LATB.F10 = lookup[indexes[1]][3];
0x0A12	0x4100E6  	ADD	W2, #6, W1
0x0A14	0x202000  	MOV	#512, W0
0x0A16	0xB7A032  	MOV	WREG, DSRPAG
0x0A18	0x780011  	MOV	[W1], W0
0x0A1A	0xAE0000  	BTSS	W0, #0
0x0A1C	0xA9467B  	BCLR	LATB, #10
0x0A1E	0xAF0000  	BTSC	W0, #0
0x0A20	0xA8467B  	BSET	LATB, #10
;MyProject.c,80 :: 		Delay_us(pauza);
0x0A22	0x205BA7  	MOV	#1466, W7
L_kalibracija19:
0x0A24	0xED200E  	DEC	W7
0x0A26	0x3AFFFE  	BRA NZ	L_kalibracija19
0x0A28	0x000000  	NOP
0x0A2A	0x000000  	NOP
;MyProject.c,81 :: 		indexes[1]--;
0x0A2C	0x200011  	MOV	#1, W1
0x0A2E	0x208040  	MOV	#lo_addr(_indexes+2), W0
0x0A30	0x108810  	SUBR	W1, [W0], [W0]
;MyProject.c,82 :: 		if (indexes[1] < 0)
0x0A32	0x804020  	MOV	_indexes+2, W0
0x0A34	0xE10060  	CP	W0, #0
0x0A36	0x3D0002  	BRA GE	L_kalibracija21
L__kalibracija72:
;MyProject.c,83 :: 		indexes[1] = 7;
0x0A38	0x200070  	MOV	#7, W0
0x0A3A	0x884020  	MOV	W0, _indexes+2
L_kalibracija21:
;MyProject.c,84 :: 		}
0x0A3C	0x37FFCD  	BRA	L_kalibracija17
L_kalibracija18:
;MyProject.c,85 :: 		LATB.F13 = 0;
0x0A3E	0xA9A67B  	BCLR	LATB, #13
;MyProject.c,86 :: 		LATB.F12 = 0;
0x0A40	0xA9867B  	BCLR	LATB, #12
;MyProject.c,87 :: 		LATB.F11 = 0;
0x0A42	0xA9667B  	BCLR	LATB, #11
;MyProject.c,88 :: 		LATB.F10 = 0;
0x0A44	0xA9467B  	BCLR	LATB, #10
;MyProject.c,89 :: 		step_code[0] = 1;
0x0A46	0x208121  	MOV	#lo_addr(_step_code), W1
0x0A48	0xB3C010  	MOV.B	#1, W0
0x0A4A	0x784880  	MOV.B	W0, [W1]
;MyProject.c,90 :: 		step_code[1] = 0;
0x0A4C	0x208131  	MOV	#lo_addr(_step_code+1), W1
0x0A4E	0xEF2000  	CLR	W0
0x0A50	0x784880  	MOV.B	W0, [W1]
;MyProject.c,91 :: 		step_code[2] = 0;
0x0A52	0x208141  	MOV	#lo_addr(_step_code+2), W1
0x0A54	0xEF2000  	CLR	W0
0x0A56	0x784880  	MOV.B	W0, [W1]
;MyProject.c,92 :: 		rotiraj(3000, step_code, 1);
0x0A58	0x20001C  	MOV	#1, W12
0x0A5A	0x20812B  	MOV	#lo_addr(_step_code), W11
0x0A5C	0x20BB8A  	MOV	#3000, W10
0x0A5E	0x07FC15  	RCALL	MyProject_rotiraj
;MyProject.c,93 :: 		}
L_end_kalibracija:
0x0A60	0x78064F  	POP	W12
0x0A62	0x7805CF  	POP	W11
0x0A64	0x78054F  	POP	W10
0x0A66	0x060000  	RETURN
; end of _kalibracija
MyProject_rotiraj:
;MyProject.c,14 :: 		static inline void rotiraj(int korak, char s[], int left_right){ // left_right = 1 - lijevo, left_right = -1 - desno
;MyProject.c,15 :: 		i = 4*s[2] + 2*s[1] + s[0];
0x028A	0x458262  	ADD	W11, #2, W4
0x028C	0x784014  	MOV.B	[W4], W0
0x028E	0xFB8000  	ZE	W0, W0
0x0290	0xDD00C2  	SL	W0, #2, W1
0x0292	0x4581E1  	ADD	W11, #1, W3
0x0294	0x784013  	MOV.B	[W3], W0
0x0296	0xFB8000  	ZE	W0, W0
0x0298	0xDD0041  	SL	W0, #1, W0
0x029A	0x408100  	ADD	W1, W0, W2
0x029C	0xFB809B  	ZE	[W11], W1
0x029E	0x208000  	MOV	#lo_addr(_i), W0
0x02A0	0x410801  	ADD	W2, W1, [W0]
;MyProject.c,16 :: 		LATB.F6 = s[2];
0x02A2	0x784014  	MOV.B	[W4], W0
0x02A4	0xAE0000  	BTSS	W0, #0
0x02A6	0xA9C67A  	BCLR.B	LATB, #6
0x02A8	0xAF0000  	BTSC	W0, #0
0x02AA	0xA8C67A  	BSET.B	LATB, #6
;MyProject.c,17 :: 		LATB.F7 = s[1];
0x02AC	0x784013  	MOV.B	[W3], W0
0x02AE	0xAE0000  	BTSS	W0, #0
0x02B0	0xA9E67A  	BCLR.B	LATB, #7
0x02B2	0xAF0000  	BTSC	W0, #0
0x02B4	0xA8E67A  	BSET.B	LATB, #7
;MyProject.c,18 :: 		LATB.F8 = s[0];
0x02B6	0x78401B  	MOV.B	[W11], W0
0x02B8	0xAE0000  	BTSS	W0, #0
0x02BA	0xA9067B  	BCLR	LATB, #8
0x02BC	0xAF0000  	BTSC	W0, #0
0x02BE	0xA8067B  	BSET	LATB, #8
;MyProject.c,19 :: 		while(korak != 0){
L_MyProject_rotiraj0:
0x02C0	0xE15060  	CP	W10, #0
0x02C2	0x32005F  	BRA Z	L_MyProject_rotiraj1
L_MyProject_rotiraj63:
;MyProject.c,20 :: 		LATB.F13 = lookup[indexes[i]][0];
0x02C4	0x804000  	MOV	_i, W0
0x02C6	0xDD00C1  	SL	W0, #1, W1
0x02C8	0x208020  	MOV	#lo_addr(_indexes), W0
0x02CA	0x400101  	ADD	W0, W1, W2
0x02CC	0x780012  	MOV	[W2], W0
0x02CE	0xDD00C3  	SL	W0, #3, W1
0x02D0	0x28D4A0  	MOV	#lo_addr(_lookup), W0
0x02D2	0x400081  	ADD	W0, W1, W1
0x02D4	0x202000  	MOV	#512, W0
0x02D6	0xB7A032  	MOV	WREG, DSRPAG
0x02D8	0x780011  	MOV	[W1], W0
0x02DA	0xAE0000  	BTSS	W0, #0
0x02DC	0xA9A67B  	BCLR	LATB, #13
0x02DE	0xAF0000  	BTSC	W0, #0
0x02E0	0xA8A67B  	BSET	LATB, #13
;MyProject.c,21 :: 		LATB.F12 = lookup[indexes[i]][1];
0x02E2	0x780012  	MOV	[W2], W0
0x02E4	0xDD00C3  	SL	W0, #3, W1
0x02E6	0x28D4A0  	MOV	#lo_addr(_lookup), W0
0x02E8	0x400001  	ADD	W0, W1, W0
0x02EA	0x4000E2  	ADD	W0, #2, W1
0x02EC	0x202000  	MOV	#512, W0
0x02EE	0xB7A032  	MOV	WREG, DSRPAG
0x02F0	0x780011  	MOV	[W1], W0
0x02F2	0xAE0000  	BTSS	W0, #0
0x02F4	0xA9867B  	BCLR	LATB, #12
0x02F6	0xAF0000  	BTSC	W0, #0
0x02F8	0xA8867B  	BSET	LATB, #12
;MyProject.c,22 :: 		LATB.F11 = lookup[indexes[i]][2];
0x02FA	0x780012  	MOV	[W2], W0
0x02FC	0xDD00C3  	SL	W0, #3, W1
0x02FE	0x28D4A0  	MOV	#lo_addr(_lookup), W0
0x0300	0x400001  	ADD	W0, W1, W0
0x0302	0x4000E4  	ADD	W0, #4, W1
0x0304	0x202000  	MOV	#512, W0
0x0306	0xB7A032  	MOV	WREG, DSRPAG
0x0308	0x780011  	MOV	[W1], W0
0x030A	0xAE0000  	BTSS	W0, #0
0x030C	0xA9667B  	BCLR	LATB, #11
0x030E	0xAF0000  	BTSC	W0, #0
0x0310	0xA8667B  	BSET	LATB, #11
;MyProject.c,23 :: 		LATB.F10 = lookup[indexes[i]][3];
0x0312	0x780012  	MOV	[W2], W0
0x0314	0xDD00C3  	SL	W0, #3, W1
0x0316	0x28D4A0  	MOV	#lo_addr(_lookup), W0
0x0318	0x400001  	ADD	W0, W1, W0
0x031A	0x4000E6  	ADD	W0, #6, W1
0x031C	0x202000  	MOV	#512, W0
0x031E	0xB7A032  	MOV	WREG, DSRPAG
0x0320	0x780011  	MOV	[W1], W0
0x0322	0xAE0000  	BTSS	W0, #0
0x0324	0xA9467B  	BCLR	LATB, #10
0x0326	0xAF0000  	BTSC	W0, #0
0x0328	0xA8467B  	BSET	LATB, #10
;MyProject.c,24 :: 		Delay_us(pauza);
0x032A	0x205BA7  	MOV	#1466, W7
L_MyProject_rotiraj2:
0x032C	0xED200E  	DEC	W7
0x032E	0x3AFFFE  	BRA NZ	L_MyProject_rotiraj2
0x0330	0x000000  	NOP
0x0332	0x000000  	NOP
;MyProject.c,25 :: 		korak--;
0x0334	0x550061  	SUB	W10, #1, W0
0x0336	0x780500  	MOV	W0, W10
;MyProject.c,26 :: 		indexes[i] += left_right;
0x0338	0x804000  	MOV	_i, W0
0x033A	0xDD00C1  	SL	W0, #1, W1
0x033C	0x208020  	MOV	#lo_addr(_indexes), W0
0x033E	0x400001  	ADD	W0, W1, W0
0x0340	0x460810  	ADD	W12, [W0], [W0]
;MyProject.c,27 :: 		if (indexes[i] >= 8 && left_right == 1)
0x0342	0x804000  	MOV	_i, W0
0x0344	0xDD00C1  	SL	W0, #1, W1
0x0346	0x208020  	MOV	#lo_addr(_indexes), W0
0x0348	0x400001  	ADD	W0, W1, W0
0x034A	0x780010  	MOV	[W0], W0
0x034C	0xE10068  	CP	W0, #8
0x034E	0x350008  	BRA LT	L_MyProject_rotiraj53
L_MyProject_rotiraj64:
0x0350	0xE16061  	CP	W12, #1
0x0352	0x3A0006  	BRA NZ	L_MyProject_rotiraj52
L_MyProject_rotiraj65:
L_MyProject_rotiraj51:
;MyProject.c,28 :: 		indexes[i] = 0;
0x0354	0x804000  	MOV	_i, W0
0x0356	0xDD00C1  	SL	W0, #1, W1
0x0358	0x208020  	MOV	#lo_addr(_indexes), W0
0x035A	0x400081  	ADD	W0, W1, W1
0x035C	0xEF2000  	CLR	W0
0x035E	0x780880  	MOV	W0, [W1]
;MyProject.c,27 :: 		if (indexes[i] >= 8 && left_right == 1)
L_MyProject_rotiraj53:
L_MyProject_rotiraj52:
;MyProject.c,29 :: 		if (indexes[i] < 0  && left_right == -1)
0x0360	0x804000  	MOV	_i, W0
0x0362	0xDD00C1  	SL	W0, #1, W1
0x0364	0x208020  	MOV	#lo_addr(_indexes), W0
0x0366	0x400001  	ADD	W0, W1, W0
0x0368	0x780010  	MOV	[W0], W0
0x036A	0xE10060  	CP	W0, #0
0x036C	0x3D0009  	BRA GE	L_MyProject_rotiraj55
L_MyProject_rotiraj66:
0x036E	0x2FFFF0  	MOV	#65535, W0
0x0370	0xE16000  	CP	W12, W0
0x0372	0x3A0006  	BRA NZ	L_MyProject_rotiraj54
L_MyProject_rotiraj67:
L_MyProject_rotiraj50:
;MyProject.c,30 :: 		indexes[i] = 7;
0x0374	0x804000  	MOV	_i, W0
0x0376	0xDD00C1  	SL	W0, #1, W1
0x0378	0x208020  	MOV	#lo_addr(_indexes), W0
0x037A	0x400081  	ADD	W0, W1, W1
0x037C	0x200070  	MOV	#7, W0
0x037E	0x780880  	MOV	W0, [W1]
;MyProject.c,29 :: 		if (indexes[i] < 0  && left_right == -1)
L_MyProject_rotiraj55:
L_MyProject_rotiraj54:
;MyProject.c,31 :: 		}
0x0380	0x37FF9F  	BRA	L_MyProject_rotiraj0
L_MyProject_rotiraj1:
;MyProject.c,32 :: 		LATB.F13 = 0;
0x0382	0xA9A67B  	BCLR	LATB, #13
;MyProject.c,33 :: 		LATB.F12 = 0;
0x0384	0xA9867B  	BCLR	LATB, #12
;MyProject.c,34 :: 		LATB.F11 = 0;
0x0386	0xA9667B  	BCLR	LATB, #11
;MyProject.c,35 :: 		LATB.F10 = 0;
0x0388	0xA9467B  	BCLR	LATB, #10
;MyProject.c,36 :: 		LATB.F6 = 1;
0x038A	0xA8C67A  	BSET.B	LATB, #6
;MyProject.c,37 :: 		LATB.F7 = 1;
0x038C	0xA8E67A  	BSET.B	LATB, #7
;MyProject.c,38 :: 		LATB.F8 = 1;
0x038E	0xA8067B  	BSET	LATB, #8
;MyProject.c,39 :: 		}
L_end_rotiraj:
0x0390	0x060000  	RETURN
; end of MyProject_rotiraj
_strcmp:
0x07DA	0xFA0000  	LNK	#0
;__Lib_CString.c,122 :: 		
;__Lib_CString.c,124 :: 		
L_strcmp30:
0x07DC	0xE0041A  	CP0.B	[W10]
0x07DE	0x320008  	BRA Z	L__strcmp88
L__strcmp130:
0x07E0	0x78401A  	MOV.B	[W10], W0
0x07E2	0xE1041B  	CP.B	W0, [W11]
0x07E4	0x3A0005  	BRA NZ	L__strcmp87
L__strcmp131:
L__strcmp86:
;__Lib_CString.c,125 :: 		
0x07E6	0x450061  	ADD	W10, #1, W0
0x07E8	0x780500  	MOV	W0, W10
0x07EA	0x458061  	ADD	W11, #1, W0
0x07EC	0x780580  	MOV	W0, W11
0x07EE	0x37FFF6  	BRA	L_strcmp30
;__Lib_CString.c,124 :: 		
L__strcmp88:
L__strcmp87:
;__Lib_CString.c,127 :: 		
0x07F0	0x78401B  	MOV.B	[W11], W0
0x07F2	0xFB809A  	ZE	[W10], W1
0x07F4	0xFB8000  	ZE	W0, W0
0x07F6	0x508000  	SUB	W1, W0, W0
;__Lib_CString.c,128 :: 		
L_end_strcmp:
0x07F8	0xFA8000  	ULNK
0x07FA	0x060000  	RETURN
; end of _strcmp
_atoi:
0x0774	0xFA0000  	LNK	#0
;__Lib_CStdlib.c,181 :: 		
;__Lib_CStdlib.c,186 :: 		
___atoi_skipws_atoi:
;__Lib_CStdlib.c,187 :: 		
; c start address is: 4 (W2)
0x0776	0xFB811A  	ZE	[W10], W2
;__Lib_CStdlib.c,188 :: 		
0x0778	0x200200  	MOV	#32, W0
0x077A	0xE11000  	CP	W2, W0
0x077C	0x320003  	BRA Z	L__atoi99
L__atoi136:
0x077E	0xE11069  	CP	W2, #9
0x0780	0x320001  	BRA Z	L__atoi98
L__atoi137:
0x0782	0x370003  	BRA	L_atoi55
L__atoi99:
L__atoi98:
;__Lib_CStdlib.c,189 :: 		
0x0784	0x450061  	ADD	W10, #1, W0
0x0786	0x780500  	MOV	W0, W10
;__Lib_CStdlib.c,190 :: 		
0x0788	0x37FFF6  	BRA	___atoi_skipws_atoi
;__Lib_CStdlib.c,191 :: 		
L_atoi55:
;__Lib_CStdlib.c,192 :: 		
; a start address is: 2 (W1)
0x078A	0xEF2002  	CLR	W1
;__Lib_CStdlib.c,193 :: 		
; sign start address is: 6 (W3)
0x078C	0xEF2006  	CLR	W3
;__Lib_CStdlib.c,194 :: 		
0x078E	0x2002D0  	MOV	#45, W0
0x0790	0xE11000  	CP	W2, W0
0x0792	0x3A0005  	BRA NZ	L_atoi56
L__atoi138:
; c end address is: 4 (W2)
;__Lib_CStdlib.c,195 :: 		
; sign start address is: 4 (W2)
0x0794	0x418161  	ADD	W3, #1, W2
; sign end address is: 6 (W3)
;__Lib_CStdlib.c,196 :: 		
0x0796	0x450061  	ADD	W10, #1, W0
0x0798	0x780500  	MOV	W0, W10
;__Lib_CStdlib.c,197 :: 		
0x079A	0x780002  	MOV	W2, W0
; sign end address is: 4 (W2)
0x079C	0x370006  	BRA	L_atoi57
L_atoi56:
;__Lib_CStdlib.c,199 :: 		
; sign start address is: 6 (W3)
; c start address is: 4 (W2)
0x079E	0x2002B0  	MOV	#43, W0
0x07A0	0xE11000  	CP	W2, W0
0x07A2	0x3A0002  	BRA NZ	L_atoi58
L__atoi139:
; c end address is: 4 (W2)
;__Lib_CStdlib.c,200 :: 		
0x07A4	0x450061  	ADD	W10, #1, W0
0x07A6	0x780500  	MOV	W0, W10
L_atoi58:
0x07A8	0x780003  	MOV	W3, W0
L_atoi57:
; sign end address is: 6 (W3)
;__Lib_CStdlib.c,201 :: 		
; sign start address is: 0 (W0)
0x07AA	0x780281  	MOV	W1, W5
; a end address is: 2 (W1)
; sign end address is: 0 (W0)
0x07AC	0x780080  	MOV	W0, W1
___atoi_conv_atoi:
;__Lib_CStdlib.c,202 :: 		
; sign start address is: 2 (W1)
; a start address is: 10 (W5)
; c start address is: 8 (W4)
0x07AE	0xFB821A  	ZE	[W10], W4
;__Lib_CStdlib.c,203 :: 		
0x07B0	0x781F8A  	PUSH	W10
0x07B2	0x784504  	MOV.B	W4, W10
0x07B4	0x07FDEE  	RCALL	_isdigit
0x07B6	0x78054F  	POP	W10
0x07B8	0xE20000  	CP0	W0
0x07BA	0x320008  	BRA Z	L_atoi59
L__atoi140:
;__Lib_CStdlib.c,204 :: 		
0x07BC	0x2000A0  	MOV	#10, W0
0x07BE	0xB9A900  	MUL.SS	W5, W0, W2
; a end address is: 10 (W5)
0x07C0	0x200300  	MOV	#48, W0
0x07C2	0x520000  	SUB	W4, W0, W0
; a start address is: 10 (W5)
0x07C4	0x410280  	ADD	W2, W0, W5
;__Lib_CStdlib.c,205 :: 		
0x07C6	0x450061  	ADD	W10, #1, W0
0x07C8	0x780500  	MOV	W0, W10
;__Lib_CStdlib.c,206 :: 		
; c end address is: 8 (W4)
0x07CA	0x37FFF1  	BRA	___atoi_conv_atoi
;__Lib_CStdlib.c,207 :: 		
L_atoi59:
;__Lib_CStdlib.c,208 :: 		
0x07CC	0xE20002  	CP0	W1
0x07CE	0x320002  	BRA Z	L_atoi60
L__atoi141:
; sign end address is: 2 (W1)
;__Lib_CStdlib.c,209 :: 		
0x07D0	0x128060  	SUBR	W5, #0, W0
; a end address is: 10 (W5)
0x07D2	0x370001  	BRA	L_end_atoi
L_atoi60:
;__Lib_CStdlib.c,210 :: 		
; a start address is: 10 (W5)
0x07D4	0x780005  	MOV	W5, W0
; a end address is: 10 (W5)
;__Lib_CStdlib.c,211 :: 		
L_end_atoi:
0x07D6	0xFA8000  	ULNK
0x07D8	0x060000  	RETURN
; end of _atoi
_isdigit:
0x0392	0xFA0000  	LNK	#0
;__Lib_CType.c,23 :: 		
;__Lib_CType.c,24 :: 		
0x0394	0xB3C390  	MOV.B	#57, W0
0x0396	0xE15400  	CP.B	W10, W0
0x0398	0x3E0005  	BRA GTU	L_isdigit9
L__isdigit58:
0x039A	0xB3C300  	MOV.B	#48, W0
0x039C	0xE15400  	CP.B	W10, W0
0x039E	0x390002  	BRA LTU	L_isdigit9
L__isdigit59:
0x03A0	0xB3C010  	MOV.B	#1, W0
0x03A2	0x370001  	BRA	L_isdigit8
L_isdigit9:
0x03A4	0xEF2000  	CLR	W0
L_isdigit8:
0x03A6	0xFB8000  	ZE	W0, W0
;__Lib_CType.c,25 :: 		
L_end_isdigit:
0x03A8	0xFA8000  	ULNK
0x03AA	0x060000  	RETURN
; end of _isdigit
_memset:
0x0808	0xFA0000  	LNK	#0
;__Lib_CString.c,84 :: 		
;__Lib_CString.c,87 :: 		
; pp start address is: 4 (W2)
0x080A	0x78010A  	MOV	W10, W2
; pp end address is: 4 (W2)
;__Lib_CString.c,88 :: 		
L_memset20:
; pp start address is: 4 (W2)
0x080C	0x78008C  	MOV	W12, W1
0x080E	0x560061  	SUB	W12, #1, W0
0x0810	0x780600  	MOV	W0, W12
0x0812	0xE20002  	CP0	W1
0x0814	0x320003  	BRA Z	L_memset21
L__memset122:
;__Lib_CString.c,89 :: 		
0x0816	0x78490B  	MOV.B	W11, [W2]
0x0818	0xEC2004  	INC	W2
; pp end address is: 4 (W2)
0x081A	0x37FFF8  	BRA	L_memset20
L_memset21:
;__Lib_CString.c,90 :: 		
0x081C	0x78000A  	MOV	W10, W0
;__Lib_CString.c,91 :: 		
L_end_memset:
0x081E	0xFA8000  	ULNK
0x0820	0x060000  	RETURN
; end of _memset
0x0DAC	0x20800A  	MOV	#2048, W10
0x0DAE	0x20000B  	MOV	#0, W11
0x0DB0	0x09004F  	REPEAT	#79
0x0DB2	0x781D0B  	MOV	W11, [W10++]
0x0DB4	0x060000  	RETURN
0x0DB6	0x208001  	MOV	#lo_addr(_i), W1
0x0DB8	0x28D8A0  	MOV	#36234, W0
0x0DBA	0x090009  	REPEAT	#9
0x0DBC	0x7818B0  	MOV	[W0++], [W1++]
0x0DBE	0x7858B0  	MOV.B	[W0++], [W1++]
0x0DC0	0x208161  	MOV	#lo_addr(_korak1), W1
0x0DC2	0x28CD40  	MOV	#36052, W0
0x0DC4	0x090039  	REPEAT	#57
0x0DC6	0x7818B0  	MOV	[W0++], [W1++]
0x0DC8	0x7858B0  	MOV.B	[W0++], [W1++]
0x0DCA	0x2088C1  	MOV	#lo_addr(_m), W1
0x0DCC	0x28DA00  	MOV	#36256, W0
0x0DCE	0x090005  	REPEAT	#5
0x0DD0	0x7818B0  	MOV	[W0++], [W1++]
0x0DD2	0x060000  	RETURN
_uart_interrupt:
0x0A76	0xF80034  	PUSH	DSWPAG
0x0A78	0xF80032  	PUSH	DSRPAG
0x0A7A	0xF80036  	PUSH	RCOUNT
0x0A7C	0x781F80  	PUSH	W0
0x0A7E	0x200020  	MOV	#2, W0
0x0A80	0x09000C  	REPEAT	#12
0x0A82	0x781FB0  	PUSH	[W0++]
;MyProject.c,41 :: 		void uart_interrupt() iv IVT_ADDR_U1RXINTERRUPT ics ICS_AUTO {
;MyProject.c,42 :: 		IFS0bits.U1RXIF = 0;
0x0A84	0xA96089  	BCLR	IFS0bits, #11
;MyProject.c,43 :: 		uart_ch = UART1_Read();
0x0A86	0x07FEBA  	RCALL	_UART1_Read
0x0A88	0x208151  	MOV	#lo_addr(_uart_ch), W1
0x0A8A	0x784880  	MOV.B	W0, [W1]
;MyProject.c,44 :: 		if(uart_ch == 'q'){
0x0A8C	0xB3C711  	MOV.B	#113, W1
0x0A8E	0xE10401  	CP.B	W0, W1
0x0A90	0x3A0005  	BRA NZ	L_uart_interrupt10
L__uart_interrupt69:
;MyProject.c,45 :: 		m = 0;
0x0A92	0xEF2000  	CLR	W0
0x0A94	0x884460  	MOV	W0, _m
;MyProject.c,46 :: 		flag = 1;
0x0A96	0x200010  	MOV	#1, W0
0x0A98	0x884470  	MOV	W0, _flag
;MyProject.c,47 :: 		}
0x0A9A	0x370008  	BRA	L_uart_interrupt11
L_uart_interrupt10:
;MyProject.c,49 :: 		out[m] = uart_ch;
0x0A9C	0x208271  	MOV	#lo_addr(_out), W1
0x0A9E	0x2088C0  	MOV	#lo_addr(_m), W0
0x0AA0	0x408090  	ADD	W1, [W0], W1
0x0AA2	0x208150  	MOV	#lo_addr(_uart_ch), W0
0x0AA4	0x784890  	MOV.B	[W0], [W1]
;MyProject.c,50 :: 		m++;
0x0AA6	0x200011  	MOV	#1, W1
0x0AA8	0x2088C0  	MOV	#lo_addr(_m), W0
0x0AAA	0x408810  	ADD	W1, [W0], [W0]
;MyProject.c,51 :: 		}
L_uart_interrupt11:
;MyProject.c,52 :: 		}
L_end_uart_interrupt:
0x0AAC	0x2001A0  	MOV	#26, W0
0x0AAE	0x09000C  	REPEAT	#12
0x0AB0	0x78104F  	POP	[W0--]
0x0AB2	0x78004F  	POP	W0
0x0AB4	0xF90036  	POP	RCOUNT
0x0AB6	0xF90032  	POP	DSRPAG
0x0AB8	0xF90034  	POP	DSWPAG
0x0ABA	0x064000  	RETFIE
; end of _uart_interrupt
_UART1_Read:
0x07FC	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,92 :: 		
;__Lib_UART_12_p24_p33.c,93 :: 		
0x07FE	0x000000  	NOP
;__Lib_UART_12_p24_p33.c,94 :: 		
0x0800	0x000000  	NOP
;__Lib_UART_12_p24_p33.c,95 :: 		
0x0802	0xBF839E  	MOV	U1RXREG, WREG
;__Lib_UART_12_p24_p33.c,96 :: 		
L_end_UART1_Read:
0x0804	0xFA8000  	ULNK
0x0806	0x060000  	RETURN
; end of _UART1_Read
;MyProject.c,0 :: ?ICS_korak1 [2]
0x0CD4	0x0000 ;?ICS_korak1+0
; end of ?ICS_korak1
;,0 :: _initBlock_1 [10]
; Containing: ?ICS?lstr5_MyProject [5]
;             ?ICS?lstr4_MyProject [5]
0x0CD6	0x324C ;_initBlock_1+0 : ?ICS?lstr5_MyProject at 0x0CD6
0x0CD8	0x4C5F ;_initBlock_1+2
0x0CDA	0x4C00 ;_initBlock_1+4 : ?ICS?lstr4_MyProject at 0x0CDB
0x0CDC	0x5F32 ;_initBlock_1+6
0x0CDE	0x004A ;_initBlock_1+8
; end of _initBlock_1
;,0 :: _initBlock_2 [105]
; Containing: ?ICS?lstr3_MyProject [5]
;             ?ICS_out [100]
0x0CE0	0x314C ;_initBlock_2+0 : ?ICS?lstr3_MyProject at 0x0CE0
0x0CE2	0x445F ;_initBlock_2+2
0x0CE4	0x0000 ;_initBlock_2+4 : ?ICS_out at 0x0CE5
0x0CE6	0x0000 ;_initBlock_2+6
0x0CE8	0x0000 ;_initBlock_2+8
0x0CEA	0x0000 ;_initBlock_2+10
0x0CEC	0x0000 ;_initBlock_2+12
0x0CEE	0x0000 ;_initBlock_2+14
0x0CF0	0x0000 ;_initBlock_2+16
0x0CF2	0x0000 ;_initBlock_2+18
0x0CF4	0x0000 ;_initBlock_2+20
0x0CF6	0x0000 ;_initBlock_2+22
0x0CF8	0x0000 ;_initBlock_2+24
0x0CFA	0x0000 ;_initBlock_2+26
0x0CFC	0x0000 ;_initBlock_2+28
0x0CFE	0x0000 ;_initBlock_2+30
0x0D00	0x0000 ;_initBlock_2+32
0x0D02	0x0000 ;_initBlock_2+34
0x0D04	0x0000 ;_initBlock_2+36
0x0D06	0x0000 ;_initBlock_2+38
0x0D08	0x0000 ;_initBlock_2+40
0x0D0A	0x0000 ;_initBlock_2+42
0x0D0C	0x0000 ;_initBlock_2+44
0x0D0E	0x0000 ;_initBlock_2+46
0x0D10	0x0000 ;_initBlock_2+48
0x0D12	0x0000 ;_initBlock_2+50
0x0D14	0x0000 ;_initBlock_2+52
0x0D16	0x0000 ;_initBlock_2+54
0x0D18	0x0000 ;_initBlock_2+56
0x0D1A	0x0000 ;_initBlock_2+58
0x0D1C	0x0000 ;_initBlock_2+60
0x0D1E	0x0000 ;_initBlock_2+62
0x0D20	0x0000 ;_initBlock_2+64
0x0D22	0x0000 ;_initBlock_2+66
0x0D24	0x0000 ;_initBlock_2+68
0x0D26	0x0000 ;_initBlock_2+70
0x0D28	0x0000 ;_initBlock_2+72
0x0D2A	0x0000 ;_initBlock_2+74
0x0D2C	0x0000 ;_initBlock_2+76
0x0D2E	0x0000 ;_initBlock_2+78
0x0D30	0x0000 ;_initBlock_2+80
0x0D32	0x0000 ;_initBlock_2+82
0x0D34	0x0000 ;_initBlock_2+84
0x0D36	0x0000 ;_initBlock_2+86
0x0D38	0x0000 ;_initBlock_2+88
0x0D3A	0x0000 ;_initBlock_2+90
0x0D3C	0x0000 ;_initBlock_2+92
0x0D3E	0x0000 ;_initBlock_2+94
0x0D40	0x0000 ;_initBlock_2+96
0x0D42	0x0000 ;_initBlock_2+98
0x0D44	0x0000 ;_initBlock_2+100
0x0D46	0x0000 ;_initBlock_2+102
0x0D48	0x00 ;_initBlock_2+104
; end of _initBlock_2
;MyProject.c,1 :: _lookup [64]
0x0D4A	0x0001 ;_lookup+0
0x0D4C	0x0000 ;_lookup+2
0x0D4E	0x0000 ;_lookup+4
0x0D50	0x0000 ;_lookup+6
0x0D52	0x0001 ;_lookup+8
0x0D54	0x0001 ;_lookup+10
0x0D56	0x0000 ;_lookup+12
0x0D58	0x0000 ;_lookup+14
0x0D5A	0x0000 ;_lookup+16
0x0D5C	0x0001 ;_lookup+18
0x0D5E	0x0000 ;_lookup+20
0x0D60	0x0000 ;_lookup+22
0x0D62	0x0000 ;_lookup+24
0x0D64	0x0001 ;_lookup+26
0x0D66	0x0001 ;_lookup+28
0x0D68	0x0000 ;_lookup+30
0x0D6A	0x0000 ;_lookup+32
0x0D6C	0x0000 ;_lookup+34
0x0D6E	0x0001 ;_lookup+36
0x0D70	0x0000 ;_lookup+38
0x0D72	0x0000 ;_lookup+40
0x0D74	0x0000 ;_lookup+42
0x0D76	0x0001 ;_lookup+44
0x0D78	0x0001 ;_lookup+46
0x0D7A	0x0000 ;_lookup+48
0x0D7C	0x0000 ;_lookup+50
0x0D7E	0x0000 ;_lookup+52
0x0D80	0x0001 ;_lookup+54
0x0D82	0x0001 ;_lookup+56
0x0D84	0x0000 ;_lookup+58
0x0D86	0x0000 ;_lookup+60
0x0D88	0x0001 ;_lookup+62
; end of _lookup
;MyProject.c,0 :: ?ICS_i [2]
0x0D8A	0x0000 ;?ICS_i+0
; end of ?ICS_i
;MyProject.c,0 :: ?ICS_indexes [16]
0x0D8C	0x0000 ;?ICS_indexes+0
0x0D8E	0x0000 ;?ICS_indexes+2
0x0D90	0x0000 ;?ICS_indexes+4
0x0D92	0x0000 ;?ICS_indexes+6
0x0D94	0x0000 ;?ICS_indexes+8
0x0D96	0x0000 ;?ICS_indexes+10
0x0D98	0x0000 ;?ICS_indexes+12
0x0D9A	0x0000 ;?ICS_indexes+14
; end of ?ICS_indexes
;MyProject.c,0 :: ?ICS_step_code [3]
0x0D9C	0x0101 ;?ICS_step_code+0
0x0D9E	0x01 ;?ICS_step_code+2
; end of ?ICS_step_code
;MyProject.c,0 :: ?ICS_m [2]
0x0DA0	0x0000 ;?ICS_m+0
; end of ?ICS_m
;MyProject.c,0 :: ?ICS_flag [2]
0x0DA2	0x0000 ;?ICS_flag+0
; end of ?ICS_flag
;,0 :: _initBlock_9 [8]
; Containing: ?ICS?lstr1_MyProject [3]
;             ?ICS?lstr2_MyProject [5]
0x0DA4	0x4B4F ;_initBlock_9+0 : ?ICS?lstr1_MyProject at 0x0DA4
0x0DA6	0x4C00 ;_initBlock_9+2 : ?ICS?lstr2_MyProject at 0x0DA7
0x0DA8	0x5F31 ;_initBlock_9+4
0x0DAA	0x0041 ;_initBlock_9+6
; end of _initBlock_9
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [18]    _Lock_IOLOCK
0x0212      [88]    __Modulus_32x32
0x026A      [14]    _Delay_100ms
0x0278      [18]    __Multiply_32x32
0x028A     [264]    MyProject_rotiraj
0x0392      [26]    _isdigit
0x03AC      [82]    __Divide_32x32
0x03FE      [14]    _UART1_Write
0x040C     [862]    __Lib_PPS_24FJXXXGA702__PPS_Mapping
0x076A       [6]    _Get_Fosc_kHz
0x0770       [4]    _Get_Fosc_Per_Cyc
0x0774     [102]    _atoi
0x07DA      [34]    _strcmp
0x07FC      [12]    _UART1_Read
0x0808      [26]    _memset
0x0822      [18]    _Unlock_IOLOCK
0x0834     [258]    _UART1_Init
0x0936      [34]    _UART1_Write_Text
0x0958     [272]    _kalibracija
0x0A68      [14]    _PPS_Mapping_NoLock
0x0A76      [70]    _uart_interrupt
0x0ABC     [536]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0676       [0]    TRISB3_bit
0x0676       [0]    TRISB4_bit
0x0676       [0]    TRISB2_bit
0x0676       [0]    TRISB0_bit
0x0676       [0]    TRISB1_bit
0x0676       [0]    TRISB8_bit
0x0676       [0]    TRISB9_bit
0x0676       [0]    TRISB7_bit
0x0676       [0]    TRISB5_bit
0x0676       [0]    TRISB6_bit
0x07B8       [2]    RPINR20
0x07BA       [2]    RPINR21
0x07B6       [2]    RPINR19
0x07A8       [2]    RPINR12
0x07B4       [2]    RPINR18
0x07C8       [2]    RPINR28
0x07CA       [2]    RPINR29
0x07C2       [2]    RPINR25
0x07BC       [2]    RPINR22
0x07BE       [2]    RPINR23
0x0676       [0]    TRISB10_bit
0x0898       [2]    _UART_Rdy_Ptr
0x089A       [2]    _UART_Tx_Idle_Ptr
0x089C       [2]    _UART_Rd_Ptr
0x039C       [2]    U1TXREG
0x089E       [2]    _UART_Wr_Ptr
0x039E       [2]    U1RXREG
0x0815       [1]    _uart_ch
0x0398       [2]    U1MODE
0x03A0       [2]    U1BRG
0x0676       [0]    TRISB14_bit
0x0676       [0]    TRISB15_bit
0x0676       [0]    TRISB13_bit
0x0676       [0]    TRISB11_bit
0x0676       [0]    TRISB12_bit
0x0100       [0]    IOLOCK_bit
0x039A       [2]    U1STA
0x0100       [2]    OSCCON
0x0662       [0]    TRISA0_bit
0x0662       [0]    TRISA1_bit
0x0098       [2]    IEC0bits
0x0088       [2]    IFS0bits
0x0666       [2]    LATA
0x0668       [2]    ODCA
0x067C       [2]    ODCB
0x0678       [2]    PORTB
0x067A       [2]    LATB
0x0676       [2]    TRISB
0x0662       [2]    TRISA
0x067E       [2]    ANSB
0x010C       [2]    OSCDIVbits
0x066A       [2]    ANSA
0x0794       [2]    RPINR2
0x0796       [2]    RPINR3
0x0792       [2]    RPINR1
0x07EE       [2]    RPOR13
0x0790       [2]    RPINR0
0x07A0       [2]    RPINR8
0x07A6       [2]    RPINR11
0x079E       [2]    RPINR7
0x079A       [2]    RPINR5
0x079C       [2]    RPINR6
0x07D6       [2]    RPOR1
0x07D8       [2]    RPOR2
0x07D4       [2]    RPOR0
0x07E0       [2]    RPOR6
0x07E2       [2]    RPOR7
0x07DE       [2]    RPOR5
0x07DA       [2]    RPOR3
0x07DC       [2]    RPOR4
0x0800       [2]    _i
0x0802      [16]    _indexes
0x0812       [3]    _step_code
0x0816       [2]    _korak1
0x0818       [5]    ?lstr5_MyProject
0x081D       [5]    ?lstr4_MyProject
0x0822       [5]    ?lstr3_MyProject
0x0827     [100]    _out
0x088C       [2]    _m
0x088E       [2]    _flag
0x0890       [3]    ?lstr1_MyProject
0x0893       [5]    ?lstr2_MyProject
0x0100       [2]    OSCCON
0x0014       [2]    FARG_MyProject_rotiraj_korak
0x0016       [2]    FARG_MyProject_rotiraj_s
0x0018       [2]    FARG_MyProject_rotiraj_left_right
0x0014       [1]    FARG_isdigit_character
0x0398       [2]    U1MODE
0x039A       [2]    U1STA
0x039C       [2]    U1TXREG
0x039E       [2]    U1RXREG
0x03A0       [2]    U1BRG
0x0014       [2]    FARG_UART1_Write__data
0x0014       [1]    FARG___Lib_PPS_24FJXXXGA702__PPS_Mapping_rp_num
0x0016       [1]    FARG___Lib_PPS_24FJXXXGA702__PPS_Mapping_input_output
0x0018       [1]    FARG___Lib_PPS_24FJXXXGA702__PPS_Mapping_funct_name
0x001A       [2]    FARG___Lib_PPS_24FJXXXGA702__PPS_Mapping_lock
0x0662       [2]    TRISA
0x0666       [2]    LATA
0x0668       [2]    ODCA
0x066A       [2]    ANSA
0x0676       [2]    TRISB
0x0678       [2]    PORTB
0x067A       [2]    LATB
0x067C       [2]    ODCB
0x067E       [2]    ANSB
0x0014       [2]    FARG_atoi_s
0x0790       [2]    RPINR0
0x0792       [2]    RPINR1
0x0794       [2]    RPINR2
0x0796       [2]    RPINR3
0x079A       [2]    RPINR5
0x079C       [2]    RPINR6
0x079E       [2]    RPINR7
0x07A0       [2]    RPINR8
0x07A6       [2]    RPINR11
0x07A8       [2]    RPINR12
0x07B4       [2]    RPINR18
0x07B6       [2]    RPINR19
0x07B8       [2]    RPINR20
0x07BA       [2]    RPINR21
0x07BC       [2]    RPINR22
0x07BE       [2]    RPINR23
0x07C2       [2]    RPINR25
0x07C8       [2]    RPINR28
0x07CA       [2]    RPINR29
0x07D4       [2]    RPOR0
0x07D6       [2]    RPOR1
0x07D8       [2]    RPOR2
0x0014       [2]    FARG_strcmp_s1
0x0016       [2]    FARG_strcmp_s2
0x07DA       [2]    RPOR3
0x07DC       [2]    RPOR4
0x07DE       [2]    RPOR5
0x07E0       [2]    RPOR6
0x07E2       [2]    RPOR7
0x07EE       [2]    RPOR13
0x0014       [2]    FARG_memset_p1
0x0016       [1]    FARG_memset_character
0x0018       [2]    FARG_memset_n
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0014       [1]    FARG_PPS_Mapping_NoLock_rp_num
0x0016       [1]    FARG_PPS_Mapping_NoLock_input_output
0x0018       [1]    FARG_PPS_Mapping_NoLock_funct_name
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0CD4       [2]    ?ICS_korak1
0x0CD6       [5]    ?ICS?lstr5_MyProject
0x0CDB       [5]    ?ICS?lstr4_MyProject
0x0CE0       [5]    ?ICS?lstr3_MyProject
0x0CE5     [100]    ?ICS_out
0x0D4A      [64]    _lookup
0x0D8A       [2]    ?ICS_i
0x0D8C      [16]    ?ICS_indexes
0x0D9C       [3]    ?ICS_step_code
0x0DA0       [2]    ?ICS_m
0x0DA2       [2]    ?ICS_flag
0x0DA4       [3]    ?ICS?lstr1_MyProject
0x0DA7       [5]    ?ICS?lstr2_MyProject
