#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 10 18:59:09 2023
# Process ID: 669367
# Current directory: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1
# Command line: vivado -log Mayo_keygen_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Mayo_keygen_wrapper.tcl -notrace
# Log file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper.vdi
# Journal file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Mayo_keygen_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_axi_litev3/mayo_axi_litev3_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo-axi/Mayo_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/TRNG_project/TRNG_project.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/shake128'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2611.637 ; gain = 288.141 ; free physical = 16421 ; free virtual = 27228
Command: link_design -top Mayo_keygen_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_MAYO_KEYGEN_FSM_0_0/Mayo_keygen_MAYO_KEYGEN_FSM_0_0.dcp' for cell 'Mayo_keygen_i/MAYO_KEYGEN_FSM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_add_vectors_0_0/Mayo_keygen_mayo_add_vectors_0_0.dcp' for cell 'Mayo_keygen_i/mayo_add_vectors_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_axi_litev3_0_0/Mayo_keygen_mayo_axi_litev3_0_0.dcp' for cell 'Mayo_keygen_i/mayo_axi_litev3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_linear_combinat_0_0/Mayo_keygen_mayo_linear_combinat_0_0.dcp' for cell 'Mayo_keygen_i/mayo_linear_combinat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_negate_0_0/Mayo_keygen_mayo_negate_0_0.dcp' for cell 'Mayo_keygen_i/mayo_negate_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_reduce_0_0/Mayo_keygen_mayo_reduce_0_0.dcp' for cell 'Mayo_keygen_i/mayo_reduce_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_sample_oil_space_0_0/Mayo_keygen_mayo_sample_oil_space_0_0.dcp' for cell 'Mayo_keygen_i/mayo_sample_oil_space_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_processing_system7_0_0/Mayo_keygen_processing_system7_0_0.dcp' for cell 'Mayo_keygen_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0.dcp' for cell 'Mayo_keygen_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_blk_mem_gen_0_2/Mayo_keygen_blk_mem_gen_0_2.dcp' for cell 'Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_BIG_BRAM256KDP_0/Mayo_keygen_BIG_BRAM256KDP_0.dcp' for cell 'Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP1'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_arbit_brama1_0/Mayo_keygen_arbit_brama1_0.dcp' for cell 'Mayo_keygen_i/BRAM_big1/arbit_brama1'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_axi_bram_ctrl_0_1/Mayo_keygen_axi_bram_ctrl_0_1.dcp' for cell 'Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_Small_BRAM8k_0/Mayo_keygen_Small_BRAM8k_0.dcp' for cell 'Mayo_keygen_i/BRAM_small/Small_BRAM8k'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_arbit_brama0_0/Mayo_keygen_arbit_brama0_0.dcp' for cell 'Mayo_keygen_i/BRAM_small/arbit_brama0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_arbit_bramb0_0/Mayo_keygen_arbit_bramb0_0.dcp' for cell 'Mayo_keygen_i/BRAM_small/arbit_bramb0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_TRNG_0_0/Mayo_keygen_TRNG_0_0.dcp' for cell 'Mayo_keygen_i/TRNG/TRNG_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_trng_arbiter_0_0/Mayo_keygen_mayo_trng_arbiter_0_0.dcp' for cell 'Mayo_keygen_i/TRNG/mayo_trng_arbiter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_MAYO_SHAKE_1_0/Mayo_keygen_MAYO_SHAKE_1_0.dcp' for cell 'Mayo_keygen_i/hash/MAYO_SHAKE_1'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_hash_bram_arbit_0_0/Mayo_keygen_mayo_hash_bram_arbit_0_0.dcp' for cell 'Mayo_keygen_i/hash/mayo_hash_bram_arbit_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_xbar_0/Mayo_keygen_xbar_0.dcp' for cell 'Mayo_keygen_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_auto_pc_0/Mayo_keygen_auto_pc_0.dcp' for cell 'Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_auto_pc_1/Mayo_keygen_auto_pc_1.dcp' for cell 'Mayo_keygen_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2611.637 ; gain = 0.000 ; free physical = 16049 ; free virtual = 26868
INFO: [Netlist 29-17] Analyzing 3835 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_processing_system7_0_0/Mayo_keygen_processing_system7_0_0.xdc] for cell 'Mayo_keygen_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_processing_system7_0_0/Mayo_keygen_processing_system7_0_0.xdc] for cell 'Mayo_keygen_i/processing_system7_0/inst'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0_board.xdc] for cell 'Mayo_keygen_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0_board.xdc] for cell 'Mayo_keygen_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0.xdc] for cell 'Mayo_keygen_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0.xdc] for cell 'Mayo_keygen_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_TRNG_0_0/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_TRNG_0_0/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc]
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Mayo_keygen_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.652 ; gain = 0.000 ; free physical = 15942 ; free virtual = 26761
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 2643.652 ; gain = 32.016 ; free physical = 15942 ; free virtual = 26761
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2643.652 ; gain = 0.000 ; free physical = 15923 ; free virtual = 26742

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19877162a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2693.508 ; gain = 49.855 ; free physical = 15551 ; free virtual = 26363

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11a4434e6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2866.414 ; gain = 0.000 ; free physical = 15403 ; free virtual = 26211
INFO: [Opt 31-389] Phase Retarget created 593 cells and removed 867 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d7be8f21

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2866.414 ; gain = 0.000 ; free physical = 15403 ; free virtual = 26210
INFO: [Opt 31-389] Phase Constant propagation created 268 cells and removed 1219 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: a40c5594

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2866.414 ; gain = 0.000 ; free physical = 15401 ; free virtual = 26209
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1873 cells
INFO: [Opt 31-1021] In phase Sweep, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a40c5594

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2866.414 ; gain = 0.000 ; free physical = 15401 ; free virtual = 26209
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a40c5594

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2866.414 ; gain = 0.000 ; free physical = 15401 ; free virtual = 26209
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a40c5594

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2866.414 ; gain = 0.000 ; free physical = 15401 ; free virtual = 26209
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             593  |             867  |                                              1  |
|  Constant propagation         |             268  |            1219  |                                              1  |
|  Sweep                        |               0  |            1873  |                                             11  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2866.414 ; gain = 0.000 ; free physical = 15389 ; free virtual = 26196
Ending Logic Optimization Task | Checksum: eeb1d3e7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2866.414 ; gain = 0.000 ; free physical = 15389 ; free virtual = 26196

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 144
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 14a828924

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15315 ; free virtual = 26123
Ending Power Optimization Task | Checksum: 14a828924

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3303.148 ; gain = 436.734 ; free physical = 15353 ; free virtual = 26160

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: e77eb93b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15353 ; free virtual = 26163
Ending Final Cleanup Task | Checksum: e77eb93b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15352 ; free virtual = 26163

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15352 ; free virtual = 26163
Ending Netlist Obfuscation Task | Checksum: e77eb93b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15352 ; free virtual = 26163
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3303.148 ; gain = 659.496 ; free physical = 15352 ; free virtual = 26163
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15337 ; free virtual = 26160
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15289 ; free virtual = 26136
INFO: [runtcl-4] Executing : report_drc -file Mayo_keygen_wrapper_drc_opted.rpt -pb Mayo_keygen_wrapper_drc_opted.pb -rpx Mayo_keygen_wrapper_drc_opted.rpx
Command: report_drc -file Mayo_keygen_wrapper_drc_opted.rpt -pb Mayo_keygen_wrapper_drc_opted.pb -rpx Mayo_keygen_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15190 ; free virtual = 26022
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b1cbdd0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15190 ; free virtual = 26022
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15190 ; free virtual = 26022

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4ddc3d8e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15240 ; free virtual = 26060

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c37ff3bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15232 ; free virtual = 26045

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c37ff3bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15232 ; free virtual = 26045
Phase 1 Placer Initialization | Checksum: 1c37ff3bb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15232 ; free virtual = 26045

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 177bd0265

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15169 ; free virtual = 25983

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1091d3fa5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15171 ; free virtual = 25985

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 1126 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 511 nets or cells. Created 1 new cell, deleted 510 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15157 ; free virtual = 25971

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            510  |                   511  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            510  |                   511  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 2ac2fb68f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:21 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15151 ; free virtual = 25965
Phase 2.3 Global Placement Core | Checksum: 1d6d905f8

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15149 ; free virtual = 25961
Phase 2 Global Placement | Checksum: 1d6d905f8

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15165 ; free virtual = 25977

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 201ef8e81

Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15164 ; free virtual = 25979

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22edd813c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15165 ; free virtual = 25979

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24f0b74b4

Time (s): cpu = 00:01:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15162 ; free virtual = 25976

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2174bbd7e

Time (s): cpu = 00:01:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15163 ; free virtual = 25977

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1fed8815f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:28 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15162 ; free virtual = 25976

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 115229c45

Time (s): cpu = 00:01:47 ; elapsed = 00:00:39 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15123 ; free virtual = 25935

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 121c6bd24

Time (s): cpu = 00:01:48 ; elapsed = 00:00:40 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15124 ; free virtual = 25938

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1317ff099

Time (s): cpu = 00:01:48 ; elapsed = 00:00:40 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15143 ; free virtual = 25957
Phase 3 Detail Placement | Checksum: 1317ff099

Time (s): cpu = 00:01:48 ; elapsed = 00:00:40 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15141 ; free virtual = 25955

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b546bfc0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.334 | TNS=-357.324 |
Phase 1 Physical Synthesis Initialization | Checksum: b8bc0054

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15145 ; free virtual = 25959
INFO: [Place 46-33] Processed net Mayo_keygen_i/rst_ps7_0_100M/U0/peripheral_reset[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/counter_nr_rounds_reg[4][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: b5e21d65

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15141 ; free virtual = 25955
Phase 4.1.1.1 BUFG Insertion | Checksum: b546bfc0

Time (s): cpu = 00:02:03 ; elapsed = 00:00:45 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15141 ; free virtual = 25955
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.139. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:03:02 ; elapsed = 00:01:35 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15140 ; free virtual = 25952
Phase 4.1 Post Commit Optimization | Checksum: 1d16a4523

Time (s): cpu = 00:03:02 ; elapsed = 00:01:35 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15138 ; free virtual = 25951

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d16a4523

Time (s): cpu = 00:03:02 ; elapsed = 00:01:35 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15133 ; free virtual = 25948

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|              16x16|              16x16|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d16a4523

Time (s): cpu = 00:03:03 ; elapsed = 00:01:35 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15133 ; free virtual = 25947
Phase 4.3 Placer Reporting | Checksum: 1d16a4523

Time (s): cpu = 00:03:03 ; elapsed = 00:01:36 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15131 ; free virtual = 25945

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15130 ; free virtual = 25944

Time (s): cpu = 00:03:03 ; elapsed = 00:01:36 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15130 ; free virtual = 25944
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1faa6f1b6

Time (s): cpu = 00:03:03 ; elapsed = 00:01:36 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15127 ; free virtual = 25941
Ending Placer Task | Checksum: 111840766

Time (s): cpu = 00:03:03 ; elapsed = 00:01:36 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15126 ; free virtual = 25941
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:06 ; elapsed = 00:01:37 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15180 ; free virtual = 25995
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15092 ; free virtual = 25960
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15143 ; free virtual = 25981
INFO: [runtcl-4] Executing : report_io -file Mayo_keygen_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15131 ; free virtual = 25969
INFO: [runtcl-4] Executing : report_utilization -file Mayo_keygen_wrapper_utilization_placed.rpt -pb Mayo_keygen_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Mayo_keygen_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15137 ; free virtual = 25975
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15046 ; free virtual = 25938
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 15100 ; free virtual = 25949
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9a55b532 ConstDB: 0 ShapeSum: 772e5234 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c696e044

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 14986 ; free virtual = 25822
Post Restoration Checksum: NetGraph: e255ad25 NumContArr: e441331f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c696e044

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 14988 ; free virtual = 25825

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c696e044

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 14949 ; free virtual = 25786

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c696e044

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3303.148 ; gain = 0.000 ; free physical = 14950 ; free virtual = 25787
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2182c91ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 3312.184 ; gain = 9.035 ; free physical = 14932 ; free virtual = 25769
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.250  | TNS=0.000  | WHS=-0.313 | THS=-145.435|

Phase 2 Router Initialization | Checksum: 15ba13f6b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3326.184 ; gain = 23.035 ; free physical = 14928 ; free virtual = 25764

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32950
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32950
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15ba13f6b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3326.184 ; gain = 23.035 ; free physical = 14922 ; free virtual = 25759
Phase 3 Initial Routing | Checksum: 16fda72fa

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14933 ; free virtual = 25768

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7882
 Number of Nodes with overlaps = 1701
 Number of Nodes with overlaps = 529
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.087 | TNS=-0.087 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2156eef29

Time (s): cpu = 00:03:54 ; elapsed = 00:01:33 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14918 ; free virtual = 25754

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.219  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 147bf78ee

Time (s): cpu = 00:04:07 ; elapsed = 00:01:41 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14924 ; free virtual = 25762
Phase 4 Rip-up And Reroute | Checksum: 147bf78ee

Time (s): cpu = 00:04:07 ; elapsed = 00:01:41 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14924 ; free virtual = 25762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b3249542

Time (s): cpu = 00:04:11 ; elapsed = 00:01:42 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14923 ; free virtual = 25761
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.232  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b3249542

Time (s): cpu = 00:04:11 ; elapsed = 00:01:42 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14923 ; free virtual = 25761

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b3249542

Time (s): cpu = 00:04:11 ; elapsed = 00:01:42 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14923 ; free virtual = 25761
Phase 5 Delay and Skew Optimization | Checksum: 1b3249542

Time (s): cpu = 00:04:11 ; elapsed = 00:01:42 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14923 ; free virtual = 25760

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178999556

Time (s): cpu = 00:04:15 ; elapsed = 00:01:44 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14924 ; free virtual = 25761
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.232  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bedc0992

Time (s): cpu = 00:04:15 ; elapsed = 00:01:44 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14924 ; free virtual = 25760
Phase 6 Post Hold Fix | Checksum: 1bedc0992

Time (s): cpu = 00:04:15 ; elapsed = 00:01:44 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14923 ; free virtual = 25759

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.5041 %
  Global Horizontal Routing Utilization  = 20.4926 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1abfc3a46

Time (s): cpu = 00:04:16 ; elapsed = 00:01:44 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14924 ; free virtual = 25762

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1abfc3a46

Time (s): cpu = 00:04:16 ; elapsed = 00:01:44 . Memory (MB): peak = 3596.184 ; gain = 293.035 ; free physical = 14924 ; free virtual = 25762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e8e5f9d7

Time (s): cpu = 00:04:18 ; elapsed = 00:01:45 . Memory (MB): peak = 3628.199 ; gain = 325.051 ; free physical = 14922 ; free virtual = 25759

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.255  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 8a867570

Time (s): cpu = 00:04:31 ; elapsed = 00:01:49 . Memory (MB): peak = 3628.199 ; gain = 325.051 ; free physical = 14898 ; free virtual = 25734
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 0.232 | 0.000 | 0.033 | 0.000 |  Pass  |   00:01:34   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:31 ; elapsed = 00:01:49 . Memory (MB): peak = 3628.199 ; gain = 325.051 ; free physical = 15018 ; free virtual = 25854

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:38 ; elapsed = 00:01:51 . Memory (MB): peak = 3628.199 ; gain = 325.051 ; free physical = 15018 ; free virtual = 25854
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3628.199 ; gain = 0.000 ; free physical = 14941 ; free virtual = 25845
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3628.199 ; gain = 0.000 ; free physical = 14986 ; free virtual = 25850
INFO: [runtcl-4] Executing : report_drc -file Mayo_keygen_wrapper_drc_routed.rpt -pb Mayo_keygen_wrapper_drc_routed.pb -rpx Mayo_keygen_wrapper_drc_routed.rpx
Command: report_drc -file Mayo_keygen_wrapper_drc_routed.rpt -pb Mayo_keygen_wrapper_drc_routed.pb -rpx Mayo_keygen_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Mayo_keygen_wrapper_methodology_drc_routed.rpt -pb Mayo_keygen_wrapper_methodology_drc_routed.pb -rpx Mayo_keygen_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Mayo_keygen_wrapper_methodology_drc_routed.rpt -pb Mayo_keygen_wrapper_methodology_drc_routed.pb -rpx Mayo_keygen_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Mayo_keygen_wrapper_power_routed.rpt -pb Mayo_keygen_wrapper_power_summary_routed.pb -rpx Mayo_keygen_wrapper_power_routed.rpx
Command: report_power -file Mayo_keygen_wrapper_power_routed.rpt -pb Mayo_keygen_wrapper_power_summary_routed.pb -rpx Mayo_keygen_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
148 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3660.215 ; gain = 0.000 ; free physical = 14979 ; free virtual = 25840
INFO: [runtcl-4] Executing : report_route_status -file Mayo_keygen_wrapper_route_status.rpt -pb Mayo_keygen_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Mayo_keygen_wrapper_timing_summary_routed.rpt -pb Mayo_keygen_wrapper_timing_summary_routed.pb -rpx Mayo_keygen_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Mayo_keygen_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Mayo_keygen_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Mayo_keygen_wrapper_bus_skew_routed.rpt -pb Mayo_keygen_wrapper_bus_skew_routed.pb -rpx Mayo_keygen_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 19:04:14 2023...
#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jan 12 16:20:40 2023
# Process ID: 410355
# Current directory: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1
# Command line: vivado -log Mayo_keygen_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Mayo_keygen_wrapper.tcl -notrace
# Log file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper.vdi
# Journal file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Mayo_keygen_wrapper.tcl -notrace
Command: open_checkpoint Mayo_keygen_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2294.566 ; gain = 3.969 ; free physical = 10364 ; free virtual = 23984
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2294.707 ; gain = 0.000 ; free physical = 10751 ; free virtual = 24359
INFO: [Netlist 29-17] Analyzing 3645 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2601.676 ; gain = 37.008 ; free physical = 10152 ; free virtual = 23754
Restored from archive | CPU: 1.470000 secs | Memory: 47.968475 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2601.676 ; gain = 37.008 ; free physical = 10152 ; free virtual = 23754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2601.676 ; gain = 0.000 ; free physical = 10154 ; free virtual = 23756
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2605.676 ; gain = 322.016 ; free physical = 10154 ; free virtual = 23756
Command: write_bitstream -force Mayo_keygen_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Mayo_keygen_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jan 12 16:21:16 2023. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3250.820 ; gain = 645.145 ; free physical = 10039 ; free virtual = 23653
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 16:21:16 2023...
