Analysis & Synthesis report for lab6
Thu Mar 31 22:34:40 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab7|lab71:u0|lab71_sdram:sdram|m_next
 11. State Machine - |lab7|lab71:u0|lab71_sdram:sdram|m_state
 12. State Machine - |lab7|lab71:u0|lab71_sdram:sdram|i_next
 13. State Machine - |lab7|lab71:u0|lab71_sdram:sdram|i_state
 14. State Machine - |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 22. Source assignments for lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 23. Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 24. Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 25. Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 27. Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 29. Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 30. Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 31. Source assignments for lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_upf1:auto_generated
 32. Source assignments for lab71:u0|lab71_sdram:sdram
 33. Source assignments for lab71:u0|lab71_sdram_pll:sdram_pll
 34. Source assignments for lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_stdsync_sv6:stdsync2|lab71_sdram_pll_dffpipe_l2c:dffpipe3
 35. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_001
 39. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 40. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 41. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 42. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 43. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 44. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_007
 45. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_008
 46. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_009
 47. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_010
 48. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_011
 49. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_012
 50. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_013
 51. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_014
 52. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_015
 53. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Source assignments for lab71:u0|altera_reset_controller:rst_controller_001
 64. Source assignments for lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Source assignments for lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Source assignments for lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Parameter Settings for User Entity Instance: lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo
 69. Parameter Settings for User Entity Instance: lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo
 70. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a
 71. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b
 73. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 75. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram
 76. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 78. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 79. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 80. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 81. Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy
 82. Parameter Settings for User Entity Instance: lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0
 83. Parameter Settings for User Entity Instance: lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:myVGA
 85. Parameter Settings for User Entity Instance: lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:myFontRom
 86. Parameter Settings for User Entity Instance: lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:myROM
 87. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 88. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 89. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 90. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator
 91. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 92. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 93. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 94. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 95. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 96. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 97. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
 98. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
 99. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
100. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
101. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
102. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
103. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
104. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
105. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
106. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
107. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
108. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent
111. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
114. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
117. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
120. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
123. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
126. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
129. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
130. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
133. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
136. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
139. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
142. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
145. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
148. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
151. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
154. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router:router|lab71_mm_interconnect_0_router_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_001:router_001|lab71_mm_interconnect_0_router_001_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_002|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_003|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_004|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_005|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_006|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_007|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_008:router_008|lab71_mm_interconnect_0_router_008_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_009|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_010|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_011|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_012|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_013|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_014|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_015|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_016|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_017|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
175. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
176. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
191. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
192. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
193. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
194. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
195. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
196. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
197. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
198. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
199. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
200. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
201. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
202. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
203. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
204. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
205. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
206. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
207. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
208. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
209. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
210. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
211. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
212. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
213. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
214. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
215. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
216. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
217. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
218. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
219. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
220. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
221. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
222. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
223. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
224. Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
225. Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller
226. Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
227. Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
228. Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_001
229. Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
230. Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
231. Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_002
232. Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
233. Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
234. scfifo Parameter Settings by Entity Instance
235. altsyncram Parameter Settings by Entity Instance
236. Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
237. Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller_002"
238. Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
239. Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller_001"
240. Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
241. Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller"
242. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
243. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
244. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
245. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
246. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
247. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
248. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
249. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
250. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
251. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
252. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_008:router_008|lab71_mm_interconnect_0_router_008_default_decode:the_default_decode"
253. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_004|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode"
254. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_002|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode"
255. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_001:router_001|lab71_mm_interconnect_0_router_001_default_decode:the_default_decode"
256. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router:router|lab71_mm_interconnect_0_router_default_decode:the_default_decode"
257. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
258. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
259. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
260. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
261. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
262. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
263. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
264. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
265. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
266. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
267. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
268. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
269. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
270. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
271. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
272. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
273. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
274. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
275. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
276. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
277. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
278. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
279. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
280. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
281. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
282. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
283. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
284. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
285. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
286. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo"
287. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent"
288. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
289. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
290. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
291. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
292. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
293. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
294. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
295. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
296. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
297. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
298. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
299. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
300. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
301. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
302. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
303. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
304. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
305. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
306. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator"
307. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
308. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
309. Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
310. Port Connectivity Checks: "lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:myFontRom"
311. Port Connectivity Checks: "lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:myVGA"
312. Port Connectivity Checks: "lab71:u0|lab71_spi_0:spi_0"
313. Port Connectivity Checks: "lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_altpll_vg92:sd1"
314. Port Connectivity Checks: "lab71:u0|lab71_sdram_pll:sdram_pll"
315. Port Connectivity Checks: "lab71:u0|lab71_sdram:sdram|lab71_sdram_input_efifo_module:the_lab71_sdram_input_efifo_module"
316. Port Connectivity Checks: "lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0"
317. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy"
318. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
319. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
320. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71_nios2_gen2_0_cpu_nios2_oci_pib"
321. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo|lab71_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
322. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_nios2_gen2_0_cpu_nios2_oci_dtrace|lab71_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
323. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71_nios2_gen2_0_cpu_nios2_oci_itrace"
324. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk"
325. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_xbrk"
326. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug"
327. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci"
328. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_test_bench:the_lab71_nios2_gen2_0_cpu_test_bench"
329. Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0"
330. Port Connectivity Checks: "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic"
331. Port Connectivity Checks: "lab71:u0|lab71_jtag_uart_0:jtag_uart_0"
332. Port Connectivity Checks: "lab71:u0"
333. Post-Synthesis Netlist Statistics for Top Partition
334. Elapsed Time Per Partition
335. Analysis & Synthesis Messages
336. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 31 22:34:40 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab6                                        ;
; Top-level Entity Name              ; lab7                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 52,356                                      ;
;     Total combinational functions  ; 32,115                                      ;
;     Dedicated logic registers      ; 21,689                                      ;
; Total registers                    ; 21689                                       ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,392                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab7               ; lab6               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; lab71/synthesis/lab71.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v                                                                     ; lab71       ;
; lab71/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_reset_controller.v                                        ; lab71       ;
; lab71/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_reset_synchronizer.v                                      ; lab71       ;
; lab71/synthesis/submodules/lab71_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_irq_mapper.sv                                              ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v                                        ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_006.v                  ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter.v                      ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; lab71       ;
; lab71/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; lab71       ;
; lab71/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ; lab71       ;
; lab71/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_std_synchronizer_nocut.v                                  ; lab71       ;
; lab71/synthesis/submodules/altera_merlin_width_adapter.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_width_adapter.sv                                   ; lab71       ;
; lab71/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux_001.sv                           ; lab71       ;
; lab71/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux.sv                               ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_demux_002.sv                         ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_demux.sv                             ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_mux_002.sv                           ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_mux.sv                               ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_demux_001.sv                         ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_demux.sv                             ; lab71       ;
; lab71/synthesis/submodules/altera_merlin_burst_adapter.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter.sv                                   ; lab71       ;
; lab71/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                            ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_008.sv                            ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_004.sv                            ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_002.sv                            ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_001.sv                            ; lab71       ;
; lab71/synthesis/submodules/lab71_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router.sv                                ; lab71       ;
; lab71/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; lab71       ;
; lab71/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; lab71       ;
; lab71/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_master_agent.sv                                    ; lab71       ;
; lab71/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_slave_translator.sv                                ; lab71       ;
; lab71/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_master_translator.sv                               ; lab71       ;
; lab71/synthesis/submodules/vga_text_avl_interface.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/vga_text_avl_interface.sv                                        ; lab71       ;
; lab71/synthesis/submodules/lab71_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_usb_rst.v                                                  ; lab71       ;
; lab71/synthesis/submodules/lab71_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_usb_gpx.v                                                  ; lab71       ;
; lab71/synthesis/submodules/lab71_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_timer_0.v                                                  ; lab71       ;
; lab71/synthesis/submodules/lab71_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sysid_qsys_0.v                                             ; lab71       ;
; lab71/synthesis/submodules/lab71_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_spi_0.v                                                    ; lab71       ;
; lab71/synthesis/submodules/lab71_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram_pll.v                                                ; lab71       ;
; lab71/synthesis/submodules/lab71_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram.v                                                    ; lab71       ;
; lab71/synthesis/submodules/lab71_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_onchip_memory2_0.hex                                       ; lab71       ;
; lab71/synthesis/submodules/lab71_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_onchip_memory2_0.v                                         ; lab71       ;
; lab71/synthesis/submodules/lab71_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0.v                                             ; lab71       ;
; lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v                                         ; lab71       ;
; lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; lab71       ;
; lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_tck.v                         ; lab71       ;
; lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; lab71       ;
; lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_test_bench.v                              ; lab71       ;
; lab71/synthesis/submodules/lab71_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_leds_pio.v                                                 ; lab71       ;
; lab71/synthesis/submodules/lab71_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_keycode.v                                                  ; lab71       ;
; lab71/synthesis/submodules/lab71_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_key.v                                                      ; lab71       ;
; lab71/synthesis/submodules/lab71_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v                                              ; lab71       ;
; lab71/synthesis/submodules/lab71_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_hex_digits_pio.v                                           ; lab71       ;
; Lab 7 alt_material/VGA_controller.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/VGA_controller.sv                                                        ;             ;
; Lab 7 alt_material/lab7.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv                                                                  ;             ;
; Lab 7 alt_material/font_rom.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/font_rom.sv                                                              ;             ;
; HexDriver.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/danahar2/Lab_63/Lab_6/HexDriver.sv                                                                                ;             ;
; scfifo.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                          ;             ;
; a_regfifo.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                       ;             ;
; a_dpfifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                        ;             ;
; a_i2fifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                        ;             ;
; a_fffifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                        ;             ;
; a_f2fifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                        ;             ;
; aglobal181.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                      ;             ;
; db/scfifo_9621.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danahar2/Lab_63/Lab_6/db/scfifo_9621.tdf                                                                          ;             ;
; db/a_dpfifo_bb01.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danahar2/Lab_63/Lab_6/db/a_dpfifo_bb01.tdf                                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danahar2/Lab_63/Lab_6/db/a_fefifo_7cf.tdf                                                                         ;             ;
; db/cntr_337.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danahar2/Lab_63/Lab_6/db/cntr_337.tdf                                                                             ;             ;
; db/altsyncram_dtn1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danahar2/Lab_63/Lab_6/db/altsyncram_dtn1.tdf                                                                      ;             ;
; db/cntr_n2b.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danahar2/Lab_63/Lab_6/db/cntr_n2b.tdf                                                                             ;             ;
; alt_jtag_atlantic.v                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_s0c1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danahar2/Lab_63/Lab_6/db/altsyncram_s0c1.tdf                                                                      ;             ;
; altera_std_synchronizer.v                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                           ;             ;
; db/altsyncram_0n61.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danahar2/Lab_63/Lab_6/db/altsyncram_0n61.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                            ;             ;
; db/altsyncram_upf1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/danahar2/Lab_63/Lab_6/db/altsyncram_upf1.tdf                                                                      ;             ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 52,356              ;
;                                             ;                     ;
; Total combinational functions               ; 32115               ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 30575               ;
;     -- 3 input functions                    ; 891                 ;
;     -- <=2 input functions                  ; 649                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 31882               ;
;     -- arithmetic mode                      ; 233                 ;
;                                             ;                     ;
; Total registers                             ; 21689               ;
;     -- Dedicated logic registers            ; 21689               ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 11392               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 20879               ;
; Total fan-out                               ; 194534              ;
; Average fan-out                             ; 3.58                ;
+---------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |lab7                                                                                                                                   ; 32115 (0)           ; 21689 (0)                 ; 11392       ; 0          ; 0            ; 0       ; 0         ; 141  ; 0            ; 0          ; |lab7                                                                                                                                                                                                                                                                                                                                                                                  ; lab7                                          ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                     ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                     ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                     ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                     ; work         ;
;    |lab71:u0|                                                                                                                           ; 31939 (0)           ; 21604 (0)                 ; 11392       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0                                                                                                                                                                                                                                                                                                                                                                         ; lab71                                         ; lab71        ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                       ; lab71        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                     ; lab71        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                     ; lab71        ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                       ; lab71        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                     ; lab71        ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                       ; lab71        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                     ; lab71        ;
;       |lab71_hex_digits_pio:hex_digits_pio|                                                                                             ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                     ; lab71_hex_digits_pio                          ; lab71        ;
;       |lab71_jtag_uart_0:jtag_uart_0|                                                                                                   ; 138 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                           ; lab71_jtag_uart_0                             ; lab71        ;
;          |alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|                                                                        ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                             ; work         ;
;          |lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|                                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                 ; lab71_jtag_uart_0_scfifo_r                    ; lab71        ;
;             |scfifo:rfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                    ; scfifo                                        ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                         ; scfifo_9621                                   ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                    ; a_dpfifo_bb01                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                            ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                       ; cntr_337                                      ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                            ; altsyncram_dtn1                               ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                              ; cntr_n2b                                      ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                    ; cntr_n2b                                      ; work         ;
;          |lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|                                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                 ; lab71_jtag_uart_0_scfifo_w                    ; lab71        ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                    ; scfifo                                        ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                         ; scfifo_9621                                   ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                    ; a_dpfifo_bb01                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                            ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                       ; cntr_337                                      ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                            ; altsyncram_dtn1                               ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                              ; cntr_n2b                                      ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                    ; cntr_n2b                                      ; work         ;
;       |lab71_key:key|                                                                                                                   ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_key:key                                                                                                                                                                                                                                                                                                                                                           ; lab71_key                                     ; lab71        ;
;       |lab71_keycode:keycode|                                                                                                           ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_keycode:keycode                                                                                                                                                                                                                                                                                                                                                   ; lab71_keycode                                 ; lab71        ;
;       |lab71_leds_pio:leds_pio|                                                                                                         ; 18 (18)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                 ; lab71_leds_pio                                ; lab71        ;
;       |lab71_mm_interconnect_0:mm_interconnect_0|                                                                                       ; 938 (0)             ; 945 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                               ; lab71_mm_interconnect_0                       ; lab71        ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 111 (111)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                         ; lab71        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser      ; lab71        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                ; lab71        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                            ; altera_std_synchronizer_nocut                 ; lab71        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                            ; altera_std_synchronizer_nocut                 ; lab71        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser      ; lab71        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                ; lab71        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                            ; altera_std_synchronizer_nocut                 ; lab71        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                            ; altera_std_synchronizer_nocut                 ; lab71        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser      ; lab71        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                ; lab71        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                            ; altera_std_synchronizer_nocut                 ; lab71        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                            ; altera_std_synchronizer_nocut                 ; lab71        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser      ; lab71        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                     ; altera_avalon_st_clock_crosser                ; lab71        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                ; altera_std_synchronizer_nocut                 ; lab71        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                ; altera_std_synchronizer_nocut                 ; lab71        ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                    ; lab71        ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                    ; lab71        ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator               ; lab71        ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 7 (7)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                    ; altera_merlin_master_translator               ; lab71        ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                     ; lab71        ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                     ; lab71        ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 18 (8)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                     ; lab71        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10 (10)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor              ; lab71        ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                     ; lab71        ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                     ; lab71        ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                     ; lab71        ;
;          |altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                     ; lab71        ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 7 (7)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 7 (7)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 10 (10)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|                                            ; 7 (7)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                ; lab71        ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 48 (48)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                   ; lab71        ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                   ; lab71        ;
;          |lab71_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                  ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                   ; lab71_mm_interconnect_0_cmd_demux             ; lab71        ;
;          |lab71_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                           ; lab71_mm_interconnect_0_cmd_demux_001         ; lab71        ;
;          |lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                              ; 16 (12)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                               ; lab71_mm_interconnect_0_cmd_mux_002           ; lab71        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                      ; lab71        ;
;          |lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                              ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                               ; lab71_mm_interconnect_0_cmd_mux_002           ; lab71        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                      ; lab71        ;
;          |lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                               ; lab71_mm_interconnect_0_cmd_mux_002           ; lab71        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                      ; lab71        ;
;          |lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|                                                                              ; 48 (44)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                                                               ; lab71_mm_interconnect_0_cmd_mux_002           ; lab71        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                      ; lab71        ;
;          |lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                              ; 57 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                                                               ; lab71_mm_interconnect_0_cmd_mux_002           ; lab71        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                      ; lab71        ;
;          |lab71_mm_interconnect_0_router:router|                                                                                        ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                         ; lab71_mm_interconnect_0_router                ; lab71        ;
;          |lab71_mm_interconnect_0_router_001:router_001|                                                                                ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                 ; lab71_mm_interconnect_0_router_001            ; lab71        ;
;          |lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                           ; lab71_mm_interconnect_0_rsp_demux_002         ; lab71        ;
;          |lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                           ; lab71_mm_interconnect_0_rsp_demux_002         ; lab71        ;
;          |lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_005|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                                                                                                                           ; lab71_mm_interconnect_0_rsp_demux_002         ; lab71        ;
;          |lab71_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                      ; 146 (146)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                       ; lab71_mm_interconnect_0_rsp_mux               ; lab71        ;
;          |lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                               ; lab71_mm_interconnect_0_rsp_mux_001           ; lab71        ;
;       |lab71_nios2_gen2_0:nios2_gen2_0|                                                                                                 ; 1009 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                         ; lab71_nios2_gen2_0                            ; lab71        ;
;          |lab71_nios2_gen2_0_cpu:cpu|                                                                                                   ; 1009 (716)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                              ; lab71_nios2_gen2_0_cpu                        ; lab71        ;
;             |lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|                                                     ; 293 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                        ; lab71_nios2_gen2_0_cpu_nios2_oci              ; lab71        ;
;                |lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                              ; lab71_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab71        ;
;                   |lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab71_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab71        ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                       ; work         ;
;                   |lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab71_nios2_gen2_0_cpu_debug_slave_tck        ; lab71        ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                       ; work         ;
;                   |sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy                                                                                ; sld_virtual_jtag_basic                        ; work         ;
;                |lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|                                    ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                    ; lab71_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab71        ;
;                |lab71_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_nios2_gen2_0_cpu_nios2_oci_break|                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                      ; lab71_nios2_gen2_0_cpu_nios2_oci_break        ; lab71        ;
;                |lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|                                      ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                      ; lab71_nios2_gen2_0_cpu_nios2_oci_debug        ; lab71        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; altera_std_synchronizer                       ; work         ;
;                |lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|                                            ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                            ; lab71_nios2_gen2_0_cpu_nios2_ocimem           ; lab71        ;
;                   |lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab71_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab71        ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                    ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                               ; work         ;
;             |lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                         ; lab71_nios2_gen2_0_cpu_register_bank_a_module ; lab71        ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                ; altsyncram_s0c1                               ; work         ;
;             |lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                         ; lab71_nios2_gen2_0_cpu_register_bank_b_module ; lab71        ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                    ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                ; altsyncram_s0c1                               ; work         ;
;       |lab71_onchip_memory2_0:onchip_memory2_0|                                                                                         ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                 ; lab71_onchip_memory2_0                        ; lab71        ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                       ; altsyncram                                    ; work         ;
;             |altsyncram_upf1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_upf1:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_upf1                               ; work         ;
;       |lab71_sdram:sdram|                                                                                                               ; 289 (236)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_sdram:sdram                                                                                                                                                                                                                                                                                                                                                       ; lab71_sdram                                   ; lab71        ;
;          |lab71_sdram_input_efifo_module:the_lab71_sdram_input_efifo_module|                                                            ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_sdram:sdram|lab71_sdram_input_efifo_module:the_lab71_sdram_input_efifo_module                                                                                                                                                                                                                                                                                     ; lab71_sdram_input_efifo_module                ; lab71        ;
;       |lab71_sdram_pll:sdram_pll|                                                                                                       ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                               ; lab71_sdram_pll                               ; lab71        ;
;          |lab71_sdram_pll_altpll_vg92:sd1|                                                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                               ; lab71_sdram_pll_altpll_vg92                   ; lab71        ;
;          |lab71_sdram_pll_stdsync_sv6:stdsync2|                                                                                         ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                          ; lab71_sdram_pll_stdsync_sv6                   ; lab71        ;
;             |lab71_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_stdsync_sv6:stdsync2|lab71_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                     ; lab71_sdram_pll_dffpipe_l2c                   ; lab71        ;
;       |lab71_spi_0:spi_0|                                                                                                               ; 109 (109)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                       ; lab71_spi_0                                   ; lab71        ;
;       |lab71_timer_0:timer_0|                                                                                                           ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                   ; lab71_timer_0                                 ; lab71        ;
;       |lab71_usb_gpx:usb_irq|                                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                   ; lab71_usb_gpx                                 ; lab71        ;
;       |lab71_usb_rst:usb_rst|                                                                                                           ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|lab71_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                   ; lab71_usb_rst                                 ; lab71        ;
;       |vga_text_avl_interface:vga_text_mode_controller_0|                                                                               ; 29172 (29128)       ; 19299 (19276)             ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0                                                                                                                                                                                                                                                                                                                       ; vga_text_avl_interface                        ; lab71        ;
;          |vga_controller:myVGA|                                                                                                         ; 44 (44)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:myVGA                                                                                                                                                                                                                                                                                                  ; vga_controller                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                              ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                 ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                         ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                       ; sld_shadow_jsm                                ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------+
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                       ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                       ;
; lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_upf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; lab71_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0                                                                                                                                                                                                                                                            ; lab71.qsys      ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                        ; lab71.qsys      ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_irq_mapper:irq_mapper                                                                                                                                                                                                                                ; lab71.qsys      ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_key:key                                                                                                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_keycode:keycode                                                                                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_leds_pio:leds_pio                                                                                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                      ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                              ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|lab71_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                                                ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                                  ; lab71.qsys      ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                          ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                 ; lab71.qsys      ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                             ; lab71.qsys      ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                             ; lab71.qsys      ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                             ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                           ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                               ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                          ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                           ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                 ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                       ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                             ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                 ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                            ; lab71.qsys      ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                        ; lab71.qsys      ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                     ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                           ; lab71.qsys      ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                 ; lab71.qsys      ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                       ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                         ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router:router                                                                                                                                                                            ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_001:router_001                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_002                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_003                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_004                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_005                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_006                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_007                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_008:router_008                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_009                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_010                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_011                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_012                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_013                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_014                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_015                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_016                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_017                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                          ; lab71.qsys      ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                              ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                         ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                         ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                               ; lab71.qsys      ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                           ; lab71.qsys      ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                           ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                               ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                           ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                 ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                       ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                             ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                       ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                             ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                       ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                             ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                       ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                             ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                       ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                             ; lab71.qsys      ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent                                                                                                                                          ; lab71.qsys      ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                                     ; lab71.qsys      ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator                                                                                                                                ; lab71.qsys      ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                            ; lab71.qsys      ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                 ; lab71.qsys      ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                    ; lab71.qsys      ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                     ; lab71.qsys      ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                 ; lab71.qsys      ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                 ; lab71.qsys      ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_sdram:sdram                                                                                                                                                                                                                                          ; lab71.qsys      ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_sdram_pll:sdram_pll                                                                                                                                                                                                                                  ; lab71.qsys      ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_spi_0:spi_0                                                                                                                                                                                                                                          ; lab71.qsys      ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                            ; lab71.qsys      ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_timer_0:timer_0                                                                                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_usb_gpx:usb_gpx                                                                                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_usb_gpx:usb_irq                                                                                                                                                                                                                                      ; lab71.qsys      ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |lab7|lab71:u0|lab71_usb_rst:usb_rst                                                                                                                                                                                                                                      ; lab71.qsys      ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab71:u0|lab71_sdram:sdram|m_next                                      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab71:u0|lab71_sdram:sdram|m_state                                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |lab7|lab71:u0|lab71_sdram:sdram|i_next        ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab71:u0|lab71_sdram:sdram|i_state                                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,3,5,9..11,15,16,19..21,23,24,26..28,31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|av_chipselect_pre                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_im:the_lab71_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_im:the_lab71_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                     ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                     ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                          ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                          ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                        ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                        ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                        ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                   ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                   ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                   ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                   ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                             ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                             ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                       ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                       ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                 ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,4,6..8,12..14,17,18,22,25,29]                                                                                                                                                        ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                      ;
; lab71:u0|lab71_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                            ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                             ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                              ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|waitrequest_reset_override                                                                                                                                                                  ; Merged with lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                  ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                           ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                   ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                   ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                   ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                   ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                 ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                 ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                       ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                       ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                        ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                        ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                             ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                             ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                             ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                             ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                        ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                        ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                    ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                      ; Merged with lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 1411                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count_zero_flag,                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                     ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                         ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                     ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                     ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                     ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                     ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                         ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                         ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port clock_enable ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[1],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|share_count[0]                                                                                                                                                                                                                ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|locked[0]                                                                                                                                                                                                                     ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                               ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                               ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                           ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[31]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[30]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[29]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[28]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[27]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[26]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[25]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[24]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[23]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[22]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[21]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[20]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[19]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[18]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[17]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[16]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[15]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[14]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[13]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[12]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[11]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[10]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[9]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[8]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[7]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[6]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[5]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[4]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[3]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_key:key|readdata[2]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                      ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                      ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                      ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                      ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                      ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                      ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                        ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                 ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                   ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                 ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                   ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                 ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                   ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                           ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                             ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                           ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                             ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                             ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                     ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                     ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                     ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                     ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                               ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                 ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                               ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                 ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; lab71:u0|lab71_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                            ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                              ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                    ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                          ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                 ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                     ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                 ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                               ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                        ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                        ; Stuck at GND                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                       ; Stuck at VCC                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                       ; Stuck at VCC                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                       ; Stuck at VCC                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                       ; Stuck at VCC                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                 ; Lost Fanouts                   ; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 21689 ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 248   ;
; Number of registers using Asynchronous Clear ; 1798  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20602 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab71:u0|lab71_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                              ; 3       ;
; lab71:u0|lab71_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                              ; 3       ;
; lab71:u0|lab71_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                              ; 3       ;
; lab71:u0|lab71_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                              ; 3       ;
; lab71:u0|lab71_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                              ; 3       ;
; lab71:u0|lab71_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                              ; 3       ;
; lab71:u0|lab71_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                              ; 3       ;
; lab71:u0|lab71_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                             ; 3       ;
; lab71:u0|lab71_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                             ; 3       ;
; lab71:u0|lab71_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                             ; 1       ;
; lab71:u0|lab71_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; lab71:u0|lab71_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; lab71:u0|lab71_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                              ; 654     ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                   ; 38      ;
; lab71:u0|lab71_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                           ; 11      ;
; lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 472     ;
; lab71:u0|lab71_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                             ; 2       ;
; lab71:u0|lab71_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; lab71:u0|lab71_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; lab71:u0|lab71_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; 1       ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                               ; 15      ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                           ; 4       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                      ; 10      ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                    ; 3       ;
; lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; lab71:u0|lab71_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                  ; 2       ;
; lab71:u0|lab71_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                  ; 2       ;
; lab71:u0|lab71_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab71:u0|lab71_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab71:u0|lab71_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                   ; 2       ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; 11      ;
; lab71:u0|lab71_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                              ; 2       ;
; lab71:u0|lab71_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                            ; 1       ;
; lab71:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; 1       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                              ; 10      ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                    ; 3       ;
; lab71:u0|lab71_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                                      ; 1       ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; lab71:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                    ; 2       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                    ; 2       ;
; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                    ; 2       ;
; lab71:u0|lab71_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                   ; 2       ;
; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                               ; 3       ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; lab71:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                        ; 2       ;
; lab71:u0|lab71_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                                    ; 2       ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; lab71:u0|lab71_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                                    ; 2       ;
; lab71:u0|lab71_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                                    ; 2       ;
; lab71:u0|lab71_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                                    ; 2       ;
; lab71:u0|lab71_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                                    ; 2       ;
; lab71:u0|lab71_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                                    ; 2       ;
; lab71:u0|lab71_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                                    ; 2       ;
; lab71:u0|lab71_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                                   ; 2       ;
; lab71:u0|lab71_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                                   ; 2       ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 72                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator|wait_latency_counter[0]                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[4]                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                               ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_spi_0:spi_0|shift_reg[7]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|green[3]                                                                                                                                                                                                                                                          ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |lab7|lab71:u0|lab71_spi_0:spi_0|data_to_cpu[11]                                                                                                                                                                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_spi_0:spi_0|data_to_cpu[6]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                               ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                     ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_sdram:sdram|lab71_sdram_input_efifo_module:the_lab71_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[600][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[599][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[598][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[597][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[596][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[595][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[594][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[593][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[592][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[591][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[590][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[589][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[588][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[587][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[586][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[585][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[584][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[583][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[582][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[581][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[580][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[579][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[578][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[577][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[576][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[575][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[574][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[573][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[572][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[571][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[570][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[569][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[568][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[567][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[566][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[565][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[564][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[563][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[562][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[561][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[560][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[559][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[558][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[557][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[556][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[555][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[554][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[553][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[552][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[551][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[550][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[549][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[548][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[547][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[546][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[545][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[544][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[543][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[542][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[541][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[540][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[539][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[538][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[537][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[536][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[535][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[534][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[533][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[532][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[531][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[530][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[529][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[528][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[527][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[526][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[525][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[524][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[523][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[522][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[521][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[520][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[519][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[518][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[517][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[516][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[515][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[514][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[513][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[512][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[511][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[510][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[509][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[508][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[507][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[506][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[505][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[504][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[503][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[502][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[501][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[500][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[499][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[498][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[497][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[496][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[495][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[494][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[493][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[492][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[491][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[490][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[489][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[488][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[487][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[486][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[485][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[484][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[483][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[482][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[481][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[480][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[479][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[478][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[477][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[476][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[475][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[474][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[473][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[472][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[471][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[470][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[469][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[468][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[467][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[466][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[465][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[464][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[463][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[462][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[461][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[460][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[459][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[458][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[457][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[456][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[455][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[454][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[453][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[452][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[451][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[450][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[449][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[448][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[447][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[446][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[445][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[444][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[443][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[442][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[441][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[440][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[439][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[438][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[437][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[436][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[435][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[434][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[433][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[432][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[431][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[430][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[429][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[428][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[427][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[426][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[425][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[424][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[423][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[422][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[421][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[420][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[419][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[418][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[417][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[416][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[415][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[414][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[413][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[412][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[411][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[410][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[409][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[408][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[407][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[406][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[405][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[404][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[403][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[402][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[401][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[400][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[399][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[398][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[397][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[396][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[395][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[394][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[393][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[392][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[391][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[390][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[389][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[388][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[387][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[386][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[385][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[384][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[383][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[382][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[381][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[380][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[379][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[378][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[377][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[376][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[375][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[374][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[373][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[372][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[371][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[370][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[369][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[368][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[367][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[366][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[365][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[364][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[363][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[362][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[361][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[360][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[359][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[358][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[357][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[356][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[355][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[354][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[353][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[352][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[351][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[350][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[349][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[348][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[347][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[346][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[345][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[344][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[343][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[342][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[341][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[340][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[339][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[338][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[337][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[336][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[335][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[334][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[333][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[332][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[331][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[330][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[329][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[328][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[327][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[326][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[325][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[324][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[323][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[322][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[321][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[320][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[319][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[318][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[317][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[316][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[315][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[314][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[313][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[312][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[311][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[310][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[309][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[308][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[307][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[306][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[305][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[304][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[303][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[302][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[301][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[300][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[299][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[298][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[297][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[296][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[295][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[294][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[293][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[292][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[291][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[290][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[289][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[288][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[287][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[286][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[285][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[284][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[283][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[282][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[281][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[280][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[279][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[278][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[277][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[276][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[275][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[274][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[273][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[272][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[271][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[270][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[269][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[268][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[267][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[266][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[265][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[264][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[263][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[262][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[261][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[260][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[259][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[258][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[257][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[256][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[255][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[254][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[253][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[252][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[251][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[250][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[249][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[248][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[247][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[246][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[245][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[244][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[243][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[242][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[241][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[240][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[239][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[238][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[237][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[236][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[235][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[234][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[233][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[232][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[231][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[230][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[229][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[228][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[227][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[226][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[225][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[224][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[223][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[222][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[221][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[220][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[219][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[218][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[217][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[216][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[215][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[214][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[213][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[212][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[211][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[210][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[209][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[208][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[207][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[206][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[205][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[204][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[203][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[202][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[201][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[200][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[199][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[198][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[197][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[196][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[195][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[194][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[193][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[192][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[191][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[190][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[189][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[188][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[187][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[186][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[185][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[184][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[183][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[182][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[181][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[180][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[179][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[178][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[177][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[176][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[175][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[174][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[173][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[172][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[171][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[170][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[169][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[168][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[167][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[166][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[165][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[164][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[163][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[162][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[161][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[160][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[159][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[158][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[157][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[156][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[155][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[154][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[153][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[152][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[151][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[150][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[149][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[148][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[147][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[146][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[145][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[144][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[143][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[142][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[141][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[140][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[139][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[138][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[137][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[136][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[135][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[134][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[133][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[132][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[131][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[130][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[129][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[128][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][0]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[127][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[126][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[125][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[124][30]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[123][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[122][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[121][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[120][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][7]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[119][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[118][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[117][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[116][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[115][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][10]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][22]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[114][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][23]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[113][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[112][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][12]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[111][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][6]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][17]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[110][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][13]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[109][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][5]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[108][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][20]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[107][28]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][4]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][11]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[106][31]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][1]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][18]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[105][27]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][9]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[104][26]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][2]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][16]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[103][24]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][14]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[102][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][15]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][19]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[101][25]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][3]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][8]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][21]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[100][29]                                                                                                                                                                                                                                                ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[99][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][6]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][9]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[98][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[97][30]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[96][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][9]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[95][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][13]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[94][26]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[93][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][21]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[92][30]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][13]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[91][30]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[90][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][2]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[89][30]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][6]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[88][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[87][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][13]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[86][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[85][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[84][26]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][2]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[83][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[82][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][9]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[81][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[80][26]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[79][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][3]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[78][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[77][26]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][9]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[76][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][7]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[75][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[74][28]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][9]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[73][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[72][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[71][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[70][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[69][30]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[68][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[67][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[66][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][13]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][21]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[65][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][6]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[64][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[63][28]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[62][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[61][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][7]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[60][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][7]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[59][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][9]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[58][28]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][7]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][21]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[57][28]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][3]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[56][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][3]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[55][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][2]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[54][26]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][13]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[53][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][9]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[52][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][17]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[51][26]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[50][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[49][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][7]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[48][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[47][28]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][2]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[46][26]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][7]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[45][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[44][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][7]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[43][26]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[42][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[41][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][7]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[40][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][3]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[39][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][6]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[38][30]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[37][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[36][30]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][21]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[35][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][7]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[34][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][13]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[33][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][2]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][21]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[32][28]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[31][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][6]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[30][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[29][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[28][30]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][3]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[27][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][6]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][11]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[26][28]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][3]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][9]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][21]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[25][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[24][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][2]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][21]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[23][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][6]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][17]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[22][31]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][21]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[21][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][4]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][9]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][16]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[20][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][18]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[19][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][0]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][13]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][21]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[18][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][23]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[17][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][15]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[16][29]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][6]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][19]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[15][26]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][14]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[14][25]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][5]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][10]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[13][28]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][8]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[12][24]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][2]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][20]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[11][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][1]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][12]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][22]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[10][27]                                                                                                                                                                                                                                                 ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][7]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][13]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][22]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[9][27]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][2]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][13]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][22]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[8][28]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][2]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][10]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][23]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[7][26]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][7]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][15]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][16]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[6][29]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][0]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][9]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][20]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[5][26]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][3]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][8]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][23]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[4][30]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][7]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][11]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][16]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[3][27]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][3]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][12]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][23]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[2][31]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][1]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][13]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][17]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[1][25]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][1]                                                                                                                                                                                                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][14]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][16]                                                                                                                                                                                                                                                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|LOCAL_REG[0][31]                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |lab7|lab71:u0|lab71_sdram:sdram|active_addr[11]                                                                                                                                                                                                                                                                                   ;
; 1024:1             ; 32 bits   ; 21824 LEs     ; 12832 LEs            ; 8992 LEs               ; Yes        ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|AVL_READDATA[8]                                                                                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab7|lab71:u0|lab71_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|E_logic_result[27]                                                                                                                                                                                                                                       ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab7|lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab7|lab71:u0|lab71_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |lab7|lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab7|lab71:u0|lab71_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                        ;
; 4096:1             ; 8 bits    ; 21840 LEs     ; 12832 LEs            ; 9008 LEs               ; No         ; |lab7|lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|Mux19302                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_upf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_sdram:sdram             ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------+
; Source assignments for lab71:u0|lab71_sdram_pll:sdram_pll ;
+----------------+-------+------+---------------------------+
; Assignment     ; Value ; From ; To                        ;
+----------------+-------+------+---------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                ;
+----------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_stdsync_sv6:stdsync2|lab71_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                        ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for lab71:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------+-------------------------------------------------+
; Parameter Name ; Value                      ; Type                                            ;
+----------------+----------------------------+-------------------------------------------------+
; INIT_FILE      ; lab71_onchip_memory2_0.hex ; String                                          ;
+----------------+----------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                  ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                               ;
; WIDTH_A                            ; 32                         ; Signed Integer                                        ;
; WIDTHAD_A                          ; 2                          ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4                          ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WIDTH_B                            ; 1                          ; Untyped                                               ;
; WIDTHAD_B                          ; 1                          ; Untyped                                               ;
; NUMWORDS_B                         ; 1                          ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                               ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; INIT_FILE                          ; lab71_onchip_memory2_0.hex ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 4                          ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                               ;
; DEVICE_FAMILY                      ; MAX 10                     ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_upf1            ; Untyped                                               ;
+------------------------------------+----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:myVGA ;
+----------------+------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                           ;
+----------------+------------+------------------------------------------------------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                                                                ;
; vlines         ; 1000001100 ; Unsigned Binary                                                                                ;
+----------------+------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:myFontRom ;
+----------------+----------------------------------------------------------------------------------+------------------------+
; Parameter Name ; Value                                                                            ; Type                   ;
+----------------+----------------------------------------------------------------------------------+------------------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer         ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer         ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record           ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                        ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                        ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                        ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                        ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                        ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                        ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                        ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                        ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                        ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                        ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                        ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                        ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                        ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                        ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                        ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                        ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                        ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                        ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                        ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                        ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                        ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                        ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                        ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                        ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                        ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                        ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                        ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                        ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                        ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                        ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                        ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                        ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                        ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                        ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                        ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                        ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                        ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                        ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                        ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                        ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                        ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                        ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                        ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                        ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                        ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                        ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                        ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                        ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                        ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                        ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                        ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                        ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                        ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                        ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                        ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                        ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                        ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                        ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                        ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                        ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                        ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                        ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                        ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                        ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                        ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                        ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                        ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                        ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                        ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                        ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                        ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                        ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                        ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                        ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                        ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                        ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                        ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                        ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                        ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                        ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                        ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                        ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                        ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                        ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                        ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                        ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                        ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                        ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                        ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                        ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                        ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                        ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                        ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                        ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                        ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                        ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                        ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                        ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                        ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                        ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                        ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                        ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                        ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                        ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                        ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                        ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                        ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                        ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                        ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                        ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                        ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                        ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                        ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                        ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                        ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                        ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                        ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                        ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                        ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                        ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                        ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                        ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                        ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                        ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                        ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                        ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                        ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                        ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                        ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                        ;
;                ; 00000,00000000,00000000,00000000)                                                ;                        ;
+----------------+----------------------------------------------------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:myROM ;
+----------------+----------------------------------------------------------------------------------+--------------------+
; Parameter Name ; Value                                                                            ; Type               ;
+----------------+----------------------------------------------------------------------------------+--------------------+
; ADDR_WIDTH     ; 11                                                                               ; Signed Integer     ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer     ;
; ROM            ; (00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ; Array/Record       ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,01111110,10000001,10100101,10000001,10000001,10111101,10011001,10000001,10000 ;                    ;
; ROM            ; 001,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111110,1111 ;                    ;
; ROM            ; 1111,11011011,11111111,11111111,11000011,11100111,11111111,11111111,01111110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01101100,11 ;                    ;
; ROM            ; 111110,11111110,11111110,11111110,01111100,00111000,00010000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00010000,00111000,01111100, ;                    ;
; ROM            ; 11111110,01111100,00111000,00010000,00000000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,00011000,00111100,00111100,11100111,11100111,1110011 ;                    ;
; ROM            ; 1,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00000000,00011000,00111100,01111110,11111111,11111111,01111110,00011000,00011 ;                    ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000000,00000000,00011000,00111100,00111100,00011000,00000000,00000000,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,11111111,11111111,11111111,11111111,11111111,11 ;                    ;
; ROM            ; 111111,11100111,11000011,11000011,11100111,11111111,11111111,11111111,11111111,1 ;                    ;
; ROM            ; 1111111,11111111,00000000,00000000,00000000,00000000,00000000,00111100,01100110, ;                    ;
; ROM            ; 01000010,01000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,11111111,11111111,11111111,11111111,11111111,11000011,10011001,10111101,1011110 ;                    ;
; ROM            ; 1,10011001,11000011,11111111,11111111,11111111,11111111,11111111,00000000,000000 ;                    ;
; ROM            ; 00,00011110,00001110,00011010,00110010,01111000,11001100,11001100,11001100,11001 ;                    ;
; ROM            ; 100,01111000,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                    ;
; ROM            ; 0110,01100110,01100110,01100110,00111100,00011000,01111110,00011000,00011000,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111111,00110011,00111111,00 ;                    ;
; ROM            ; 110000,00110000,00110000,00110000,01110000,11110000,11100000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,01111111,01100011,01111111,01100011,01100011, ;                    ;
; ROM            ; 01100011,01100011,01100111,11100111,11100110,11000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,00011000,00011000,11011011,00111100,11100111,0011110 ;                    ;
; ROM            ; 0,11011011,00011000,00011000,00000000,00000000,00000000,00000000,00000000,100000 ;                    ;
; ROM            ; 00,11000000,11100000,11110000,11111000,11111110,11111000,11110000,11100000,11000 ;                    ;
; ROM            ; 000,10000000,00000000,00000000,00000000,00000000,00000000,00000010,00000110,0000 ;                    ;
; ROM            ; 1110,00011110,00111110,11111110,00111110,00011110,00001110,00000110,00000010,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                    ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,00000000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,01100110,01100110,01100110,01100110,01100110, ;                    ;
; ROM            ; 01100110,01100110,00000000,01100110,01100110,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,01111111,11011011,11011011,11011011,01111011,00011011,0001101 ;                    ;
; ROM            ; 1,00011011,00011011,00011011,00000000,00000000,00000000,00000000,00000000,011111 ;                    ;
; ROM            ; 00,11000110,01100000,00111000,01101100,11000110,11000110,01101100,00111000,00001 ;                    ;
; ROM            ; 100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,11111110,11111110,11111110,11111110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,01111110,00 ;                    ;
; ROM            ; 011000,00011000,00011000,01111110,00111100,00011000,01111110,00110000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111100,01111110,00011000,00011000, ;                    ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00011000,00011000,00011000,00011000,00011000,00011000,0001100 ;                    ;
; ROM            ; 0,01111110,00111100,00011000,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00000000,00000000,00000000,00011000,00001100,11111110,00001100,00011000,00000 ;                    ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000000,00110000,01100000,11111110,01100000,00110000,00000000,00000000,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                    ;
; ROM            ; 000000,11000000,11000000,11000000,11111110,00000000,00000000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00100100,01100110, ;                    ;
; ROM            ; 11111111,01100110,00100100,00000000,00000000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,00000000,00010000,00111000,00111000,01111100,0111110 ;                    ;
; ROM            ; 0,11111110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00000000,00000000,11111110,11111110,01111100,01111100,00111000,00111000,00010 ;                    ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00011000,00111100,00111100,00 ;                    ;
; ROM            ; 111100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,01100110,01100110,01100110,00100100,00000000,00000000, ;                    ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,01101100,01101100,11111110,01101100,01101100,0110110 ;                    ;
; ROM            ; 0,11111110,01101100,01101100,00000000,00000000,00000000,00000000,00011000,000110 ;                    ;
; ROM            ; 00,01111100,11000110,11000010,11000000,01111100,00000110,00000110,10000110,11000 ;                    ;
; ROM            ; 110,01111100,00011000,00011000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,11000010,11000110,00001100,00011000,00110000,01100000,11000110,10000110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,01101100,01101100,00 ;                    ;
; ROM            ; 111000,01110110,11011100,11001100,11001100,11001100,01110110,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00110000,00110000,00110000,01100000,00000000,00000000, ;                    ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00001100,00011000,00110000,00110000,00110000,00110000,0011000 ;                    ;
; ROM            ; 0,00110000,00011000,00001100,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00110000,00011000,00001100,00001100,00001100,00001100,00001100,00001100,00011 ;                    ;
; ROM            ; 000,00110000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000000,01100110,00111100,11111111,00111100,01100110,00000000,00000000,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00 ;                    ;
; ROM            ; 011000,00011000,01111110,00011000,00011000,00000000,00000000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000, ;                    ;
; ROM            ; 00000000,00000000,00011000,00011000,00011000,00110000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01111110,0000000 ;                    ;
; ROM            ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011 ;                    ;
; ROM            ; 000,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000010,00000110,00001100,00011000,00110000,01100000,11000000,10000000,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                    ;
; ROM            ; 001110,11011110,11110110,11100110,11000110,11000110,01111100,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00111000,01111000,00011000,00011000, ;                    ;
; ROM            ; 00011000,00011000,00011000,00011000,01111110,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,01111100,11000110,00000110,00001100,00011000,00110000,0110000 ;                    ;
; ROM            ; 0,11000000,11000110,11111110,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,01111100,11000110,00000110,00000110,00111100,00000110,00000110,00000110,11000 ;                    ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00001100,0001 ;                    ;
; ROM            ; 1100,00111100,01101100,11001100,11111110,00001100,00001100,00001100,00011110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111110,11000000,11000000,11 ;                    ;
; ROM            ; 000000,11111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00111000,01100000,11000000,11000000,11111100, ;                    ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,11111110,11000110,00000110,00000110,00001100,00011000,0011000 ;                    ;
; ROM            ; 0,00110000,00110000,00110000,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,01111100,11000110,11000110,11000110,01111100,11000110,11000110,11000110,11000 ;                    ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                    ;
; ROM            ; 0110,11000110,11000110,01111110,00000110,00000110,00000110,00001100,01111000,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00011000,00 ;                    ;
; ROM            ; 011000,00000000,00000000,00000000,00011000,00011000,00000000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00011000,00011000,00000000, ;                    ;
; ROM            ; 00000000,00000000,00011000,00011000,00110000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,00000110,00001100,00011000,00110000,01100000,0011000 ;                    ;
; ROM            ; 0,00011000,00001100,00000110,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00000000,00000000,00000000,01111110,00000000,00000000,01111110,00000000,00000 ;                    ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0110 ;                    ;
; ROM            ; 0000,00110000,00011000,00001100,00000110,00001100,00011000,00110000,01100000,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,00 ;                    ;
; ROM            ; 001100,00011000,00011000,00011000,00000000,00011000,00011000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11011110, ;                    ;
; ROM            ; 11011110,11011110,11011100,11000000,01111100,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00010000,00111000,01101100,11000110,11000110,11111110,1100011 ;                    ;
; ROM            ; 0,11000110,11000110,11000110,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,11111100,01100110,01100110,01100110,01111100,01100110,01100110,01100110,01100 ;                    ;
; ROM            ; 110,11111100,00000000,00000000,00000000,00000000,00000000,00000000,00111100,0110 ;                    ;
; ROM            ; 0110,11000010,11000000,11000000,11000000,11000000,11000010,01100110,00111100,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111000,01101100,01100110,01 ;                    ;
; ROM            ; 100110,01100110,01100110,01100110,01100110,01101100,11111000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,11111110,01100110,01100010,01101000,01111000, ;                    ;
; ROM            ; 01101000,01100000,01100010,01100110,11111110,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,11111110,01100110,01100010,01101000,01111000,01101000,0110000 ;                    ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00111100,01100110,11000010,11000000,11000000,11011110,11000110,11000110,01100 ;                    ;
; ROM            ; 110,00111010,00000000,00000000,00000000,00000000,00000000,00000000,11000110,1100 ;                    ;
; ROM            ; 0110,11000110,11000110,11111110,11000110,11000110,11000110,11000110,11000110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00011000,00011000,00 ;                    ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00011110,00001100,00001100,00001100,00001100, ;                    ;
; ROM            ; 00001100,11001100,11001100,11001100,01111000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,11100110,01100110,01100110,01101100,01111000,01111000,0110110 ;                    ;
; ROM            ; 0,01100110,01100110,11100110,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,11110000,01100000,01100000,01100000,01100000,01100000,01100000,01100010,01100 ;                    ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1110 ;                    ;
; ROM            ; 0111,11111111,11111111,11011011,11000011,11000011,11000011,11000011,11000011,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000110,11100110,11110110,11 ;                    ;
; ROM            ; 111110,11011110,11001110,11000110,11000110,11000110,11000110,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110, ;                    ;
; ROM            ; 11000110,11000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,11111100,01100110,01100110,01100110,01111100,01100000,0110000 ;                    ;
; ROM            ; 0,01100000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,01111100,11000110,11000110,11000110,11000110,11000110,11000110,11010110,11011 ;                    ;
; ROM            ; 110,01111100,00001100,00001110,00000000,00000000,00000000,00000000,11111100,0110 ;                    ;
; ROM            ; 0110,01100110,01100110,01111100,01101100,01100110,01100110,01100110,11100110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,01 ;                    ;
; ROM            ; 100000,00111000,00001100,00000110,11000110,11000110,01111100,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,11111111,11011011,10011001,00011000,00011000, ;                    ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000110,1100011 ;                    ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,11000011,11000011,11000011,11000011,11000011,11000011,11000011,01100110,00111 ;                    ;
; ROM            ; 100,00011000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,1100 ;                    ;
; ROM            ; 0011,11000011,11000011,11000011,11011011,11011011,11111111,01100110,01100110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11000011,11000011,01100110,00 ;                    ;
; ROM            ; 111100,00011000,00011000,00111100,01100110,11000011,11000011,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,11000011,11000011,11000011,01100110,00111100, ;                    ;
; ROM            ; 00011000,00011000,00011000,00011000,00111100,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,11111111,11000011,10000110,00001100,00011000,00110000,0110000 ;                    ;
; ROM            ; 0,11000001,11000011,11111111,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00111100,00110000,00110000,00110000,00110000,00110000,00110000,00110000,00110 ;                    ;
; ROM            ; 000,00111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,1000 ;                    ;
; ROM            ; 0000,11000000,11100000,01110000,00111000,00011100,00001110,00000110,00000010,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111100,00001100,00001100,00 ;                    ;
; ROM            ; 001100,00001100,00001100,00001100,00001100,00001100,00111100,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00010000,00111000,01101100,11000110,00000000,00000000,00000000, ;                    ;
; ROM            ; 00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                    ;
; ROM            ; 0,00000000,00000000,00000000,00000000,11111111,00000000,00000000,00110000,001100 ;                    ;
; ROM            ; 00,00011000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                    ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000000,01111000,00001100,01111100,11001100,11001100,11001100,01110110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11100000,01100000,01100000,01 ;                    ;
; ROM            ; 111000,01101100,01100110,01100110,01100110,01100110,01111100,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,01111100,11000110, ;                    ;
; ROM            ; 11000000,11000000,11000000,11000110,01111100,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00011100,00001100,00001100,00111100,01101100,11001100,1100110 ;                    ;
; ROM            ; 0,11001100,11001100,01110110,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11111110,11000000,11000000,11000 ;                    ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00111000,0110 ;                    ;
; ROM            ; 1100,01100100,01100000,11110000,01100000,01100000,01100000,01100000,11110000,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                    ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,11001100,0 ;                    ;
; ROM            ; 1111000,00000000,00000000,00000000,11100000,01100000,01100000,01101100,01110110, ;                    ;
; ROM            ; 01100110,01100110,01100110,01100110,11100110,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00011000,00011000,00000000,00111000,00011000,00011000,0001100 ;                    ;
; ROM            ; 0,00011000,00011000,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00000110,00000110,00000000,00001110,00000110,00000110,00000110,00000110,00000 ;                    ;
; ROM            ; 110,00000110,01100110,01100110,00111100,00000000,00000000,00000000,11100000,0110 ;                    ;
; ROM            ; 0000,01100000,01100110,01101100,01111000,01111000,01101100,01100110,11100110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00111000,00011000,00011000,00 ;                    ;
; ROM            ; 011000,00011000,00011000,00011000,00011000,00011000,00111100,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11100110,11111111, ;                    ;
; ROM            ; 11011011,11011011,11011011,11011011,11011011,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11011100,01100110,01100110,0110011 ;                    ;
; ROM            ; 0,01100110,01100110,01100110,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00000000,00000000,00000000,01111100,11000110,11000110,11000110,11000110,11000 ;                    ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000000,11011100,01100110,01100110,01100110,01100110,01100110,01111100,011 ;                    ;
; ROM            ; 00000,01100000,11110000,00000000,00000000,00000000,00000000,00000000,00000000,01 ;                    ;
; ROM            ; 110110,11001100,11001100,11001100,11001100,11001100,01111100,00001100,00001100,0 ;                    ;
; ROM            ; 0011110,00000000,00000000,00000000,00000000,00000000,00000000,11011100,01110110, ;                    ;
; ROM            ; 01100110,01100000,01100000,01100000,11110000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,01111100,11000110,01100000,0011100 ;                    ;
; ROM            ; 0,00001100,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00010000,00110000,00110000,11111100,00110000,00110000,00110000,00110000,00110 ;                    ;
; ROM            ; 110,00011100,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000000,11001100,11001100,11001100,11001100,11001100,11001100,01110110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,11 ;                    ;
; ROM            ; 000011,11000011,11000011,11000011,01100110,00111100,00011000,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00000000,00000000,00000000,11000011,11000011, ;                    ;
; ROM            ; 11000011,11011011,11011011,11111111,01100110,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,11000011,01100110,00111100,0001100 ;                    ;
; ROM            ; 0,00111100,01100110,11000011,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,00000000,00000000,00000000,11000110,11000110,11000110,11000110,11000110,11000 ;                    ;
; ROM            ; 110,01111110,00000110,00001100,11111000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00000000,11111110,11001100,00011000,00110000,01100000,11000110,11111110,000 ;                    ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,00001110,00011000,00011000,00 ;                    ;
; ROM            ; 011000,01110000,00011000,00011000,00011000,00011000,00001110,00000000,00000000,0 ;                    ;
; ROM            ; 0000000,00000000,00000000,00000000,00011000,00011000,00011000,00011000,00000000, ;                    ;
; ROM            ; 00011000,00011000,00011000,00011000,00011000,00000000,00000000,00000000,00000000 ;                    ;
; ROM            ; ,00000000,00000000,01110000,00011000,00011000,00011000,00001110,00011000,0001100 ;                    ;
; ROM            ; 0,00011000,00011000,01110000,00000000,00000000,00000000,00000000,00000000,000000 ;                    ;
; ROM            ; 00,01110110,11011100,00000000,00000000,00000000,00000000,00000000,00000000,00000 ;                    ;
; ROM            ; 000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000 ;                    ;
; ROM            ; 0000,00010000,00111000,01101100,11000110,11000110,11000110,11111110,00000000,000 ;                    ;
;                ; 00000,00000000,00000000,00000000)                                                ;                    ;
+----------------+----------------------------------------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router:router|lab71_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_001:router_001|lab71_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_002|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_003|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_004|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_005|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_006|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_007|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_008:router_008|lab71_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_009|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_010|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_011|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_012|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_013|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_014|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_015|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_016|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_017|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                      ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                      ;
; ST_CHANNEL_W   ; 16    ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                             ;
; Entity Instance            ; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
; Entity Instance            ; lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                ;
; Entity Instance                           ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------+
; Port           ; Type   ; Severity ; Details                                    ;
+----------------+--------+----------+--------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                               ;
+----------------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------+
; Port           ; Type   ; Severity ; Details                                ;
+----------------+--------+----------+----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                           ;
+----------------+--------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_008:router_008|lab71_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_004|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_002|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_001:router_001|lab71_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router:router|lab71_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avl_mm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avl_mm_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:myFontRom"                                                                   ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "addr[10..10]" will be connected to GND. ;
; data ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "data[7..1]" have no fanouts                          ;
; data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:myVGA"    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_spi_0:spi_0"                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                          ;
+----------+-------+----------+------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                     ;
+----------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_sdram_pll:sdram_pll"  ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; c2                 ; Output ; Info     ; Explicitly unconnected ;
; c3                 ; Output ; Info     ; Explicitly unconnected ;
; c4                 ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_sdram:sdram|lab71_sdram_input_efifo_module:the_lab71_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                     ;
+--------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo|lab71_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_nios2_gen2_0_cpu_nios2_oci_dtrace|lab71_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_test_bench:the_lab71_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------+
; Port          ; Type   ; Severity ; Details                          ;
+---------------+--------+----------+----------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected           ;
+---------------+--------+----------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic"                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0|lab71_jtag_uart_0:jtag_uart_0"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab71:u0"                                                                                                                 ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                                             ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                                                        ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                              ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                                                        ;
; keycode_export                    ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+---------+------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 21604                       ;
;     CLR               ; 763                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 19668                       ;
;     ENA CLR           ; 764                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 10                          ;
;     plain             ; 149                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 31980                       ;
;     arith             ; 225                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 173                         ;
;         3 data inputs ; 51                          ;
;     normal            ; 31755                       ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 372                         ;
;         3 data inputs ; 806                         ;
;         4 data inputs ; 30503                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 29.30                       ;
; Average LUT depth     ; 15.64                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:43     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 31 22:30:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/lab71.v
    Info (12023): Found entity 1: lab71 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_irq_mapper.sv
    Info (12023): Found entity 1: lab71_irq_mapper File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0.v
    Info (12023): Found entity 1: lab71_mm_interconnect_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: lab71_mm_interconnect_0_avalon_st_adapter_006 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab71_mm_interconnect_0_avalon_st_adapter File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_rsp_mux_001 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab71/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_rsp_mux File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_rsp_demux_002 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_rsp_demux File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_cmd_mux_002 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_cmd_mux File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_cmd_demux_001 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_cmd_demux File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab71/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_router_008_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: lab71_mm_interconnect_0_router_008 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_router_004_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: lab71_mm_interconnect_0_router_004 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_router_002_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab71_mm_interconnect_0_router_002 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_router_001_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab71_mm_interconnect_0_router_001 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab71/synthesis/submodules/lab71_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab71_mm_interconnect_0_router_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab71_mm_interconnect_0_router File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/vga_text_avl_interface.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_usb_rst.v
    Info (12023): Found entity 1: lab71_usb_rst File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_usb_gpx.v
    Info (12023): Found entity 1: lab71_usb_gpx File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_timer_0.v
    Info (12023): Found entity 1: lab71_timer_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_sysid_qsys_0.v
    Info (12023): Found entity 1: lab71_sysid_qsys_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_spi_0.v
    Info (12023): Found entity 1: lab71_spi_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file lab71/synthesis/submodules/lab71_sdram_pll.v
    Info (12023): Found entity 1: lab71_sdram_pll_dffpipe_l2c File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab71_sdram_pll_stdsync_sv6 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab71_sdram_pll_altpll_vg92 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab71_sdram_pll File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab71/synthesis/submodules/lab71_sdram.v
    Info (12023): Found entity 1: lab71_sdram_input_efifo_module File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram.v Line: 21
    Info (12023): Found entity 2: lab71_sdram File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_onchip_memory2_0.v
    Info (12023): Found entity 1: lab71_onchip_memory2_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_nios2_gen2_0.v
    Info (12023): Found entity 1: lab71_nios2_gen2_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab71_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab71_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab71_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab71_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab71_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab71_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab71_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab71_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab71_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab71_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab71_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab71_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab71_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab71_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab71_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab71_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab71_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab71_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab71_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab71_nios2_gen2_0_cpu_nios2_oci File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab71_nios2_gen2_0_cpu File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab71_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab71_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab71_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab71_nios2_gen2_0_cpu_test_bench File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_leds_pio.v
    Info (12023): Found entity 1: lab71_leds_pio File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_keycode.v
    Info (12023): Found entity 1: lab71_keycode File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_key.v
    Info (12023): Found entity 1: lab71_key File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab71/synthesis/submodules/lab71_jtag_uart_0.v
    Info (12023): Found entity 1: lab71_jtag_uart_0_sim_scfifo_w File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab71_jtag_uart_0_scfifo_w File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab71_jtag_uart_0_sim_scfifo_r File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab71_jtag_uart_0_scfifo_r File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab71_jtag_uart_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab71/synthesis/submodules/lab71_hex_digits_pio.v
    Info (12023): Found entity 1: lab71_hex_digits_pio File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/vga_text_avl_interface.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/lab7.sv
    Info (12023): Found entity 1: lab7 File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file lab 7 alt_material/font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/font_rom.sv Line: 1
Info (15248): File "C:/Users/danahar2/Lab_63/Lab_6/VGA_controller.sv" is a duplicate of already analyzed file "C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/VGA_controller.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file vga_controller.sv
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/danahar2/Lab_63/Lab_6/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/danahar2/Lab_63/Lab_6/Color_Mapper.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ball.sv
    Info (12023): Found entity 1: ball File: C:/Users/danahar2/Lab_63/Lab_6/ball.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file lab62.sv
    Info (12023): Found entity 1: lab62 File: C:/Users/danahar2/Lab_63/Lab_6/lab62.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/lab62soc.v
    Info (12023): Found entity 1: lab62soc File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/lab62soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv
    Info (12023): Found entity 1: lab62soc_irq_mapper File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_rsp_mux File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_rsp_demux_001 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_rsp_demux File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_cmd_mux_001 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_cmd_mux File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_cmd_demux File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_router_007_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: lab62soc_mm_interconnect_0_router_007 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_router_003_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: lab62soc_mm_interconnect_0_router_003 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_router_002_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab62soc_mm_interconnect_0_router_002 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_router_001_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab62soc_mm_interconnect_0_router_001 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab62soc_mm_interconnect_0_router_default_decode File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab62soc_mm_interconnect_0_router File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_rst.v
    Info (12023): Found entity 1: lab62soc_usb_rst File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_usb_gpx.v
    Info (12023): Found entity 1: lab62soc_usb_gpx File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_timer_0.v
    Info (12023): Found entity 1: lab62soc_timer_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab62soc_sysid_qsys_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_spi_0.v
    Info (12023): Found entity 1: lab62soc_spi_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram_pll.v
    Info (12023): Found entity 1: lab62soc_sdram_pll_dffpipe_l2c File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab62soc_sdram_pll_stdsync_sv6 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab62soc_sdram_pll_altpll_vg92 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab62soc_sdram_pll File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab62soc/synthesis/submodules/lab62soc_sdram.v
    Info (12023): Found entity 1: lab62soc_sdram_input_efifo_module File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab62soc_sdram File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab62soc_onchip_memory2_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab62soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab62soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab62soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab62soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab62soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab62soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab62soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab62soc_nios2_gen2_0_cpu File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab62soc_nios2_gen2_0_cpu_test_bench File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_leds_pio.v
    Info (12023): Found entity 1: lab62soc_leds_pio File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_keycode.v
    Info (12023): Found entity 1: lab62soc_keycode File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_key.v
    Info (12023): Found entity 1: lab62soc_key File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab62soc_jtag_uart_0_sim_scfifo_w File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab62soc_jtag_uart_0_scfifo_w File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab62soc_jtag_uart_0_sim_scfifo_r File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab62soc_jtag_uart_0_scfifo_r File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab62soc_jtag_uart_0 File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v
    Info (12023): Found entity 1: lab62soc_hex_digits_pio File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v Line: 21
Info (12127): Elaborating entity "lab7" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab7.sv(112): object "Reset_h" assigned a value but never read File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 112
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 95
Info (12128): Elaborating entity "lab71" for hierarchy "lab71:u0" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 165
Info (12128): Elaborating entity "lab71_hex_digits_pio" for hierarchy "lab71:u0|lab71_hex_digits_pio:hex_digits_pio" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 151
Info (12128): Elaborating entity "lab71_jtag_uart_0" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 164
Info (12128): Elaborating entity "lab71_jtag_uart_0_scfifo_w" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/danahar2/Lab_63/Lab_6/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/danahar2/Lab_63/Lab_6/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/danahar2/Lab_63/Lab_6/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/danahar2/Lab_63/Lab_6/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/danahar2/Lab_63/Lab_6/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/danahar2/Lab_63/Lab_6/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/danahar2/Lab_63/Lab_6/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/danahar2/Lab_63/Lab_6/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/danahar2/Lab_63/Lab_6/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/danahar2/Lab_63/Lab_6/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_w:the_lab71_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/danahar2/Lab_63/Lab_6/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "lab71_jtag_uart_0_scfifo_r" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|lab71_jtag_uart_0_scfifo_r:the_lab71_jtag_uart_0_scfifo_r" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab71:u0|lab71_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab71_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab71_key" for hierarchy "lab71:u0|lab71_key:key" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 172
Info (12128): Elaborating entity "lab71_keycode" for hierarchy "lab71:u0|lab71_keycode:keycode" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 183
Info (12128): Elaborating entity "lab71_leds_pio" for hierarchy "lab71:u0|lab71_leds_pio:leds_pio" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 194
Info (12128): Elaborating entity "lab71_nios2_gen2_0" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 223
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_test_bench" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_test_bench:the_lab71_nios2_gen2_0_cpu_test_bench" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/danahar2/Lab_63/Lab_6/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_a_module:lab71_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_register_bank_b_module:lab71_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_debug:the_lab71_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_break:the_lab71_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab71_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab71_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab71_nios2_gen2_0_cpu_nios2_oci_dtrace|lab71_nios2_gen2_0_cpu_nios2_oci_td_mode:lab71_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo|lab71_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab71_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo|lab71_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo|lab71_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab71_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_pib:the_lab71_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_oci_im:the_lab71_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab71_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/danahar2/Lab_63/Lab_6/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_nios2_ocimem:the_lab71_nios2_gen2_0_cpu_nios2_ocimem|lab71_nios2_gen2_0_cpu_ociram_sp_ram_module:lab71_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_tck:the_lab71_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab71_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|lab71_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab71_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab71:u0|lab71_nios2_gen2_0:nios2_gen2_0|lab71_nios2_gen2_0_cpu:cpu|lab71_nios2_gen2_0_cpu_nios2_oci:the_lab71_nios2_gen2_0_cpu_nios2_oci|lab71_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab71_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab71_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab71_onchip_memory2_0" for hierarchy "lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 237
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab71_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_upf1.tdf
    Info (12023): Found entity 1: altsyncram_upf1 File: C:/Users/danahar2/Lab_63/Lab_6/db/altsyncram_upf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_upf1" for hierarchy "lab71:u0|lab71_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_upf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab71_sdram" for hierarchy "lab71:u0|lab71_sdram:sdram" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 260
Info (12128): Elaborating entity "lab71_sdram_input_efifo_module" for hierarchy "lab71:u0|lab71_sdram:sdram|lab71_sdram_input_efifo_module:the_lab71_sdram_input_efifo_module" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram.v Line: 298
Info (12128): Elaborating entity "lab71_sdram_pll" for hierarchy "lab71:u0|lab71_sdram_pll:sdram_pll" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 287
Info (12128): Elaborating entity "lab71_sdram_pll_stdsync_sv6" for hierarchy "lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab71_sdram_pll_dffpipe_l2c" for hierarchy "lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_stdsync_sv6:stdsync2|lab71_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab71_sdram_pll_altpll_vg92" for hierarchy "lab71:u0|lab71_sdram_pll:sdram_pll|lab71_sdram_pll_altpll_vg92:sd1" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram_pll.v Line: 294
Info (12128): Elaborating entity "lab71_spi_0" for hierarchy "lab71:u0|lab71_spi_0:spi_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 303
Info (12128): Elaborating entity "lab71_sysid_qsys_0" for hierarchy "lab71:u0|lab71_sysid_qsys_0:sysid_qsys_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 310
Info (12128): Elaborating entity "lab71_timer_0" for hierarchy "lab71:u0|lab71_timer_0:timer_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 321
Info (12128): Elaborating entity "lab71_usb_gpx" for hierarchy "lab71:u0|lab71_usb_gpx:usb_gpx" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 329
Info (12128): Elaborating entity "lab71_usb_rst" for hierarchy "lab71:u0|lab71_usb_rst:usb_rst" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 348
Info (12128): Elaborating entity "vga_text_avl_interface" for hierarchy "lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 365
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(111): truncated value with size 32 to match size of target (12) File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/vga_text_avl_interface.sv Line: 111
Info (12128): Elaborating entity "vga_controller" for hierarchy "lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:myVGA" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/vga_text_avl_interface.sv Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "font_rom" for hierarchy "lab71:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:myFontRom" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/vga_text_avl_interface.sv Line: 72
Info (12128): Elaborating entity "lab71_mm_interconnect_0" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 467
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1243
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1303
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1367
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1431
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1495
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1559
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1623
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1687
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1751
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 1815
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 2263
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 2327
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 2408
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 2489
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 2573
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 2614
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 3323
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 3364
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 3405
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router:router" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 4546
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router_default_decode" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router:router|lab71_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router.sv Line: 199
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router_001" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_001:router_001" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 4562
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router_001_default_decode" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_001:router_001|lab71_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router_002" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_002" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 4578
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router_002_default_decode" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_002:router_002|lab71_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router_004" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_004" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 4610
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router_004_default_decode" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_004:router_004|lab71_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router_008" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_008:router_008" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 4674
Info (12128): Elaborating entity "lab71_mm_interconnect_0_router_008_default_decode" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_router_008:router_008|lab71_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 4868
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "lab71_mm_interconnect_0_cmd_demux" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 4975
Info (12128): Elaborating entity "lab71_mm_interconnect_0_cmd_demux_001" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5016
Info (12128): Elaborating entity "lab71_mm_interconnect_0_cmd_mux" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5033
Info (12128): Elaborating entity "lab71_mm_interconnect_0_cmd_mux_002" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5073
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab71_mm_interconnect_0_rsp_demux" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5335
Info (12128): Elaborating entity "lab71_mm_interconnect_0_rsp_demux_002" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5375
Info (12128): Elaborating entity "lab71_mm_interconnect_0_rsp_mux" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5727
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux.sv Line: 534
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab71_mm_interconnect_0_rsp_mux_001" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5768
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5834
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5900
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 5934
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab71_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 6065
Info (12128): Elaborating entity "lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab71_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab71_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0.v Line: 6239
Info (12128): Elaborating entity "lab71_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|lab71_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|lab71_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "lab71_irq_mapper" for hierarchy "lab71:u0|lab71_irq_mapper:irq_mapper" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 476
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab71:u0|altera_reset_controller:rst_controller" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 539
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab71:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab71:u0|altera_reset_controller:rst_controller_001" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 602
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab71:u0|altera_reset_controller:rst_controller_002" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/lab71.v Line: 665
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.03.31.22:31:41 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/danahar2/Lab_63/Lab_6/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "lab71:u0|lab71_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 60
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
Info (13000): Registers with preset signals will power-up high File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 57
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 60
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 25
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 26
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 27
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 28
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 30
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 34
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 399 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Warning (20013): Ignored 19 assignments for entity "lab62soc" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "lab62soc_hex_digits_pio" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "lab62soc_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "lab62soc_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "lab62soc_key" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "lab62soc_keycode" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "lab62soc_leds_pio" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "lab62soc_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "lab62soc_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "lab62soc_mm_interconnect_0_avalon_st_adapter_005" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab62soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "lab62soc_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "lab62soc_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab62soc_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab62soc_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab62soc_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab62soc_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab62soc_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab62soc_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab62soc_mm_interconnect_0_router_007" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "lab62soc_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "lab62soc_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab62soc_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "lab62soc_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "lab62soc_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "lab62soc_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "lab62soc_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "lab62soc_sdram" -- entity does not exist in design
Warning (20013): Ignored 78 assignments for entity "lab62soc_sdram_pll" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "lab62soc_spi_0" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "lab62soc_sysid_qsys_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "lab62soc_timer_0" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "lab62soc_usb_gpx" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "lab62soc_usb_rst" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/danahar2/Lab_63/Lab_6/output_files/lab6.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 19
Info (21057): Implemented 52868 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 52577 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings
    Info: Peak virtual memory: 5319 megabytes
    Info: Processing ended: Thu Mar 31 22:34:40 2022
    Info: Elapsed time: 00:03:48
    Info: Total CPU time (on all processors): 00:04:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/danahar2/Lab_63/Lab_6/output_files/lab6.map.smsg.


