# The vectorized complex packing fast path (`_pack_complex_contiguous!`),
# checked bitwise against test_pack_real.jl's reference layouts. Gate
# expectations derive from the live profile, so test/forced_isa_runner.jl
# checks the same outputs with the fast path off.

using QuasiStrided: target_profile, unknown_target, TargetProfile, CacheLevel,
    kernel_shapes, PlanarMethod, OneMMethod, FMAddSubMethod

const QS = QuasiStrided
const FASTPATH_ON = QS._complex_fastpath_isa_eligible()

# The extremes of each method's menu plus extents that are not multiples of any
# lane width (interleaved shares 1e's shuffle); B is planar under every method.
_menu_extremes(T, method, i) = extrema(s[i] for s in kernel_shapes(T, method))
const FAST_A_CASES = [
    (T, fa, MR) for T in (ComplexF64, ComplexF32)
        for (fa, method, extra) in (
            (PlanarFormat(), PlanarMethod(), (1, 7)), (OneEFormat(), OneMMethod(), (1, 7)),
            (InterleavedFormat(), FMAddSubMethod(), ()),
        )
        for MR in unique((_menu_extremes(T, method, 1)..., extra...))
]
const FAST_B_NRS = (1, 3, 7, 8)

# Packs into a `PackedPanel` (the only destination the gate admits).
# `S` is the storage eltype; a mixed one holds values `T` must round.
function check_panel(side, kernel, T, PD, fmt, lane, step, f; S = T)
    storage = S === T ? complex_storage(T, 40000) : S.(complex_storage(ComplexF64, 40000) ./ 3)
    src, g = pack_fixture(side, storage, 17, lane, step)
    pack! = side === :a ? pack_a! : pack_b!
    len = _ref_rpe(fmt) * PD * axis_length(step)
    got, canaries = pack_into(pack!, :panel, real(T), len, src, kernel, f)
    @test canaries
    @test all(isequal.(got, ref_pack(fmt, T, PD, axis_length(step), axis_length(lane), g, f)))
    return storage, src
end

@testset "complex pack fast path: A panel, $T / $(typeof(fa)) / MR=$MR" for (T, fa, MR) in FAST_A_CASES
    kernel = ComplexKernelDescriptor(Val(MR), Val(3), T, fa, PlanarFormat())
    for f in (identity, conj), S in (T, T === ComplexF64 ? ComplexF32 : ComplexF64)
        storage, src = check_panel(:a, kernel, T, MR, fa, AffineAxis(0, 1, MR), AffineAxis(0, 997, 5), f; S)
        pp = packed_panel(zeros(real(T), 1), 1, 1)
        @test QS._pack_complex_contiguous_eligible(pp, storage, src.rows, f, fa, MR, Val(MR), T) ==
            FASTPATH_ON
    end
end

@testset "complex pack fast path: B panel, $T / NR=$NR" for T in (ComplexF64, ComplexF32), NR in FAST_B_NRS
    kernel = ComplexKernelDescriptor(Val(4), Val(NR), T, PlanarFormat(), PlanarFormat())
    for f in (identity, conj), S in (T, T === ComplexF64 ? ComplexF32 : ComplexF64)
        storage, src = check_panel(:b, kernel, T, NR, PlanarFormat(), AffineAxis(0, 1, NR), AffineAxis(0, 997, 5), f; S)
        pp = packed_panel(zeros(real(T), 1), 1, 1)
        @test QS._pack_complex_contiguous_eligible(pp, storage, src.cols, f, PlanarFormat(), NR, Val(NR), T) ==
            FASTPATH_ON
    end
end

@testset "complex pack fast path: scattered K steps, 1e B, ineligible shapes ($T)" for T in (ComplexF64, ComplexF32)
    MR, NR, kc = 8, 6, 6
    koffs = [((p * 5) % 7) * 1013 + 3p for p in 0:(kc - 1)]
    for fa in (PlanarFormat(), OneEFormat(), InterleavedFormat()), f in (identity, conj)
        kernel = ComplexKernelDescriptor(Val(MR), Val(NR), T, fa, OneEFormat())
        # The lane axis must be unit-stride; the step axis may scatter.
        check_panel(:a, kernel, T, MR, fa, AffineAxis(0, 1, MR), ScatterAxis(koffs, kc), f)
        check_panel(:b, kernel, T, NR, OneEFormat(), AffineAxis(0, 1, NR), AffineAxis(0, 997, kc), f)
        # Ineligible shapes fall back to the scalar loop, into the same panel.
        for lane in (AffineAxis(20, -1, MR), AffineAxis(0, 3, MR), AffineAxis(0, 1, MR - 3))
            check_panel(:a, kernel, T, MR, fa, lane, AffineAxis(3000, -97, kc), f)
        end
    end
end

@testset "complex pack fast path: eligibility gate, one violation at a time" begin
    T = ComplexF64
    MR = 8
    storage = complex_storage(T, 4000)
    buf = zeros(Float64, 64)
    offs = collect(0:(MR - 1))
    GC.@preserve buf offs begin
        pk = packed_panel(buf, 1, length(buf))
        elig(;
            packed = pk, store = storage, ax = AffineAxis(0, 1, MR), tr = identity,
            fmt = PlanarFormat(), valid = MR,
        ) = QS._pack_complex_contiguous_eligible(packed, store, ax, tr, fmt, valid, Val(MR), T)

        @test elig() == FASTPATH_ON
        @test elig(tr = conj) == FASTPATH_ON
        @test elig(fmt = OneEFormat()) == FASTPATH_ON
        @test elig(fmt = InterleavedFormat()) == FASTPATH_ON
        @test !elig(packed = buf)                                      # not a PackedPanel
        @test !elig(packed = packed_panel(Float32[0.0f0], 1, 1))      # wrong real type
        @test !elig(store = view(storage, 1:100))                      # not a DenseVector
        @test !elig(store = collect(reshape(storage, 40, 100)))        # rank 2
        @test elig(store = ComplexF32.(storage)) == FASTPATH_ON         # converted lanes
        @test !elig(store = real.(storage))                            # real storage
        @test !elig(ax = AffineAxis(0, 2, MR))
        @test !elig(ax = AffineAxis(0, -1, MR))
        @test !elig(ax = ScatterAxis(offs, MR))
        @test !elig(ax = PtrScatterAxis(pointer(offs), MR))
        @test !elig(valid = MR - 1)                                    # padding lanes
        @test !elig(tr = z -> 2z)
        @test !elig(fmt = RealFormat())
    end
end

@testset "complex pack fast path: ISA gate is a register-width question" begin
    profile(key, vb, nreg) = TargetProfile(key, Sys.ARCH, "t", vb, nreg, CacheLevel(), CacheLevel(), CacheLevel())
    @test QS._complex_fastpath_isa_eligible(profile(:avx512, 64, 32))
    @test QS._complex_fastpath_isa_eligible(profile(:avx2, 32, 16))
    for (key, vb, nreg) in ((:neon, 16, 32), (:unknown, 0, 0))
        @test !QS._complex_fastpath_isa_eligible(profile(key, vb, nreg))
    end
    @test !QS._complex_fastpath_isa_eligible(unknown_target())
    @test FASTPATH_ON == (target_profile().vector_bytes >= QS._isa_vector_bytes(Val(:avx2)))
end
