// Seed: 2620401344
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    input tri1 id_3
);
  assign id_0 = id_2;
  wire id_5;
  assign module_1._id_4 = 0;
endmodule
module module_0 #(
    parameter id_4 = 32'd39
) (
    input supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 _id_4,
    output uwire module_1,
    output wire id_6,
    input supply0 id_7,
    output wand id_8
);
  assign id_6 = -1 == id_4;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_7,
      id_2
  );
  wire ["" ^  id_4 : -1] id_10, id_11, id_12, id_13, id_14;
  logic id_15;
  ;
  wire id_16;
  ;
endmodule
