{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "b2d1ae57_0eef475a",
        "filename": "/COMMIT_MSG",
        "patchSetId": 1
      },
      "lineNbr": 13,
      "author": {
        "id": 1000020
      },
      "writtenOn": "2023-07-05T16:53:25Z",
      "side": 1,
      "message": "Looks like https://github.com/openbmc/bmcweb/commit/543f9a75a0819ca9e3541b2c48fe8b4d5cf6c4f7 broke this?",
      "revId": "27911250694cf5df72a29634390f7475df02eb8f",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "7d9f60bf_bf948e4e",
        "filename": "redfish-core/lib/pcie.hpp",
        "patchSetId": 1
      },
      "lineNbr": 418,
      "author": {
        "id": 1001633
      },
      "writtenOn": "2023-07-05T13:27:19Z",
      "side": 1,
      "message": "Should we make similar changes to what we have in PCIeSlot?\nhttps://github.com/openbmc/bmcweb/blob/master/redfish-core/lib/pcie.hpp#L163",
      "revId": "27911250694cf5df72a29634390f7475df02eb8f",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "41b008f8_10ec5f3e",
        "filename": "redfish-core/lib/pcie.hpp",
        "patchSetId": 1
      },
      "lineNbr": 418,
      "author": {
        "id": 1001633
      },
      "writtenOn": "2023-07-05T13:44:29Z",
      "side": 1,
      "message": "std::string deviceType;\nstd::string generationInUse;\nsize_t lanesInUse \u003d 0;",
      "parentUuid": "7d9f60bf_bf948e4e",
      "revId": "27911250694cf5df72a29634390f7475df02eb8f",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "7bcb0cf4_26ab9d55",
        "filename": "redfish-core/lib/pcie.hpp",
        "patchSetId": 1
      },
      "lineNbr": 418,
      "author": {
        "id": 1001604
      },
      "writtenOn": "2023-07-05T14:31:05Z",
      "side": 1,
      "message": "DMTF spec says the type is int64.\nhttps://redfish.dmtf.org/schemas/v1/PCIeDevice_v1.xml\n\n```\n\u003cProperty Name\u003d\"LanesInUse\" Type\u003d\"Edm.Int64\"\u003e\n\u003cAnnotation Term\u003d\"OData.Permissions\" EnumMember\u003d\"OData.Permission/Read\"/\u003e\n\u003cAnnotation Term\u003d\"OData.Description\" String\u003d\"The number of PCIe lanes in use by this device.\"/\u003e\n\u003cAnnotation Term\u003d\"OData.LongDescription\" String\u003d\"This property shall contain the number of PCIe lanes in use by this device, which shall be equal to or less than the MaxLanes property value.\"/\u003e\n\u003cAnnotation Term\u003d\"Validation.Maximum\" Int\u003d\"32\"/\u003e\n\u003c/Property\u003e\n```",
      "range": {
        "startLine": 418,
        "startChar": 4,
        "endLine": 418,
        "endChar": 39
      },
      "revId": "27911250694cf5df72a29634390f7475df02eb8f",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "064972ba_a4cad1ab",
        "filename": "redfish-core/lib/pcie.hpp",
        "patchSetId": 1
      },
      "lineNbr": 418,
      "author": {
        "id": 1001633
      },
      "writtenOn": "2023-07-05T14:36:13Z",
      "side": 1,
      "message": "PDI says the type size\nhttps://grok.openbmc.org/xref/openbmc/phosphor-dbus-interfaces/yaml/xyz/openbmc_project/Inventory/Item/PCIeDevice.interface.yaml?r\u003dca6a4837#292",
      "parentUuid": "7bcb0cf4_26ab9d55",
      "range": {
        "startLine": 418,
        "startChar": 4,
        "endLine": 418,
        "endChar": 39
      },
      "revId": "27911250694cf5df72a29634390f7475df02eb8f",
      "serverId": "adbd0a64-1f21-4d83-b585-671fe73cb6e4"
    }
  ]
}