INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/DSDLab/Lab02/ex1_full_adder/ex1_full_adder.sim/sim_1/synth/func/xsim/full_adder_1bit_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_1bit'
