<h1 align="center">
    üëã Hi, I'm <b>Mangaratnam Kondapalli</b>
</h1>

<h3 align="center">
    üî¨ Aspiring **VLSI Design & Verification Engineer** | B.Tech ECE (3rd Year) @ Aditya University
</h3>

<p align="center">
  <img src="https://img.shields.io/badge/LinkedIn-Connect-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn Badge" />
  <img src="https://img.shields.io/badge/GitHub-Profile-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub Badge" />
  <img src="https://img.shields.io/badge/Email-Contact%20Me-EA4335?style=for-the-badge&logo=gmail&logoColor=white" alt="Email Badge" />
</p>

---

## üí° Quick Overview

| Metric | Details |
| :--- | :--- |
| **Current Focus** | SystemVerilog Verification, UVM (Learning), PCIe Protocol |
| **Education** | B.Tech ECE (3rd Year) ‚Äî **CGPA: 9.16/10.0** |
| **Core Expertise** | RTL Design, OOPs in SystemVerilog, Protocol Verification (APB, AXI) |
| **Motto** | *‚ÄúBringing digital designs to life, one RTL block at a time.‚Äù* |

---

## üõ†Ô∏è Core Verification & Design Toolkit

This table prioritizes your hands-on verification and design experience, grouping related tools and languages for maximum impact.

| Category | Languages / Frameworks | Tools / Environments |
| :--- | :--- | :--- |
| **Verification Stack (The V-Side)** | **SystemVerilog** | **Cadence Xcelium** (Simulator) |
| | UVM (*Learning*) | Git & **GitHub** |
| **Design Stack (The D-Side)** | **Verilog** (RTL) | **Xilinx Vivado** (Synthesis/Impl.) |
| | C, Python | MATLAB, PSpice |
| **Protocol Expertise** | **AMBA** (APB, AXI, AHB) | UART, SPI, I2C |
| | PCIe (*Currently Exploring*) | |

---

## üìÇ Featured Projects: Inter-Protocol Communication

Your projects demonstrate practical application of SystemVerilog in complex, industry-relevant scenarios (AMBA protocols).

### **1. AXI to APB Bridge**
* Designed and implemented the full **bridge interface** focusing on efficient **AXI-to-APB handshaking** and data transfer.
* Key Focus: **Data synchronization**, latency minimization, and structural integrity.
* Verification: Developed **SystemVerilog Testbenches** to ensure functional correctness across the boundary.

### **2. APB Protocol Interfacing (Master/Slave)**
* Developed a scalable APB subsystem with **1 Master and 3 Slaves**.
* Verification: Built modular **SystemVerilog Testbenches** to rigorously check protocol timing requirements, including **Hold, Setup, and Active states**.
* Demonstrates strong foundational knowledge of low-power APB communication.

### **3. AHB to APB Bridge**
* Successfully implemented the inter-protocol communication logic between the **AHB** and **APB** bus protocols.
* Reinforced deep understanding of the **AMBA protocol hierarchy** and bus bridging techniques.
* Verified using dedicated SystemVerilog testbenches.

---

## üèÖ Certification & Technical Foundation

| Institution | Course / Certification | Focus Area |
| :--- | :--- | :--- |
| **Cadence** | SystemVerilog for Design & Verification v21.10 | Core **Functional Verification** |
| **Cadence** | Digital IC Design Fundamentals v2.0 | Digital RTL and Design Principles |
| **Cisco** | C Programming | Foundational Programming & Algorithms |
| **IIT Bombay** | Python, C++ | Scripting and OOPs Fundamentals |
| **Cadence** | Semiconductor 101 v1.0 | Industry Concepts & VLSI Flow |

---

## üìà GitHub Activity: My Coding Pulse

Metrics showcasing consistent activity and language usage.

<p align="center">
¬† <img height="180em" src="https://github-readme-stats.vercel.app/api?username=Mounika2327&show_icons=true&theme=vue-dark&hide_border=true&count_private=true&line_height=25" />
¬† <img height="180em" src="https://github-readme-streak-stats.herokuapp.com/?user=Mounika2327&theme=vue-dark&hide_border=true" />
</p>

<p align="center">
¬† <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Mounika2327&layout=compact&theme=vue-dark&hide_border=true" />
</p>

---

## üåê Get in Touch

<p align="center">
    <a href="mailto:mangaratnamkondapalli@gmail.com">
        <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />
    </a>
    &nbsp;
    <a href="https://www.linkedin.com/in/mangaratnam-kondapalli-a2aa55353/">
        <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />
    </a>
    &nbsp;
    <a href="https://github.com/Mounika2327">
        <img src="https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white" />
    </a>
</p>

<h3 align="center">‚≠ê *Design it. Verify it. Innovate it.* ‚≠ê</h3>
