<stg><name>unrollCol<double, 16, 1, 16>10</name>


<trans_list>

<trans id="310" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %tmpSumCS = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmpSumCS"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %l = alloca i32 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA16, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %lda_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lda

]]></Node>
<StgValue><ssdm name="lda_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:5 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:6 %store_ln236 = store i4 0, i4 %l

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:7 %store_ln264 = store i4 0, i4 %tmpSumCS

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln236 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body8:0 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body8:1 %icmp_ln236 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body8:2 %add_ln236_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln236_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8:3 %br_ln236 = br i1 %icmp_ln236, void %for.inc844, void %for.end849

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc844:0 %tmpSumCS_load = load i4 %tmpSumCS

]]></Node>
<StgValue><ssdm name="tmpSumCS_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:5 %icmp_ln238 = icmp_eq  i4 %tmpSumCS_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln238"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc844:6 %select_ln236 = select i1 %icmp_ln238, i4 0, i4 %tmpSumCS_load

]]></Node>
<StgValue><ssdm name="select_ln236"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:15 %shl_ln260 = shl i4 %select_ln236, i4 1

]]></Node>
<StgValue><ssdm name="shl_ln260"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
for.inc844:16 %zext_ln264 = zext i4 %shl_ln260

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc844:17 %Order_addr = getelementptr i32 %Order, i64 0, i64 %zext_ln264

]]></Node>
<StgValue><ssdm name="Order_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:18 %num1 = load i4 %Order_addr

]]></Node>
<StgValue><ssdm name="num1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:20 %or_ln266 = or i4 %shl_ln260, i4 1

]]></Node>
<StgValue><ssdm name="or_ln266"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
for.inc844:21 %zext_ln266 = zext i4 %or_ln266

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc844:22 %Order_addr_2 = getelementptr i32 %Order, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="Order_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:23 %num2 = load i4 %Order_addr_2

]]></Node>
<StgValue><ssdm name="num2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc841:0 %add_ln238 = add i4 %select_ln236, i4 1

]]></Node>
<StgValue><ssdm name="add_ln238"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc841:1 %store_ln236 = store i7 %add_ln236_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc841:3 %store_ln264 = store i4 %add_ln238, i4 %tmpSumCS

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc844:1 %l_load = load i4 %l

]]></Node>
<StgValue><ssdm name="l_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="icmp_ln238" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:2 %add_ln236 = add i4 %l_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln236"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc844:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_Inner_Mul33_Loop_Inner_Mul333_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc844:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc844:7 %select_ln236_1 = select i1 %icmp_ln238, i4 %add_ln236, i4 %l_load

]]></Node>
<StgValue><ssdm name="select_ln236_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="4">
<![CDATA[
for.inc844:8 %empty = trunc i4 %select_ln236_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:9 %empty_81 = shl i4 %select_ln236_1, i4 1

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:10 %p_cast = zext i4 %empty_81

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc844:11 %empty_82 = or i4 %empty_81, i4 1

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:12 %zext_ln238 = zext i4 %empty_82

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
for.inc844:13 %zext_ln238_1 = zext i4 %select_ln236

]]></Node>
<StgValue><ssdm name="zext_ln238_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc844:14 %specpipeline_ln239 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln239"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:18 %num1 = load i4 %Order_addr

]]></Node>
<StgValue><ssdm name="num1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32">
<![CDATA[
for.inc844:19 %trunc_ln256 = trunc i32 %num1

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.inc844:23 %num2 = load i4 %Order_addr_2

]]></Node>
<StgValue><ssdm name="num2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32">
<![CDATA[
for.inc844:24 %trunc_ln256_1 = trunc i32 %num2

]]></Node>
<StgValue><ssdm name="trunc_ln256_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:25 %icmp_ln267 = icmp_slt  i32 %num2, i32 %lda_read

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc844:26 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:27 %xor_ln267 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln267"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc844:28 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:29 %xor_ln267_1 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln267_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:30 %icmp_ln268 = icmp_ne  i32 %num1, i32 %num2

]]></Node>
<StgValue><ssdm name="icmp_ln268"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:31 %icmp_ln267_1 = icmp_slt  i32 %num1, i32 %lda_read

]]></Node>
<StgValue><ssdm name="icmp_ln267_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:32 %icmp_ln267_2 = icmp_slt  i32 %p_cast, i32 %lda_read

]]></Node>
<StgValue><ssdm name="icmp_ln267_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc844:33 %icmp_ln267_3 = icmp_slt  i32 %zext_ln238, i32 %lda_read

]]></Node>
<StgValue><ssdm name="icmp_ln267_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:34 %and_ln267 = and i1 %icmp_ln267_1, i1 %icmp_ln267

]]></Node>
<StgValue><ssdm name="and_ln267"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:35 %and_ln267_1 = and i1 %and_ln267, i1 %icmp_ln267_2

]]></Node>
<StgValue><ssdm name="and_ln267_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:36 %and_ln267_3 = and i1 %icmp_ln268, i1 %xor_ln267

]]></Node>
<StgValue><ssdm name="and_ln267_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:37 %and_ln267_2 = and i1 %and_ln267_3, i1 %xor_ln267_1

]]></Node>
<StgValue><ssdm name="and_ln267_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:38 %and_ln267_4 = and i1 %icmp_ln267_3, i1 %and_ln267_2

]]></Node>
<StgValue><ssdm name="and_ln267_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc844:39 %and_ln267_5 = and i1 %and_ln267_4, i1 %and_ln267_1

]]></Node>
<StgValue><ssdm name="and_ln267_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc844:40 %br_ln267 = br i1 %and_ln267_5, void %for.inc841, void %fpga_resource_hint.Loop_Inner_Mul3333.30

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:0 %m_c_right_addr = getelementptr i64 %m_c_right, i64 0, i64 %zext_ln238_1

]]></Node>
<StgValue><ssdm name="m_c_right_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:1 %cl = load i4 %m_c_right_addr

]]></Node>
<StgValue><ssdm name="cl"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:2 %m_s_right_addr = getelementptr i64 %m_s_right, i64 0, i64 %zext_ln238_1

]]></Node>
<StgValue><ssdm name="m_s_right_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:3 %sl = load i4 %m_s_right_addr

]]></Node>
<StgValue><ssdm name="sl"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc841:2 %store_ln236 = store i4 %select_ln236_1, i4 %l

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
for.inc841:4 %br_ln238 = br void %for.body8

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:1 %cl = load i4 %m_c_right_addr

]]></Node>
<StgValue><ssdm name="cl"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:3 %sl = load i4 %m_s_right_addr

]]></Node>
<StgValue><ssdm name="sl"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="3" op_3_bw="1">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:4 %tmp_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln256, i3 %empty, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:5 %zext_ln280 = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:6 %dataA16_addr = getelementptr i64 %dataA16, i64 0, i64 %zext_ln280

]]></Node>
<StgValue><ssdm name="dataA16_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:7 %tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln256, i4 %empty_82

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:8 %zext_ln281 = zext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln281"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:9 %dataA16_addr_4 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln281

]]></Node>
<StgValue><ssdm name="dataA16_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:10 %m00 = load i8 %dataA16_addr

]]></Node>
<StgValue><ssdm name="m00"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:11 %m01 = load i8 %dataA16_addr_4

]]></Node>
<StgValue><ssdm name="m01"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:10 %m00 = load i8 %dataA16_addr

]]></Node>
<StgValue><ssdm name="m00"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:11 %m01 = load i8 %dataA16_addr_4

]]></Node>
<StgValue><ssdm name="m01"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="3" op_3_bw="1">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:12 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i3.i1, i4 %trunc_ln256_1, i3 %empty, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:13 %zext_ln329 = zext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:14 %dataA16_addr_5 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln329

]]></Node>
<StgValue><ssdm name="dataA16_addr_5"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:15 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln256_1, i4 %empty_82

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:16 %zext_ln330 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln330"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:17 %dataA16_addr_6 = getelementptr i64 %dataA16, i64 0, i64 %zext_ln330

]]></Node>
<StgValue><ssdm name="dataA16_addr_6"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:18 %m10 = load i8 %dataA16_addr_5

]]></Node>
<StgValue><ssdm name="m10"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
<literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:19 %m11 = load i8 %dataA16_addr_6

]]></Node>
<StgValue><ssdm name="m11"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:18 %m10 = load i8 %dataA16_addr_5

]]></Node>
<StgValue><ssdm name="m10"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:19 %m11 = load i8 %dataA16_addr_6

]]></Node>
<StgValue><ssdm name="m11"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="118" st_id="6" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:20 %m1_to_int = bitcast i64 %m00

]]></Node>
<StgValue><ssdm name="m1_to_int"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:21 %m1_neg = xor i64 %m1_to_int, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="m1_neg"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:23 %m1_4_to_int = bitcast i64 %m01

]]></Node>
<StgValue><ssdm name="m1_4_to_int"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:24 %m1_4_neg = xor i64 %m1_4_to_int, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="m1_4_neg"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:22 %m1 = bitcast i64 %m1_neg

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:25 %m1_4 = bitcast i64 %m1_4_neg

]]></Node>
<StgValue><ssdm name="m1_4"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="142" st_id="9" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="150" st_id="10" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="158" st_id="11" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="166" st_id="12" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:27 %tmpMul0 = dmul i64 %m00, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:28 %specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln395"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:51 %tmpMul0_5 = dmul i64 %m01, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_5"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:52 %specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_5, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln395"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="176" st_id="13" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:31 %tmpMul1 = dmul i64 %m10, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:32 %specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln396"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:55 %tmpMul1_5 = dmul i64 %m11, i64 %sl

]]></Node>
<StgValue><ssdm name="tmpMul1_5"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:56 %specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_5, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln396"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="184" st_id="14" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:39 %tmpMul0_4 = dmul i64 %m10, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_4"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:40 %specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_4, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln395"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:63 %tmpMul0_6 = dmul i64 %m11, i64 %cl

]]></Node>
<StgValue><ssdm name="tmpMul0_6"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:64 %specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul0_6, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln395"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="191" st_id="15" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:43 %tmpMul1_4 = dmul i64 %sl, i64 %m1

]]></Node>
<StgValue><ssdm name="tmpMul1_4"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:44 %specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_4, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln396"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:67 %tmpMul1_6 = dmul i64 %sl, i64 %m1_4

]]></Node>
<StgValue><ssdm name="tmpMul1_6"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:68 %specfucore_ln396 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmpMul1_6, i64 510, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln396"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="197" st_id="16" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="200" st_id="17" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="6" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="204" st_id="18" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="5" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="208" st_id="19" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:35 %sum = dadd i64 %tmpMul0, i64 %tmpMul1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:36 %specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln397"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="4" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="213" st_id="20" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:59 %sum_5 = dadd i64 %tmpMul0_5, i64 %tmpMul1_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:60 %specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_5, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln397"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="3" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="217" st_id="21" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:47 %sum_4 = dadd i64 %tmpMul0_4, i64 %tmpMul1_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:48 %specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_4, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln397"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="2" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:74 %store_ln412 = store i64 %sum, i8 %dataA16_addr

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:75 %store_ln413 = store i64 %sum_5, i8 %dataA16_addr_4

]]></Node>
<StgValue><ssdm name="store_ln413"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="222" st_id="22" stage="1" lat="6">
<core>DAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:71 %sum_6 = dadd i64 %tmpMul0_6, i64 %tmpMul1_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:72 %specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_6, i64 508, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln397"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:76 %store_ln461 = store i64 %sum_4, i8 %dataA16_addr_5

]]></Node>
<StgValue><ssdm name="store_ln461"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
for.end849:0 %ret_ln513 = ret

]]></Node>
<StgValue><ssdm name="ret_ln513"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">
</state>

<state id="24" st_id="25">
</state>

<state id="25" st_id="26">
</state>

<state id="26" st_id="27">

<operation id="225" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:26 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:29 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:30 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:33 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:34 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:37 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:38 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:41 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:42 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:45 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:46 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:49 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:50 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:53 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:54 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:57 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:58 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:61 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:62 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:65 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:66 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:69 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:70 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:73 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>RAM_T2P_URAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:77 %store_ln462 = store i64 %sum_6, i8 %dataA16_addr_6

]]></Node>
<StgValue><ssdm name="store_ln462"/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln267_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.Loop_Inner_Mul3333.30:78 %br_ln509 = br void %for.inc841

]]></Node>
<StgValue><ssdm name="br_ln509"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="311" name="lda" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lda"/></StgValue>
</port>
<port id="312" name="Order" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Order"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="313" name="m_c_right" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m_c_right"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="314" name="m_s_right" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m_s_right"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="315" name="dataA16" dir="2" iftype="1">
<core>RAM_T2P_URAM</core><StgValue><ssdm name="dataA16"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="317" from="StgValue_316" to="tmpSumCS" fromId="316" toId="29">
</dataflow>
<dataflow id="318" from="StgValue_316" to="l" fromId="316" toId="30">
</dataflow>
<dataflow id="319" from="StgValue_316" to="indvar_flatten" fromId="316" toId="31">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="320" toId="32">
</dataflow>
<dataflow id="322" from="dataA16" to="specmemcore_ln0" fromId="315" toId="32">
</dataflow>
<dataflow id="324" from="StgValue_323" to="specmemcore_ln0" fromId="323" toId="32">
</dataflow>
<dataflow id="326" from="StgValue_325" to="specmemcore_ln0" fromId="325" toId="32">
</dataflow>
<dataflow id="328" from="StgValue_327" to="specmemcore_ln0" fromId="327" toId="32">
</dataflow>
<dataflow id="330" from="_ssdm_op_Read.ap_auto.i32" to="lda_read" fromId="329" toId="33">
</dataflow>
<dataflow id="331" from="lda" to="lda_read" fromId="311" toId="33">
</dataflow>
<dataflow id="333" from="StgValue_332" to="store_ln0" fromId="332" toId="34">
</dataflow>
<dataflow id="334" from="indvar_flatten" to="store_ln0" fromId="31" toId="34">
</dataflow>
<dataflow id="336" from="StgValue_335" to="store_ln236" fromId="335" toId="35">
</dataflow>
<dataflow id="337" from="l" to="store_ln236" fromId="30" toId="35">
</dataflow>
<dataflow id="338" from="StgValue_335" to="store_ln264" fromId="335" toId="36">
</dataflow>
<dataflow id="339" from="tmpSumCS" to="store_ln264" fromId="29" toId="36">
</dataflow>
<dataflow id="340" from="indvar_flatten" to="indvar_flatten_load" fromId="31" toId="38">
</dataflow>
<dataflow id="341" from="indvar_flatten_load" to="icmp_ln236" fromId="38" toId="39">
</dataflow>
<dataflow id="343" from="StgValue_342" to="icmp_ln236" fromId="342" toId="39">
</dataflow>
<dataflow id="344" from="indvar_flatten_load" to="add_ln236_1" fromId="38" toId="40">
</dataflow>
<dataflow id="346" from="StgValue_345" to="add_ln236_1" fromId="345" toId="40">
</dataflow>
<dataflow id="347" from="icmp_ln236" to="br_ln236" fromId="39" toId="41">
</dataflow>
<dataflow id="348" from="tmpSumCS" to="tmpSumCS_load" fromId="29" toId="42">
</dataflow>
<dataflow id="349" from="tmpSumCS_load" to="icmp_ln238" fromId="42" toId="43">
</dataflow>
<dataflow id="351" from="StgValue_350" to="icmp_ln238" fromId="350" toId="43">
</dataflow>
<dataflow id="352" from="icmp_ln238" to="select_ln236" fromId="43" toId="44">
</dataflow>
<dataflow id="353" from="StgValue_335" to="select_ln236" fromId="335" toId="44">
</dataflow>
<dataflow id="354" from="tmpSumCS_load" to="select_ln236" fromId="42" toId="44">
</dataflow>
<dataflow id="355" from="select_ln236" to="shl_ln260" fromId="44" toId="45">
</dataflow>
<dataflow id="357" from="StgValue_356" to="shl_ln260" fromId="356" toId="45">
</dataflow>
<dataflow id="358" from="shl_ln260" to="zext_ln264" fromId="45" toId="46">
</dataflow>
<dataflow id="359" from="Order" to="Order_addr" fromId="312" toId="47">
</dataflow>
<dataflow id="361" from="StgValue_360" to="Order_addr" fromId="360" toId="47">
</dataflow>
<dataflow id="362" from="zext_ln264" to="Order_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="363" from="Order_addr" to="num1" fromId="47" toId="48">
</dataflow>
<dataflow id="364" from="shl_ln260" to="or_ln266" fromId="45" toId="49">
</dataflow>
<dataflow id="365" from="StgValue_356" to="or_ln266" fromId="356" toId="49">
</dataflow>
<dataflow id="366" from="or_ln266" to="zext_ln266" fromId="49" toId="50">
</dataflow>
<dataflow id="367" from="Order" to="Order_addr_2" fromId="312" toId="51">
</dataflow>
<dataflow id="368" from="StgValue_360" to="Order_addr_2" fromId="360" toId="51">
</dataflow>
<dataflow id="369" from="zext_ln266" to="Order_addr_2" fromId="50" toId="51">
</dataflow>
<dataflow id="370" from="Order_addr_2" to="num2" fromId="51" toId="52">
</dataflow>
<dataflow id="371" from="select_ln236" to="add_ln238" fromId="44" toId="53">
</dataflow>
<dataflow id="372" from="StgValue_356" to="add_ln238" fromId="356" toId="53">
</dataflow>
<dataflow id="373" from="add_ln236_1" to="store_ln236" fromId="40" toId="54">
</dataflow>
<dataflow id="374" from="indvar_flatten" to="store_ln236" fromId="31" toId="54">
</dataflow>
<dataflow id="375" from="add_ln238" to="store_ln264" fromId="53" toId="55">
</dataflow>
<dataflow id="376" from="tmpSumCS" to="store_ln264" fromId="29" toId="55">
</dataflow>
<dataflow id="377" from="l" to="l_load" fromId="30" toId="56">
</dataflow>
<dataflow id="378" from="l_load" to="add_ln236" fromId="56" toId="57">
</dataflow>
<dataflow id="379" from="StgValue_356" to="add_ln236" fromId="356" toId="57">
</dataflow>
<dataflow id="381" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="380" toId="58">
</dataflow>
<dataflow id="383" from="Loop_Inner_Mul33_Loop_Inner_Mul333_str" to="specloopname_ln0" fromId="382" toId="58">
</dataflow>
<dataflow id="385" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="384" toId="59">
</dataflow>
<dataflow id="387" from="StgValue_386" to="speclooptripcount_ln0" fromId="386" toId="59">
</dataflow>
<dataflow id="388" from="StgValue_386" to="speclooptripcount_ln0" fromId="386" toId="59">
</dataflow>
<dataflow id="389" from="StgValue_386" to="speclooptripcount_ln0" fromId="386" toId="59">
</dataflow>
<dataflow id="390" from="icmp_ln238" to="select_ln236_1" fromId="43" toId="60">
</dataflow>
<dataflow id="391" from="add_ln236" to="select_ln236_1" fromId="57" toId="60">
</dataflow>
<dataflow id="392" from="l_load" to="select_ln236_1" fromId="56" toId="60">
</dataflow>
<dataflow id="393" from="select_ln236_1" to="empty" fromId="60" toId="61">
</dataflow>
<dataflow id="394" from="select_ln236_1" to="empty_81" fromId="60" toId="62">
</dataflow>
<dataflow id="395" from="StgValue_356" to="empty_81" fromId="356" toId="62">
</dataflow>
<dataflow id="396" from="empty_81" to="p_cast" fromId="62" toId="63">
</dataflow>
<dataflow id="397" from="empty_81" to="empty_82" fromId="62" toId="64">
</dataflow>
<dataflow id="398" from="StgValue_356" to="empty_82" fromId="356" toId="64">
</dataflow>
<dataflow id="399" from="empty_82" to="zext_ln238" fromId="64" toId="65">
</dataflow>
<dataflow id="400" from="select_ln236" to="zext_ln238_1" fromId="44" toId="66">
</dataflow>
<dataflow id="402" from="_ssdm_op_SpecPipeline" to="specpipeline_ln239" fromId="401" toId="67">
</dataflow>
<dataflow id="404" from="StgValue_403" to="specpipeline_ln239" fromId="403" toId="67">
</dataflow>
<dataflow id="406" from="StgValue_405" to="specpipeline_ln239" fromId="405" toId="67">
</dataflow>
<dataflow id="407" from="StgValue_405" to="specpipeline_ln239" fromId="405" toId="67">
</dataflow>
<dataflow id="408" from="StgValue_405" to="specpipeline_ln239" fromId="405" toId="67">
</dataflow>
<dataflow id="410" from="empty_12" to="specpipeline_ln239" fromId="409" toId="67">
</dataflow>
<dataflow id="411" from="Order_addr" to="num1" fromId="47" toId="68">
</dataflow>
<dataflow id="412" from="num1" to="trunc_ln256" fromId="68" toId="69">
</dataflow>
<dataflow id="413" from="Order_addr_2" to="num2" fromId="51" toId="70">
</dataflow>
<dataflow id="414" from="num2" to="trunc_ln256_1" fromId="70" toId="71">
</dataflow>
<dataflow id="415" from="num2" to="icmp_ln267" fromId="70" toId="72">
</dataflow>
<dataflow id="416" from="lda_read" to="icmp_ln267" fromId="33" toId="72">
</dataflow>
<dataflow id="418" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp" fromId="417" toId="73">
</dataflow>
<dataflow id="419" from="num1" to="tmp" fromId="68" toId="73">
</dataflow>
<dataflow id="421" from="StgValue_420" to="tmp" fromId="420" toId="73">
</dataflow>
<dataflow id="422" from="tmp" to="xor_ln267" fromId="73" toId="74">
</dataflow>
<dataflow id="424" from="StgValue_423" to="xor_ln267" fromId="423" toId="74">
</dataflow>
<dataflow id="425" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2" fromId="417" toId="75">
</dataflow>
<dataflow id="426" from="num2" to="tmp_2" fromId="70" toId="75">
</dataflow>
<dataflow id="427" from="StgValue_420" to="tmp_2" fromId="420" toId="75">
</dataflow>
<dataflow id="428" from="tmp_2" to="xor_ln267_1" fromId="75" toId="76">
</dataflow>
<dataflow id="429" from="StgValue_423" to="xor_ln267_1" fromId="423" toId="76">
</dataflow>
<dataflow id="430" from="num1" to="icmp_ln268" fromId="68" toId="77">
</dataflow>
<dataflow id="431" from="num2" to="icmp_ln268" fromId="70" toId="77">
</dataflow>
<dataflow id="432" from="num1" to="icmp_ln267_1" fromId="68" toId="78">
</dataflow>
<dataflow id="433" from="lda_read" to="icmp_ln267_1" fromId="33" toId="78">
</dataflow>
<dataflow id="434" from="p_cast" to="icmp_ln267_2" fromId="63" toId="79">
</dataflow>
<dataflow id="435" from="lda_read" to="icmp_ln267_2" fromId="33" toId="79">
</dataflow>
<dataflow id="436" from="zext_ln238" to="icmp_ln267_3" fromId="65" toId="80">
</dataflow>
<dataflow id="437" from="lda_read" to="icmp_ln267_3" fromId="33" toId="80">
</dataflow>
<dataflow id="438" from="icmp_ln267_1" to="and_ln267" fromId="78" toId="81">
</dataflow>
<dataflow id="439" from="icmp_ln267" to="and_ln267" fromId="72" toId="81">
</dataflow>
<dataflow id="440" from="and_ln267" to="and_ln267_1" fromId="81" toId="82">
</dataflow>
<dataflow id="441" from="icmp_ln267_2" to="and_ln267_1" fromId="79" toId="82">
</dataflow>
<dataflow id="442" from="icmp_ln268" to="and_ln267_3" fromId="77" toId="83">
</dataflow>
<dataflow id="443" from="xor_ln267" to="and_ln267_3" fromId="74" toId="83">
</dataflow>
<dataflow id="444" from="and_ln267_3" to="and_ln267_2" fromId="83" toId="84">
</dataflow>
<dataflow id="445" from="xor_ln267_1" to="and_ln267_2" fromId="76" toId="84">
</dataflow>
<dataflow id="446" from="icmp_ln267_3" to="and_ln267_4" fromId="80" toId="85">
</dataflow>
<dataflow id="447" from="and_ln267_2" to="and_ln267_4" fromId="84" toId="85">
</dataflow>
<dataflow id="448" from="and_ln267_4" to="and_ln267_5" fromId="85" toId="86">
</dataflow>
<dataflow id="449" from="and_ln267_1" to="and_ln267_5" fromId="82" toId="86">
</dataflow>
<dataflow id="450" from="and_ln267_5" to="br_ln267" fromId="86" toId="87">
</dataflow>
<dataflow id="451" from="m_c_right" to="m_c_right_addr" fromId="313" toId="88">
</dataflow>
<dataflow id="452" from="StgValue_360" to="m_c_right_addr" fromId="360" toId="88">
</dataflow>
<dataflow id="453" from="zext_ln238_1" to="m_c_right_addr" fromId="66" toId="88">
</dataflow>
<dataflow id="454" from="m_c_right_addr" to="cl" fromId="88" toId="89">
</dataflow>
<dataflow id="455" from="m_s_right" to="m_s_right_addr" fromId="314" toId="90">
</dataflow>
<dataflow id="456" from="StgValue_360" to="m_s_right_addr" fromId="360" toId="90">
</dataflow>
<dataflow id="457" from="zext_ln238_1" to="m_s_right_addr" fromId="66" toId="90">
</dataflow>
<dataflow id="458" from="m_s_right_addr" to="sl" fromId="90" toId="91">
</dataflow>
<dataflow id="459" from="select_ln236_1" to="store_ln236" fromId="60" toId="92">
</dataflow>
<dataflow id="460" from="l" to="store_ln236" fromId="30" toId="92">
</dataflow>
<dataflow id="461" from="m_c_right_addr" to="cl" fromId="88" toId="94">
</dataflow>
<dataflow id="462" from="m_s_right_addr" to="sl" fromId="90" toId="95">
</dataflow>
<dataflow id="464" from="_ssdm_op_BitConcatenate.i8.i4.i3.i1" to="tmp_7" fromId="463" toId="96">
</dataflow>
<dataflow id="465" from="trunc_ln256" to="tmp_7" fromId="69" toId="96">
</dataflow>
<dataflow id="466" from="empty" to="tmp_7" fromId="61" toId="96">
</dataflow>
<dataflow id="468" from="StgValue_467" to="tmp_7" fromId="467" toId="96">
</dataflow>
<dataflow id="469" from="tmp_7" to="zext_ln280" fromId="96" toId="97">
</dataflow>
<dataflow id="470" from="dataA16" to="dataA16_addr" fromId="315" toId="98">
</dataflow>
<dataflow id="471" from="StgValue_360" to="dataA16_addr" fromId="360" toId="98">
</dataflow>
<dataflow id="472" from="zext_ln280" to="dataA16_addr" fromId="97" toId="98">
</dataflow>
<dataflow id="474" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_8" fromId="473" toId="99">
</dataflow>
<dataflow id="475" from="trunc_ln256" to="tmp_8" fromId="69" toId="99">
</dataflow>
<dataflow id="476" from="empty_82" to="tmp_8" fromId="64" toId="99">
</dataflow>
<dataflow id="477" from="tmp_8" to="zext_ln281" fromId="99" toId="100">
</dataflow>
<dataflow id="478" from="dataA16" to="dataA16_addr_4" fromId="315" toId="101">
</dataflow>
<dataflow id="479" from="StgValue_360" to="dataA16_addr_4" fromId="360" toId="101">
</dataflow>
<dataflow id="480" from="zext_ln281" to="dataA16_addr_4" fromId="100" toId="101">
</dataflow>
<dataflow id="481" from="dataA16_addr" to="m00" fromId="98" toId="102">
</dataflow>
<dataflow id="482" from="dataA16_addr_4" to="m01" fromId="101" toId="103">
</dataflow>
<dataflow id="483" from="dataA16_addr" to="m00" fromId="98" toId="104">
</dataflow>
<dataflow id="484" from="dataA16_addr_4" to="m01" fromId="101" toId="105">
</dataflow>
<dataflow id="485" from="_ssdm_op_BitConcatenate.i8.i4.i3.i1" to="tmp_9" fromId="463" toId="106">
</dataflow>
<dataflow id="486" from="trunc_ln256_1" to="tmp_9" fromId="71" toId="106">
</dataflow>
<dataflow id="487" from="empty" to="tmp_9" fromId="61" toId="106">
</dataflow>
<dataflow id="488" from="StgValue_467" to="tmp_9" fromId="467" toId="106">
</dataflow>
<dataflow id="489" from="tmp_9" to="zext_ln329" fromId="106" toId="107">
</dataflow>
<dataflow id="490" from="dataA16" to="dataA16_addr_5" fromId="315" toId="108">
</dataflow>
<dataflow id="491" from="StgValue_360" to="dataA16_addr_5" fromId="360" toId="108">
</dataflow>
<dataflow id="492" from="zext_ln329" to="dataA16_addr_5" fromId="107" toId="108">
</dataflow>
<dataflow id="493" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_s" fromId="473" toId="109">
</dataflow>
<dataflow id="494" from="trunc_ln256_1" to="tmp_s" fromId="71" toId="109">
</dataflow>
<dataflow id="495" from="empty_82" to="tmp_s" fromId="64" toId="109">
</dataflow>
<dataflow id="496" from="tmp_s" to="zext_ln330" fromId="109" toId="110">
</dataflow>
<dataflow id="497" from="dataA16" to="dataA16_addr_6" fromId="315" toId="111">
</dataflow>
<dataflow id="498" from="StgValue_360" to="dataA16_addr_6" fromId="360" toId="111">
</dataflow>
<dataflow id="499" from="zext_ln330" to="dataA16_addr_6" fromId="110" toId="111">
</dataflow>
<dataflow id="500" from="dataA16_addr_5" to="m10" fromId="108" toId="112">
</dataflow>
<dataflow id="501" from="dataA16_addr_6" to="m11" fromId="111" toId="113">
</dataflow>
<dataflow id="502" from="dataA16_addr_5" to="m10" fromId="108" toId="114">
</dataflow>
<dataflow id="503" from="dataA16_addr_6" to="m11" fromId="111" toId="115">
</dataflow>
<dataflow id="504" from="m00" to="tmpMul0" fromId="104" toId="116">
</dataflow>
<dataflow id="505" from="cl" to="tmpMul0" fromId="94" toId="116">
</dataflow>
<dataflow id="506" from="m01" to="tmpMul0_5" fromId="105" toId="117">
</dataflow>
<dataflow id="507" from="cl" to="tmpMul0_5" fromId="94" toId="117">
</dataflow>
<dataflow id="508" from="m00" to="tmpMul0" fromId="104" toId="118">
</dataflow>
<dataflow id="509" from="cl" to="tmpMul0" fromId="94" toId="118">
</dataflow>
<dataflow id="510" from="m10" to="tmpMul1" fromId="114" toId="119">
</dataflow>
<dataflow id="511" from="sl" to="tmpMul1" fromId="95" toId="119">
</dataflow>
<dataflow id="512" from="m01" to="tmpMul0_5" fromId="105" toId="120">
</dataflow>
<dataflow id="513" from="cl" to="tmpMul0_5" fromId="94" toId="120">
</dataflow>
<dataflow id="514" from="m11" to="tmpMul1_5" fromId="115" toId="121">
</dataflow>
<dataflow id="515" from="sl" to="tmpMul1_5" fromId="95" toId="121">
</dataflow>
<dataflow id="516" from="m00" to="m1_to_int" fromId="104" toId="122">
</dataflow>
<dataflow id="517" from="m1_to_int" to="m1_neg" fromId="122" toId="123">
</dataflow>
<dataflow id="519" from="StgValue_518" to="m1_neg" fromId="518" toId="123">
</dataflow>
<dataflow id="520" from="m01" to="m1_4_to_int" fromId="105" toId="124">
</dataflow>
<dataflow id="521" from="m1_4_to_int" to="m1_4_neg" fromId="124" toId="125">
</dataflow>
<dataflow id="522" from="StgValue_518" to="m1_4_neg" fromId="518" toId="125">
</dataflow>
<dataflow id="523" from="m00" to="tmpMul0" fromId="104" toId="126">
</dataflow>
<dataflow id="524" from="cl" to="tmpMul0" fromId="94" toId="126">
</dataflow>
<dataflow id="525" from="m10" to="tmpMul1" fromId="114" toId="127">
</dataflow>
<dataflow id="526" from="sl" to="tmpMul1" fromId="95" toId="127">
</dataflow>
<dataflow id="527" from="m10" to="tmpMul0_4" fromId="114" toId="128">
</dataflow>
<dataflow id="528" from="cl" to="tmpMul0_4" fromId="94" toId="128">
</dataflow>
<dataflow id="529" from="m01" to="tmpMul0_5" fromId="105" toId="129">
</dataflow>
<dataflow id="530" from="cl" to="tmpMul0_5" fromId="94" toId="129">
</dataflow>
<dataflow id="531" from="m11" to="tmpMul1_5" fromId="115" toId="130">
</dataflow>
<dataflow id="532" from="sl" to="tmpMul1_5" fromId="95" toId="130">
</dataflow>
<dataflow id="533" from="m11" to="tmpMul0_6" fromId="115" toId="131">
</dataflow>
<dataflow id="534" from="cl" to="tmpMul0_6" fromId="94" toId="131">
</dataflow>
<dataflow id="535" from="m1_neg" to="m1" fromId="123" toId="132">
</dataflow>
<dataflow id="536" from="m1_4_neg" to="m1_4" fromId="125" toId="133">
</dataflow>
<dataflow id="537" from="m00" to="tmpMul0" fromId="104" toId="134">
</dataflow>
<dataflow id="538" from="cl" to="tmpMul0" fromId="94" toId="134">
</dataflow>
<dataflow id="539" from="m10" to="tmpMul1" fromId="114" toId="135">
</dataflow>
<dataflow id="540" from="sl" to="tmpMul1" fromId="95" toId="135">
</dataflow>
<dataflow id="541" from="m10" to="tmpMul0_4" fromId="114" toId="136">
</dataflow>
<dataflow id="542" from="cl" to="tmpMul0_4" fromId="94" toId="136">
</dataflow>
<dataflow id="543" from="sl" to="tmpMul1_4" fromId="95" toId="137">
</dataflow>
<dataflow id="544" from="m1" to="tmpMul1_4" fromId="132" toId="137">
</dataflow>
<dataflow id="545" from="m01" to="tmpMul0_5" fromId="105" toId="138">
</dataflow>
<dataflow id="546" from="cl" to="tmpMul0_5" fromId="94" toId="138">
</dataflow>
<dataflow id="547" from="m11" to="tmpMul1_5" fromId="115" toId="139">
</dataflow>
<dataflow id="548" from="sl" to="tmpMul1_5" fromId="95" toId="139">
</dataflow>
<dataflow id="549" from="m11" to="tmpMul0_6" fromId="115" toId="140">
</dataflow>
<dataflow id="550" from="cl" to="tmpMul0_6" fromId="94" toId="140">
</dataflow>
<dataflow id="551" from="sl" to="tmpMul1_6" fromId="95" toId="141">
</dataflow>
<dataflow id="552" from="m1_4" to="tmpMul1_6" fromId="133" toId="141">
</dataflow>
<dataflow id="553" from="m00" to="tmpMul0" fromId="104" toId="142">
</dataflow>
<dataflow id="554" from="cl" to="tmpMul0" fromId="94" toId="142">
</dataflow>
<dataflow id="555" from="m10" to="tmpMul1" fromId="114" toId="143">
</dataflow>
<dataflow id="556" from="sl" to="tmpMul1" fromId="95" toId="143">
</dataflow>
<dataflow id="557" from="m10" to="tmpMul0_4" fromId="114" toId="144">
</dataflow>
<dataflow id="558" from="cl" to="tmpMul0_4" fromId="94" toId="144">
</dataflow>
<dataflow id="559" from="sl" to="tmpMul1_4" fromId="95" toId="145">
</dataflow>
<dataflow id="560" from="m1" to="tmpMul1_4" fromId="132" toId="145">
</dataflow>
<dataflow id="561" from="m01" to="tmpMul0_5" fromId="105" toId="146">
</dataflow>
<dataflow id="562" from="cl" to="tmpMul0_5" fromId="94" toId="146">
</dataflow>
<dataflow id="563" from="m11" to="tmpMul1_5" fromId="115" toId="147">
</dataflow>
<dataflow id="564" from="sl" to="tmpMul1_5" fromId="95" toId="147">
</dataflow>
<dataflow id="565" from="m11" to="tmpMul0_6" fromId="115" toId="148">
</dataflow>
<dataflow id="566" from="cl" to="tmpMul0_6" fromId="94" toId="148">
</dataflow>
<dataflow id="567" from="sl" to="tmpMul1_6" fromId="95" toId="149">
</dataflow>
<dataflow id="568" from="m1_4" to="tmpMul1_6" fromId="133" toId="149">
</dataflow>
<dataflow id="569" from="m00" to="tmpMul0" fromId="104" toId="150">
</dataflow>
<dataflow id="570" from="cl" to="tmpMul0" fromId="94" toId="150">
</dataflow>
<dataflow id="571" from="m10" to="tmpMul1" fromId="114" toId="151">
</dataflow>
<dataflow id="572" from="sl" to="tmpMul1" fromId="95" toId="151">
</dataflow>
<dataflow id="573" from="m10" to="tmpMul0_4" fromId="114" toId="152">
</dataflow>
<dataflow id="574" from="cl" to="tmpMul0_4" fromId="94" toId="152">
</dataflow>
<dataflow id="575" from="sl" to="tmpMul1_4" fromId="95" toId="153">
</dataflow>
<dataflow id="576" from="m1" to="tmpMul1_4" fromId="132" toId="153">
</dataflow>
<dataflow id="577" from="m01" to="tmpMul0_5" fromId="105" toId="154">
</dataflow>
<dataflow id="578" from="cl" to="tmpMul0_5" fromId="94" toId="154">
</dataflow>
<dataflow id="579" from="m11" to="tmpMul1_5" fromId="115" toId="155">
</dataflow>
<dataflow id="580" from="sl" to="tmpMul1_5" fromId="95" toId="155">
</dataflow>
<dataflow id="581" from="m11" to="tmpMul0_6" fromId="115" toId="156">
</dataflow>
<dataflow id="582" from="cl" to="tmpMul0_6" fromId="94" toId="156">
</dataflow>
<dataflow id="583" from="sl" to="tmpMul1_6" fromId="95" toId="157">
</dataflow>
<dataflow id="584" from="m1_4" to="tmpMul1_6" fromId="133" toId="157">
</dataflow>
<dataflow id="585" from="m00" to="tmpMul0" fromId="104" toId="158">
</dataflow>
<dataflow id="586" from="cl" to="tmpMul0" fromId="94" toId="158">
</dataflow>
<dataflow id="587" from="m10" to="tmpMul1" fromId="114" toId="159">
</dataflow>
<dataflow id="588" from="sl" to="tmpMul1" fromId="95" toId="159">
</dataflow>
<dataflow id="589" from="m10" to="tmpMul0_4" fromId="114" toId="160">
</dataflow>
<dataflow id="590" from="cl" to="tmpMul0_4" fromId="94" toId="160">
</dataflow>
<dataflow id="591" from="sl" to="tmpMul1_4" fromId="95" toId="161">
</dataflow>
<dataflow id="592" from="m1" to="tmpMul1_4" fromId="132" toId="161">
</dataflow>
<dataflow id="593" from="m01" to="tmpMul0_5" fromId="105" toId="162">
</dataflow>
<dataflow id="594" from="cl" to="tmpMul0_5" fromId="94" toId="162">
</dataflow>
<dataflow id="595" from="m11" to="tmpMul1_5" fromId="115" toId="163">
</dataflow>
<dataflow id="596" from="sl" to="tmpMul1_5" fromId="95" toId="163">
</dataflow>
<dataflow id="597" from="m11" to="tmpMul0_6" fromId="115" toId="164">
</dataflow>
<dataflow id="598" from="cl" to="tmpMul0_6" fromId="94" toId="164">
</dataflow>
<dataflow id="599" from="sl" to="tmpMul1_6" fromId="95" toId="165">
</dataflow>
<dataflow id="600" from="m1_4" to="tmpMul1_6" fromId="133" toId="165">
</dataflow>
<dataflow id="601" from="m00" to="tmpMul0" fromId="104" toId="166">
</dataflow>
<dataflow id="602" from="cl" to="tmpMul0" fromId="94" toId="166">
</dataflow>
<dataflow id="604" from="_ssdm_op_SpecFUCore" to="specfucore_ln395" fromId="603" toId="167">
</dataflow>
<dataflow id="605" from="tmpMul0" to="specfucore_ln395" fromId="166" toId="167">
</dataflow>
<dataflow id="607" from="StgValue_606" to="specfucore_ln395" fromId="606" toId="167">
</dataflow>
<dataflow id="609" from="StgValue_608" to="specfucore_ln395" fromId="608" toId="167">
</dataflow>
<dataflow id="610" from="StgValue_327" to="specfucore_ln395" fromId="327" toId="167">
</dataflow>
<dataflow id="611" from="m10" to="tmpMul1" fromId="114" toId="168">
</dataflow>
<dataflow id="612" from="sl" to="tmpMul1" fromId="95" toId="168">
</dataflow>
<dataflow id="613" from="m10" to="tmpMul0_4" fromId="114" toId="169">
</dataflow>
<dataflow id="614" from="cl" to="tmpMul0_4" fromId="94" toId="169">
</dataflow>
<dataflow id="615" from="sl" to="tmpMul1_4" fromId="95" toId="170">
</dataflow>
<dataflow id="616" from="m1" to="tmpMul1_4" fromId="132" toId="170">
</dataflow>
<dataflow id="617" from="m01" to="tmpMul0_5" fromId="105" toId="171">
</dataflow>
<dataflow id="618" from="cl" to="tmpMul0_5" fromId="94" toId="171">
</dataflow>
<dataflow id="619" from="_ssdm_op_SpecFUCore" to="specfucore_ln395" fromId="603" toId="172">
</dataflow>
<dataflow id="620" from="tmpMul0_5" to="specfucore_ln395" fromId="171" toId="172">
</dataflow>
<dataflow id="621" from="StgValue_606" to="specfucore_ln395" fromId="606" toId="172">
</dataflow>
<dataflow id="622" from="StgValue_608" to="specfucore_ln395" fromId="608" toId="172">
</dataflow>
<dataflow id="623" from="StgValue_327" to="specfucore_ln395" fromId="327" toId="172">
</dataflow>
<dataflow id="624" from="m11" to="tmpMul1_5" fromId="115" toId="173">
</dataflow>
<dataflow id="625" from="sl" to="tmpMul1_5" fromId="95" toId="173">
</dataflow>
<dataflow id="626" from="m11" to="tmpMul0_6" fromId="115" toId="174">
</dataflow>
<dataflow id="627" from="cl" to="tmpMul0_6" fromId="94" toId="174">
</dataflow>
<dataflow id="628" from="sl" to="tmpMul1_6" fromId="95" toId="175">
</dataflow>
<dataflow id="629" from="m1_4" to="tmpMul1_6" fromId="133" toId="175">
</dataflow>
<dataflow id="630" from="m10" to="tmpMul1" fromId="114" toId="176">
</dataflow>
<dataflow id="631" from="sl" to="tmpMul1" fromId="95" toId="176">
</dataflow>
<dataflow id="632" from="_ssdm_op_SpecFUCore" to="specfucore_ln396" fromId="603" toId="177">
</dataflow>
<dataflow id="633" from="tmpMul1" to="specfucore_ln396" fromId="176" toId="177">
</dataflow>
<dataflow id="634" from="StgValue_606" to="specfucore_ln396" fromId="606" toId="177">
</dataflow>
<dataflow id="635" from="StgValue_608" to="specfucore_ln396" fromId="608" toId="177">
</dataflow>
<dataflow id="636" from="StgValue_327" to="specfucore_ln396" fromId="327" toId="177">
</dataflow>
<dataflow id="637" from="m10" to="tmpMul0_4" fromId="114" toId="178">
</dataflow>
<dataflow id="638" from="cl" to="tmpMul0_4" fromId="94" toId="178">
</dataflow>
<dataflow id="639" from="sl" to="tmpMul1_4" fromId="95" toId="179">
</dataflow>
<dataflow id="640" from="m1" to="tmpMul1_4" fromId="132" toId="179">
</dataflow>
<dataflow id="641" from="m11" to="tmpMul1_5" fromId="115" toId="180">
</dataflow>
<dataflow id="642" from="sl" to="tmpMul1_5" fromId="95" toId="180">
</dataflow>
<dataflow id="643" from="_ssdm_op_SpecFUCore" to="specfucore_ln396" fromId="603" toId="181">
</dataflow>
<dataflow id="644" from="tmpMul1_5" to="specfucore_ln396" fromId="180" toId="181">
</dataflow>
<dataflow id="645" from="StgValue_606" to="specfucore_ln396" fromId="606" toId="181">
</dataflow>
<dataflow id="646" from="StgValue_608" to="specfucore_ln396" fromId="608" toId="181">
</dataflow>
<dataflow id="647" from="StgValue_327" to="specfucore_ln396" fromId="327" toId="181">
</dataflow>
<dataflow id="648" from="m11" to="tmpMul0_6" fromId="115" toId="182">
</dataflow>
<dataflow id="649" from="cl" to="tmpMul0_6" fromId="94" toId="182">
</dataflow>
<dataflow id="650" from="sl" to="tmpMul1_6" fromId="95" toId="183">
</dataflow>
<dataflow id="651" from="m1_4" to="tmpMul1_6" fromId="133" toId="183">
</dataflow>
<dataflow id="652" from="tmpMul0" to="sum" fromId="166" toId="184">
</dataflow>
<dataflow id="653" from="tmpMul1" to="sum" fromId="176" toId="184">
</dataflow>
<dataflow id="654" from="m10" to="tmpMul0_4" fromId="114" toId="185">
</dataflow>
<dataflow id="655" from="cl" to="tmpMul0_4" fromId="94" toId="185">
</dataflow>
<dataflow id="656" from="_ssdm_op_SpecFUCore" to="specfucore_ln395" fromId="603" toId="186">
</dataflow>
<dataflow id="657" from="tmpMul0_4" to="specfucore_ln395" fromId="185" toId="186">
</dataflow>
<dataflow id="658" from="StgValue_606" to="specfucore_ln395" fromId="606" toId="186">
</dataflow>
<dataflow id="659" from="StgValue_608" to="specfucore_ln395" fromId="608" toId="186">
</dataflow>
<dataflow id="660" from="StgValue_327" to="specfucore_ln395" fromId="327" toId="186">
</dataflow>
<dataflow id="661" from="sl" to="tmpMul1_4" fromId="95" toId="187">
</dataflow>
<dataflow id="662" from="m1" to="tmpMul1_4" fromId="132" toId="187">
</dataflow>
<dataflow id="663" from="m11" to="tmpMul0_6" fromId="115" toId="188">
</dataflow>
<dataflow id="664" from="cl" to="tmpMul0_6" fromId="94" toId="188">
</dataflow>
<dataflow id="665" from="_ssdm_op_SpecFUCore" to="specfucore_ln395" fromId="603" toId="189">
</dataflow>
<dataflow id="666" from="tmpMul0_6" to="specfucore_ln395" fromId="188" toId="189">
</dataflow>
<dataflow id="667" from="StgValue_606" to="specfucore_ln395" fromId="606" toId="189">
</dataflow>
<dataflow id="668" from="StgValue_608" to="specfucore_ln395" fromId="608" toId="189">
</dataflow>
<dataflow id="669" from="StgValue_327" to="specfucore_ln395" fromId="327" toId="189">
</dataflow>
<dataflow id="670" from="sl" to="tmpMul1_6" fromId="95" toId="190">
</dataflow>
<dataflow id="671" from="m1_4" to="tmpMul1_6" fromId="133" toId="190">
</dataflow>
<dataflow id="672" from="tmpMul0" to="sum" fromId="166" toId="191">
</dataflow>
<dataflow id="673" from="tmpMul1" to="sum" fromId="176" toId="191">
</dataflow>
<dataflow id="674" from="sl" to="tmpMul1_4" fromId="95" toId="192">
</dataflow>
<dataflow id="675" from="m1" to="tmpMul1_4" fromId="132" toId="192">
</dataflow>
<dataflow id="676" from="_ssdm_op_SpecFUCore" to="specfucore_ln396" fromId="603" toId="193">
</dataflow>
<dataflow id="677" from="tmpMul1_4" to="specfucore_ln396" fromId="192" toId="193">
</dataflow>
<dataflow id="678" from="StgValue_606" to="specfucore_ln396" fromId="606" toId="193">
</dataflow>
<dataflow id="679" from="StgValue_608" to="specfucore_ln396" fromId="608" toId="193">
</dataflow>
<dataflow id="680" from="StgValue_327" to="specfucore_ln396" fromId="327" toId="193">
</dataflow>
<dataflow id="681" from="tmpMul0_5" to="sum_5" fromId="171" toId="194">
</dataflow>
<dataflow id="682" from="tmpMul1_5" to="sum_5" fromId="180" toId="194">
</dataflow>
<dataflow id="683" from="sl" to="tmpMul1_6" fromId="95" toId="195">
</dataflow>
<dataflow id="684" from="m1_4" to="tmpMul1_6" fromId="133" toId="195">
</dataflow>
<dataflow id="685" from="_ssdm_op_SpecFUCore" to="specfucore_ln396" fromId="603" toId="196">
</dataflow>
<dataflow id="686" from="tmpMul1_6" to="specfucore_ln396" fromId="195" toId="196">
</dataflow>
<dataflow id="687" from="StgValue_606" to="specfucore_ln396" fromId="606" toId="196">
</dataflow>
<dataflow id="688" from="StgValue_608" to="specfucore_ln396" fromId="608" toId="196">
</dataflow>
<dataflow id="689" from="StgValue_327" to="specfucore_ln396" fromId="327" toId="196">
</dataflow>
<dataflow id="690" from="tmpMul0" to="sum" fromId="166" toId="197">
</dataflow>
<dataflow id="691" from="tmpMul1" to="sum" fromId="176" toId="197">
</dataflow>
<dataflow id="692" from="tmpMul0_4" to="sum_4" fromId="185" toId="198">
</dataflow>
<dataflow id="693" from="tmpMul1_4" to="sum_4" fromId="192" toId="198">
</dataflow>
<dataflow id="694" from="tmpMul0_5" to="sum_5" fromId="171" toId="199">
</dataflow>
<dataflow id="695" from="tmpMul1_5" to="sum_5" fromId="180" toId="199">
</dataflow>
<dataflow id="696" from="tmpMul0" to="sum" fromId="166" toId="200">
</dataflow>
<dataflow id="697" from="tmpMul1" to="sum" fromId="176" toId="200">
</dataflow>
<dataflow id="698" from="tmpMul0_4" to="sum_4" fromId="185" toId="201">
</dataflow>
<dataflow id="699" from="tmpMul1_4" to="sum_4" fromId="192" toId="201">
</dataflow>
<dataflow id="700" from="tmpMul0_5" to="sum_5" fromId="171" toId="202">
</dataflow>
<dataflow id="701" from="tmpMul1_5" to="sum_5" fromId="180" toId="202">
</dataflow>
<dataflow id="702" from="tmpMul0_6" to="sum_6" fromId="188" toId="203">
</dataflow>
<dataflow id="703" from="tmpMul1_6" to="sum_6" fromId="195" toId="203">
</dataflow>
<dataflow id="704" from="tmpMul0" to="sum" fromId="166" toId="204">
</dataflow>
<dataflow id="705" from="tmpMul1" to="sum" fromId="176" toId="204">
</dataflow>
<dataflow id="706" from="tmpMul0_4" to="sum_4" fromId="185" toId="205">
</dataflow>
<dataflow id="707" from="tmpMul1_4" to="sum_4" fromId="192" toId="205">
</dataflow>
<dataflow id="708" from="tmpMul0_5" to="sum_5" fromId="171" toId="206">
</dataflow>
<dataflow id="709" from="tmpMul1_5" to="sum_5" fromId="180" toId="206">
</dataflow>
<dataflow id="710" from="tmpMul0_6" to="sum_6" fromId="188" toId="207">
</dataflow>
<dataflow id="711" from="tmpMul1_6" to="sum_6" fromId="195" toId="207">
</dataflow>
<dataflow id="712" from="tmpMul0" to="sum" fromId="166" toId="208">
</dataflow>
<dataflow id="713" from="tmpMul1" to="sum" fromId="176" toId="208">
</dataflow>
<dataflow id="714" from="_ssdm_op_SpecFUCore" to="specfucore_ln397" fromId="603" toId="209">
</dataflow>
<dataflow id="715" from="sum" to="specfucore_ln397" fromId="208" toId="209">
</dataflow>
<dataflow id="717" from="StgValue_716" to="specfucore_ln397" fromId="716" toId="209">
</dataflow>
<dataflow id="719" from="StgValue_718" to="specfucore_ln397" fromId="718" toId="209">
</dataflow>
<dataflow id="720" from="StgValue_327" to="specfucore_ln397" fromId="327" toId="209">
</dataflow>
<dataflow id="721" from="tmpMul0_4" to="sum_4" fromId="185" toId="210">
</dataflow>
<dataflow id="722" from="tmpMul1_4" to="sum_4" fromId="192" toId="210">
</dataflow>
<dataflow id="723" from="tmpMul0_5" to="sum_5" fromId="171" toId="211">
</dataflow>
<dataflow id="724" from="tmpMul1_5" to="sum_5" fromId="180" toId="211">
</dataflow>
<dataflow id="725" from="tmpMul0_6" to="sum_6" fromId="188" toId="212">
</dataflow>
<dataflow id="726" from="tmpMul1_6" to="sum_6" fromId="195" toId="212">
</dataflow>
<dataflow id="727" from="tmpMul0_4" to="sum_4" fromId="185" toId="213">
</dataflow>
<dataflow id="728" from="tmpMul1_4" to="sum_4" fromId="192" toId="213">
</dataflow>
<dataflow id="729" from="tmpMul0_5" to="sum_5" fromId="171" toId="214">
</dataflow>
<dataflow id="730" from="tmpMul1_5" to="sum_5" fromId="180" toId="214">
</dataflow>
<dataflow id="731" from="_ssdm_op_SpecFUCore" to="specfucore_ln397" fromId="603" toId="215">
</dataflow>
<dataflow id="732" from="sum_5" to="specfucore_ln397" fromId="214" toId="215">
</dataflow>
<dataflow id="733" from="StgValue_716" to="specfucore_ln397" fromId="716" toId="215">
</dataflow>
<dataflow id="734" from="StgValue_718" to="specfucore_ln397" fromId="718" toId="215">
</dataflow>
<dataflow id="735" from="StgValue_327" to="specfucore_ln397" fromId="327" toId="215">
</dataflow>
<dataflow id="736" from="tmpMul0_6" to="sum_6" fromId="188" toId="216">
</dataflow>
<dataflow id="737" from="tmpMul1_6" to="sum_6" fromId="195" toId="216">
</dataflow>
<dataflow id="738" from="tmpMul0_4" to="sum_4" fromId="185" toId="217">
</dataflow>
<dataflow id="739" from="tmpMul1_4" to="sum_4" fromId="192" toId="217">
</dataflow>
<dataflow id="740" from="_ssdm_op_SpecFUCore" to="specfucore_ln397" fromId="603" toId="218">
</dataflow>
<dataflow id="741" from="sum_4" to="specfucore_ln397" fromId="217" toId="218">
</dataflow>
<dataflow id="742" from="StgValue_716" to="specfucore_ln397" fromId="716" toId="218">
</dataflow>
<dataflow id="743" from="StgValue_718" to="specfucore_ln397" fromId="718" toId="218">
</dataflow>
<dataflow id="744" from="StgValue_327" to="specfucore_ln397" fromId="327" toId="218">
</dataflow>
<dataflow id="745" from="tmpMul0_6" to="sum_6" fromId="188" toId="219">
</dataflow>
<dataflow id="746" from="tmpMul1_6" to="sum_6" fromId="195" toId="219">
</dataflow>
<dataflow id="747" from="sum" to="store_ln412" fromId="208" toId="220">
</dataflow>
<dataflow id="748" from="dataA16_addr" to="store_ln412" fromId="98" toId="220">
</dataflow>
<dataflow id="749" from="sum_5" to="store_ln413" fromId="214" toId="221">
</dataflow>
<dataflow id="750" from="dataA16_addr_4" to="store_ln413" fromId="101" toId="221">
</dataflow>
<dataflow id="751" from="tmpMul0_6" to="sum_6" fromId="188" toId="222">
</dataflow>
<dataflow id="752" from="tmpMul1_6" to="sum_6" fromId="195" toId="222">
</dataflow>
<dataflow id="753" from="_ssdm_op_SpecFUCore" to="specfucore_ln397" fromId="603" toId="223">
</dataflow>
<dataflow id="754" from="sum_6" to="specfucore_ln397" fromId="222" toId="223">
</dataflow>
<dataflow id="755" from="StgValue_716" to="specfucore_ln397" fromId="716" toId="223">
</dataflow>
<dataflow id="756" from="StgValue_718" to="specfucore_ln397" fromId="718" toId="223">
</dataflow>
<dataflow id="757" from="StgValue_327" to="specfucore_ln397" fromId="327" toId="223">
</dataflow>
<dataflow id="758" from="sum_4" to="store_ln461" fromId="217" toId="224">
</dataflow>
<dataflow id="759" from="dataA16_addr_5" to="store_ln461" fromId="108" toId="224">
</dataflow>
<dataflow id="761" from="_ssdm_op_SpecRegionBegin" to="rbegin12" fromId="760" toId="225">
</dataflow>
<dataflow id="763" from="empty_10" to="rbegin12" fromId="762" toId="225">
</dataflow>
<dataflow id="765" from="_ssdm_op_SpecRegionEnd" to="rend22" fromId="764" toId="226">
</dataflow>
<dataflow id="766" from="empty_10" to="rend22" fromId="762" toId="226">
</dataflow>
<dataflow id="767" from="rbegin12" to="rend22" fromId="225" toId="226">
</dataflow>
<dataflow id="768" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="760" toId="227">
</dataflow>
<dataflow id="770" from="empty_9" to="rbegin14" fromId="769" toId="227">
</dataflow>
<dataflow id="771" from="_ssdm_op_SpecRegionEnd" to="rend20" fromId="764" toId="228">
</dataflow>
<dataflow id="772" from="empty_9" to="rend20" fromId="769" toId="228">
</dataflow>
<dataflow id="773" from="rbegin14" to="rend20" fromId="227" toId="228">
</dataflow>
<dataflow id="774" from="_ssdm_op_SpecRegionBegin" to="rbegin16" fromId="760" toId="229">
</dataflow>
<dataflow id="776" from="empty_8" to="rbegin16" fromId="775" toId="229">
</dataflow>
<dataflow id="777" from="_ssdm_op_SpecRegionEnd" to="rend18" fromId="764" toId="230">
</dataflow>
<dataflow id="778" from="empty_8" to="rend18" fromId="775" toId="230">
</dataflow>
<dataflow id="779" from="rbegin16" to="rend18" fromId="229" toId="230">
</dataflow>
<dataflow id="780" from="_ssdm_op_SpecRegionBegin" to="rbegin15" fromId="760" toId="231">
</dataflow>
<dataflow id="782" from="empty_7" to="rbegin15" fromId="781" toId="231">
</dataflow>
<dataflow id="783" from="_ssdm_op_SpecRegionEnd" to="rend16" fromId="764" toId="232">
</dataflow>
<dataflow id="784" from="empty_7" to="rend16" fromId="781" toId="232">
</dataflow>
<dataflow id="785" from="rbegin15" to="rend16" fromId="231" toId="232">
</dataflow>
<dataflow id="786" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="760" toId="233">
</dataflow>
<dataflow id="788" from="empty_6" to="rbegin13" fromId="787" toId="233">
</dataflow>
<dataflow id="789" from="_ssdm_op_SpecRegionEnd" to="rend14" fromId="764" toId="234">
</dataflow>
<dataflow id="790" from="empty_6" to="rend14" fromId="787" toId="234">
</dataflow>
<dataflow id="791" from="rbegin13" to="rend14" fromId="233" toId="234">
</dataflow>
<dataflow id="792" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="760" toId="235">
</dataflow>
<dataflow id="794" from="empty_5" to="rbegin11" fromId="793" toId="235">
</dataflow>
<dataflow id="795" from="_ssdm_op_SpecRegionEnd" to="rend12" fromId="764" toId="236">
</dataflow>
<dataflow id="796" from="empty_5" to="rend12" fromId="793" toId="236">
</dataflow>
<dataflow id="797" from="rbegin11" to="rend12" fromId="235" toId="236">
</dataflow>
<dataflow id="798" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="760" toId="237">
</dataflow>
<dataflow id="800" from="empty_4" to="rbegin9" fromId="799" toId="237">
</dataflow>
<dataflow id="801" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="764" toId="238">
</dataflow>
<dataflow id="802" from="empty_4" to="rend10" fromId="799" toId="238">
</dataflow>
<dataflow id="803" from="rbegin9" to="rend10" fromId="237" toId="238">
</dataflow>
<dataflow id="804" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="760" toId="239">
</dataflow>
<dataflow id="806" from="empty_3" to="rbegin7" fromId="805" toId="239">
</dataflow>
<dataflow id="807" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="764" toId="240">
</dataflow>
<dataflow id="808" from="empty_3" to="rend8" fromId="805" toId="240">
</dataflow>
<dataflow id="809" from="rbegin7" to="rend8" fromId="239" toId="240">
</dataflow>
<dataflow id="810" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="760" toId="241">
</dataflow>
<dataflow id="812" from="empty_50" to="rbegin5" fromId="811" toId="241">
</dataflow>
<dataflow id="813" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="764" toId="242">
</dataflow>
<dataflow id="814" from="empty_50" to="rend6" fromId="811" toId="242">
</dataflow>
<dataflow id="815" from="rbegin5" to="rend6" fromId="241" toId="242">
</dataflow>
<dataflow id="816" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="760" toId="243">
</dataflow>
<dataflow id="818" from="empty_1" to="rbegin3" fromId="817" toId="243">
</dataflow>
<dataflow id="819" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="764" toId="244">
</dataflow>
<dataflow id="820" from="empty_1" to="rend4" fromId="817" toId="244">
</dataflow>
<dataflow id="821" from="rbegin3" to="rend4" fromId="243" toId="244">
</dataflow>
<dataflow id="822" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="760" toId="245">
</dataflow>
<dataflow id="824" from="empty_48" to="rbegin1" fromId="823" toId="245">
</dataflow>
<dataflow id="825" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="764" toId="246">
</dataflow>
<dataflow id="826" from="empty_48" to="rend2" fromId="823" toId="246">
</dataflow>
<dataflow id="827" from="rbegin1" to="rend2" fromId="245" toId="246">
</dataflow>
<dataflow id="828" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="760" toId="247">
</dataflow>
<dataflow id="830" from="empty" to="rbegin" fromId="829" toId="247">
</dataflow>
<dataflow id="831" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="764" toId="248">
</dataflow>
<dataflow id="832" from="empty" to="rend" fromId="829" toId="248">
</dataflow>
<dataflow id="833" from="rbegin" to="rend" fromId="247" toId="248">
</dataflow>
<dataflow id="834" from="sum_6" to="store_ln462" fromId="222" toId="249">
</dataflow>
<dataflow id="835" from="dataA16_addr_6" to="store_ln462" fromId="111" toId="249">
</dataflow>
<dataflow id="836" from="icmp_ln236" to="StgValue_2" fromId="39" toId="2">
</dataflow>
<dataflow id="837" from="icmp_ln236" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="838" from="icmp_ln238" to="StgValue_3" fromId="43" toId="3">
</dataflow>
<dataflow id="839" from="and_ln267_5" to="StgValue_3" fromId="86" toId="3">
</dataflow>
<dataflow id="840" from="icmp_ln236" to="StgValue_4" fromId="39" toId="4">
</dataflow>
<dataflow id="841" from="and_ln267_5" to="StgValue_4" fromId="86" toId="4">
</dataflow>
<dataflow id="842" from="icmp_ln236" to="StgValue_5" fromId="39" toId="5">
</dataflow>
<dataflow id="843" from="and_ln267_5" to="StgValue_5" fromId="86" toId="5">
</dataflow>
<dataflow id="844" from="and_ln267_5" to="StgValue_6" fromId="86" toId="6">
</dataflow>
<dataflow id="845" from="and_ln267_5" to="StgValue_7" fromId="86" toId="7">
</dataflow>
<dataflow id="846" from="and_ln267_5" to="StgValue_8" fromId="86" toId="8">
</dataflow>
<dataflow id="847" from="and_ln267_5" to="StgValue_9" fromId="86" toId="9">
</dataflow>
<dataflow id="848" from="and_ln267_5" to="StgValue_10" fromId="86" toId="10">
</dataflow>
<dataflow id="849" from="and_ln267_5" to="StgValue_11" fromId="86" toId="11">
</dataflow>
<dataflow id="850" from="and_ln267_5" to="StgValue_12" fromId="86" toId="12">
</dataflow>
<dataflow id="851" from="and_ln267_5" to="StgValue_13" fromId="86" toId="13">
</dataflow>
<dataflow id="852" from="and_ln267_5" to="StgValue_14" fromId="86" toId="14">
</dataflow>
<dataflow id="853" from="and_ln267_5" to="StgValue_15" fromId="86" toId="15">
</dataflow>
<dataflow id="854" from="and_ln267_5" to="StgValue_16" fromId="86" toId="16">
</dataflow>
<dataflow id="855" from="and_ln267_5" to="StgValue_17" fromId="86" toId="17">
</dataflow>
<dataflow id="856" from="and_ln267_5" to="StgValue_18" fromId="86" toId="18">
</dataflow>
<dataflow id="857" from="and_ln267_5" to="StgValue_19" fromId="86" toId="19">
</dataflow>
<dataflow id="858" from="and_ln267_5" to="StgValue_20" fromId="86" toId="20">
</dataflow>
<dataflow id="859" from="and_ln267_5" to="StgValue_21" fromId="86" toId="21">
</dataflow>
<dataflow id="860" from="and_ln267_5" to="StgValue_22" fromId="86" toId="22">
</dataflow>
<dataflow id="861" from="and_ln267_5" to="StgValue_23" fromId="86" toId="23">
</dataflow>
<dataflow id="862" from="and_ln267_5" to="StgValue_27" fromId="86" toId="27">
</dataflow>
<dataflow id="863" from="icmp_ln236" to="StgValue_23" fromId="39" toId="23">
</dataflow>
</dataflows>


</stg>
