// Seed: 1226420928
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4
    , id_26,
    input wire id_5
    , id_27,
    input wand id_6,
    output supply1 id_7,
    output wand id_8,
    input wand id_9,
    output tri id_10,
    input wand id_11,
    output wand id_12,
    input tri0 id_13,
    input wire id_14 id_28,
    input wor id_15,
    input wand id_16,
    input tri0 id_17,
    input wor id_18,
    output wire id_19,
    output supply1 id_20,
    output supply1 id_21,
    input wand id_22,
    output wor id_23,
    output tri id_24
);
  wire id_29;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input wor id_2,
    input tri0 id_3
    , id_14, id_15,
    input wor id_4
    , id_16,
    input supply1 id_5,
    output wand id_6,
    output uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri1 id_10,
    input wand id_11,
    input tri0 id_12
);
  wire id_17, id_18;
  always assign id_17.id_17 = -1 == ~id_11;
  assign id_0 = 1;
  parameter id_19 = -1 > 1;
  wire id_20;
  ;
  always_ff @(posedge id_8 or posedge id_3 | -1) id_15 = id_3;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_11,
      id_4,
      id_4,
      id_2,
      id_3,
      id_7,
      id_6,
      id_9,
      id_6,
      id_5,
      id_6,
      id_12,
      id_2,
      id_8,
      id_9,
      id_12,
      id_10,
      id_7,
      id_6,
      id_6,
      id_12,
      id_0,
      id_6
  );
  assign modCall_1.id_15 = 0;
endmodule
