<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: VariableClockDivider2X.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('VariableClockDivider2X_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">VariableClockDivider2X.vhd</div></div>
</div><!--header-->
<div class="contents">
<a href="VariableClockDivider2X_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">--</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">--           Copyright (c) by Franks Development, LLC</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">--</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">-- This software is copyrighted by and is the sole property of Franks</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">-- Development, LLC. All rights, title, ownership, or other interests</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">-- in the software remain the property of Franks Development, LLC. This</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">-- software may only be used in accordance with the corresponding</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">-- license agreement.  Any unauthorized use, duplication, transmission,</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">-- distribution, or disclosure of this software is expressly forbidden.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">--</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">-- This Copyright notice may not be removed or modified without prior</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">-- written consent of Franks Development, LLC.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">--</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">-- Franks Development, LLC. reserves the right to modify this software</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">-- without notice.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">--</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">-- Franks Development, LLC            support@franks-development.com</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">-- 500 N. Bahamas Dr. #101           http:--www.franks-development.com</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">-- Tucson, AZ 85710</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">-- USA</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">--</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">-- Permission granted for perpetual non-exclusive end-use by the University of Arizona August 1, 2020</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">--</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="vhdlkeyword">use </span>IEEE.STD_LOGIC_1164.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="vhdlkeyword">use </span>IEEE.STD_LOGIC_UNSIGNED.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="vhdlkeyword">use </span>IEEE.NUMERIC_STD.<span class="keywordflow">all</span>;</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keywordflow">entity </span><a class="code hl_class" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="comment">--;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="comment"> --typically zero; if &gt;= terminal_count, it will flip on the first clock after reset!</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="comment"> --a t/c of zero results in clko = clki / 2</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">clko</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keywordflow">end</span> <a class="code hl_class" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keywordflow">architecture</span> <a class="code hl_class" href="classVariableClockDividerPorts_1_1VariableClockDivider.html">VariableClockDivider</a> <span class="keywordflow">of</span> <a class="code hl_class" href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a339b82be5cc6a24c22da142e3a843512">   47</a></span>    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">ClkDiv</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">WIDTH_BITS</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a3ed2cb3f6a66bf29ca3b2246614b7c35">clko_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;  </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="vhdlkeyword">begin</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">clko</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a3ed2cb3f6a66bf29ca3b2246614b7c35">clko_i</a></span>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    </div>
<div class="foldopen" id="foldopen00054" data-start="" data-end="">
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1c5686a31f4cf9e4b30d5c179e2fb701">   54</a></span>    <span class="keywordflow">process</span> (<a class="code hl_variable" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a>, <a class="code hl_variable" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>, <a class="code hl_variable" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a>)</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="vhdlkeyword">    begin</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>        <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>        </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>            <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">ClkDiv</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">to_integer</span><span class="vhdlchar">(</span><span class="keywordtype">unsigned</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">rst_count</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>            <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a3ed2cb3f6a66bf29ca3b2246614b7c35">clko_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a></span>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>            </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>            </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>            <span class="keywordflow">if</span> <span class="vhdlchar">(</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a></span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">event</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">clki</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>            </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">                --Generate the master DE-sampling clock</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>                <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">ClkDiv</a></span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                        </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">ClkDiv</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">ClkDiv</a></span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                        </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>                    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                    </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">ClkDiv</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">ClkDiv</a></span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar">(</span> <span class="vhdlchar">(</span><span class="vhdlchar">shift_right</span><span class="vhdlchar">(</span><span class="keywordtype">unsigned</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">terminal_count</a></span><span class="vhdlchar">)</span><span class="vhdlchar">,</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                        </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a3ed2cb3f6a66bf29ca3b2246614b7c35">clko_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a></span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                        </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                    </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                        <span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a3ed2cb3f6a66bf29ca3b2246614b7c35">clko_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code hl_variable" href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a></span><span class="vhdlchar">)</span>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>            </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="keywordflow">end</span> VariableClockDivider;</div>
<div class="ttc" id="aclassVariableClockDividerPorts_1_1VariableClockDivider_html"><div class="ttname"><a href="classVariableClockDividerPorts_1_1VariableClockDivider.html">VariableClockDividerPorts.VariableClockDivider</a></div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00045">VariableClockDivider.vhd:45</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_1_1VariableClockDivider_html_a1dc7ec834788270b7fcfba6cf8dc1b40"><div class="ttname"><a href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a1dc7ec834788270b7fcfba6cf8dc1b40">VariableClockDividerPorts.VariableClockDivider.ClkDiv</a></div><div class="ttdeci">natural  range  0 to ((( 2**   WIDTH_BITS)/ 2)- 1):= 0 ClkDiv</div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00047">VariableClockDivider.vhd:47</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_1_1VariableClockDivider_html_a3ed2cb3f6a66bf29ca3b2246614b7c35"><div class="ttname"><a href="classVariableClockDividerPorts_1_1VariableClockDivider.html#a3ed2cb3f6a66bf29ca3b2246614b7c35">VariableClockDividerPorts.VariableClockDivider.clko_i</a></div><div class="ttdeci">std_logic clko_i</div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00048">VariableClockDivider.vhd:48</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html"><div class="ttname"><a href="classVariableClockDividerPorts.html">VariableClockDividerPorts</a></div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00030">VariableClockDivider.vhd:30</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_a328c73179f2d206edbcc89efe2d779ad"><div class="ttname"><a href="classVariableClockDividerPorts.html#a328c73179f2d206edbcc89efe2d779ad">VariableClockDividerPorts.WIDTH_BITS</a></div><div class="ttdeci">WIDTH_BITS natural := 8</div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00032">VariableClockDivider.vhd:32</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_a3b8e4034d77aecc179eaa754227e27b4"><div class="ttname"><a href="classVariableClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">VariableClockDividerPorts.DIVOUT_RST_STATE</a></div><div class="ttdeci">DIVOUT_RST_STATE std_logic := '0'</div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00034">VariableClockDivider.vhd:34</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_a9406fa80338b3dc283daf476f82e2ea6"><div class="ttname"><a href="classVariableClockDividerPorts.html#a9406fa80338b3dc283daf476f82e2ea6">VariableClockDividerPorts.rst_count</a></div><div class="ttdeci">in rst_count std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00039">VariableClockDivider.vhd:39</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_aa5ba78429503871b8839c61caf563d62"><div class="ttname"><a href="classVariableClockDividerPorts.html#aa5ba78429503871b8839c61caf563d62">VariableClockDividerPorts.clko</a></div><div class="ttdeci">out clko std_logic </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00042">VariableClockDivider.vhd:42</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_ab6afeb79cee6c62943c5cd580842a904"><div class="ttname"><a href="classVariableClockDividerPorts.html#ab6afeb79cee6c62943c5cd580842a904">VariableClockDividerPorts.clki</a></div><div class="ttdeci">in clki std_logic </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00037">VariableClockDivider.vhd:37</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_abd8f52e80199144de1356e6e442e5632"><div class="ttname"><a href="classVariableClockDividerPorts.html#abd8f52e80199144de1356e6e442e5632">VariableClockDividerPorts.terminal_count</a></div><div class="ttdeci">in terminal_count std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00040">VariableClockDivider.vhd:40</a></div></div>
<div class="ttc" id="aclassVariableClockDividerPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classVariableClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">VariableClockDividerPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition</b> <a href="VariableClockDivider_8vhd_source.html#l00038">VariableClockDivider.vhd:38</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_e7282fc4c0331918f4f7fd2fbab1d013.html">fpga</a></li><li class="navelem"><a class="el" href="VariableClockDivider2X_8vhd.html">VariableClockDivider2X.vhd</a></li>
    <li class="footer">Generated on Sun Jul 6 2025 14:16:58 for ESC FilterWheel Fpga Source by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
