// Seed: 2412041597
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wire id_2
);
  assign id_0 = id_2;
  assign module_1.id_9 = 0;
  assign id_0 = -1;
  logic id_4;
  ;
  assign id_0 = !1'd0 + (1);
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5,
    input wand id_6,
    input wand id_7,
    input tri0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply0 id_12
);
  assign id_5 = id_6;
  wire id_14;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_6
  );
endmodule
