# ******* project, board and chip name *******
PROJECT = dvi
BOARD = pergola
# 12 25 45 85
FPGA_SIZE = 12
PACKAGE = CABGA256
SPEED = 8

# ******* design files *******
CONSTRAINTS = constraints/pergola.lpf
TOP_MODULE = top_vgatest_1280x720_pergola
TOP_MODULE_FILE = hdl/$(TOP_MODULE).v

CLK0_NAME = clk_16_100
CLK0_FILE_NAME = clocks/$(CLK0_NAME).v
CLK0_OPTIONS = \
  -i 16 \
  --clkout0 100

CLK1_NAME = clk_25_shift_pixel
CLK1_FILE_NAME = clocks/$(CLK1_NAME).v
CLK1_OPTIONS = \
  -i 25 \
  --clkout0 375 \
  --clkout1 75

VERILOG_FILES = \
  $(TOP_MODULE_FILE) \
  $(CLK0_FILE_NAME) \
  $(CLK1_FILE_NAME) \
  hdl/fake_differential.v

# *.vhd those files will be converted to *.v files with vhdl2vl (warning overwriting/deleting)
VHDL_FILES = \
  hdl/blink.vhd \
  hdl/vga.vhd \
  hdl/vga2dvid.vhd \
  hdl/tmds_encoder.vhd

# synthesis options
#YOSYS_OPTIONS = -noccu2

include scripts/ulx3s_trellis.mk
