Reading CIF file "generated_files_modular_largereq/subplant_63.cif".
Preprocessing CIF specification.
Converting CIF specification to internal format.

CIF variables and location pointers:
  Nr     Kind              Type  Name            Group  BDD vars  CIF values  BDD values  Values used
  -----  ----------------  ----  --------------  -----  --------  ----------  ----------  -----------
  1      location pointer  n/a   A_gate2         0      1 * 2     2 * 2       2 * 2       100%
  2      location pointer  n/a   S_Sinitialized  1      1 * 2     2 * 2       2 * 2       100%
  -----  ----------------  ----  --------------  -----  --------  ----------  ----------  -----------
  Total                                          2      4         8           8           100%

Applying automatic variable ordering:
  Number of hyperedges: 5

  Applying FORCE algorithm:
    Maximum number of iterations: 10

    Total span:                    0 (total)                 0.00 (avg/edge) [before]
    Total span:                    0 (total)                 0.00 (avg/edge) [iteration 1]
    Total span:                    0 (total)                 0.00 (avg/edge) [after]

  Applying sliding window algorithm:
    Window length: 2

    Total span:                    0 (total)                 0.00 (avg/edge) [before]
    Total span:                    0 (total)                 0.00 (avg/edge) [after]

  Variable order unchanged.

Starting data-based synthesis.

Invariant (components state invariant):  true
Invariant (locations state invariant):   true
Invariant (system state invariant):      true

Initial   (discrete variables):          true
Initial   (components init predicate):   true
Initial   (aut/locs init predicate):     S_Sinitialized.Off
Initial   (aut/locs init predicate):     A_gate2.Off
Initial   (auts/locs init predicate):    A_gate2.Off and S_Sinitialized.Off
Initial   (uncontrolled system):         A_gate2.Off and S_Sinitialized.Off
Initial   (system, combined init/inv):   A_gate2.Off and S_Sinitialized.Off

Marked    (components marker predicate): true
Marked    (aut/locs marker predicate):   S_Sinitialized.Off
Marked    (aut/locs marker predicate):   A_gate2.Off
Marked    (auts/locs marker predicate):  A_gate2.Off and S_Sinitialized.Off
Marked    (uncontrolled system):         A_gate2.Off and S_Sinitialized.Off
Marked    (system, combined marked/inv): A_gate2.Off and S_Sinitialized.Off

State/event exclusion requirements:
  Event "A_gate2_c_on" needs:
    S_Sinitialized.On

Uncontrolled system:
  State: (controlled-behavior: ?)
    Edge: (event: S_Sinitialized_u_off) (guard: S_Sinitialized.On) (assignments: S_Sinitialized := S_Sinitialized.Off)
    Edge: (event: S_Sinitialized_u_on) (guard: S_Sinitialized.Off) (assignments: S_Sinitialized := S_Sinitialized.On)
    Edge: (event: A_gate2_c_off) (guard: A_gate2.On) (assignments: A_gate2 := A_gate2.Off)
    Edge: (event: A_gate2_c_on) (guard: A_gate2.Off) (assignments: A_gate2 := A_gate2.On)

Initialized controlled-behavior predicate using invariants: true.

Extending controlled-behavior predicate using variable ranges.

Restricting behavior using state/event exclusion requirements.

Edge (event: A_gate2_c_on) (guard: A_gate2.Off) (assignments: A_gate2 := A_gate2.On): guard: A_gate2.Off -> A_gate2.Off and S_Sinitialized.On [requirement: S_Sinitialized.On].

Restricted behavior using state/event exclusion requirements:
  State: (controlled-behavior: true)
    Edge: (event: S_Sinitialized_u_off) (guard: S_Sinitialized.On) (assignments: S_Sinitialized := S_Sinitialized.Off)
    Edge: (event: S_Sinitialized_u_on) (guard: S_Sinitialized.Off) (assignments: S_Sinitialized := S_Sinitialized.On)
    Edge: (event: A_gate2_c_off) (guard: A_gate2.On) (assignments: A_gate2 := A_gate2.Off)
    Edge: (event: A_gate2_c_on) (guard: A_gate2.Off -> A_gate2.Off and S_Sinitialized.On) (assignments: A_gate2 := A_gate2.On)

Round 1: started.

Round 1: computing backward controlled-behavior predicate.
Backward controlled-behavior: A_gate2.Off and S_Sinitialized.Off [marker predicate]
Backward reachability: iteration 1.
Backward controlled-behavior: A_gate2.Off and S_Sinitialized.Off -> A_gate2.Off [backward reach with edge: (event: S_Sinitialized_u_off) (guard: S_Sinitialized.On) (assignments: S_Sinitialized := S_Sinitialized.Off), restricted to current/previous controlled-behavior predicate: true]
Backward controlled-behavior: A_gate2.Off -> true [backward reach with edge: (event: A_gate2_c_off) (guard: A_gate2.On) (assignments: A_gate2 := A_gate2.Off), restricted to current/previous controlled-behavior predicate: true]
Backward reachability: iteration 2.
Backward controlled-behavior: true [fixed point].

Round 1: computing backward uncontrolled bad-state predicate.
Backward uncontrolled bad-state: false [current/previous controlled behavior predicate]
Backward reachability: iteration 1.

Round 1: computing forward controlled-behavior predicate.
Forward controlled-behavior: A_gate2.Off and S_Sinitialized.Off [initialization predicate]
Forward reachability: iteration 1.
Forward controlled-behavior: A_gate2.Off and S_Sinitialized.Off -> A_gate2.Off [forward reach with edge: (event: S_Sinitialized_u_on) (guard: S_Sinitialized.Off) (assignments: S_Sinitialized := S_Sinitialized.On), restricted to current/previous controlled-behavior predicate: true]
Forward controlled-behavior: A_gate2.Off -> A_gate2.Off or S_Sinitialized.On [forward reach with edge: (event: A_gate2_c_on) (guard: A_gate2.Off -> A_gate2.Off and S_Sinitialized.On) (assignments: A_gate2 := A_gate2.On), restricted to current/previous controlled-behavior predicate: true]
Forward reachability: iteration 2.
Forward controlled-behavior: A_gate2.Off or S_Sinitialized.On -> true [forward reach with edge: (event: S_Sinitialized_u_off) (guard: S_Sinitialized.On) (assignments: S_Sinitialized := S_Sinitialized.Off), restricted to current/previous controlled-behavior predicate: true]
Forward reachability: iteration 3.
Forward controlled-behavior: true [fixed point].

Round 1: finished, controlled behavior is stable.

Computing controlled system guards.

Final synthesis result:
  State: (controlled-behavior: true)
    Edge: (event: S_Sinitialized_u_off) (guard: S_Sinitialized.On) (assignments: S_Sinitialized := S_Sinitialized.Off)
    Edge: (event: S_Sinitialized_u_on) (guard: S_Sinitialized.Off) (assignments: S_Sinitialized := S_Sinitialized.On)
    Edge: (event: A_gate2_c_off) (guard: A_gate2.On) (assignments: A_gate2 := A_gate2.Off)
    Edge: (event: A_gate2_c_on) (guard: A_gate2.Off -> A_gate2.Off and S_Sinitialized.On) (assignments: A_gate2 := A_gate2.On)

Controlled system:                     exactly 4 states.

Initial (synthesis result):            true
Initial (uncontrolled system):         A_gate2.Off and S_Sinitialized.Off
Initial (controlled system):           A_gate2.Off and S_Sinitialized.Off
Initial (removed by supervisor):       false
Initial (added by supervisor):         true

Simplification of controlled system under the assumption of the plants, requirement automata, state/event exclusion requirement invariants, state requirement invariants, and controlled behavior:
  Event A_gate2_c_off: guard: A_gate2.On -> true [assume A_gate2.On].
  Event A_gate2_c_on: guard: A_gate2.Off and S_Sinitialized.On -> true [assume A_gate2.Off and S_Sinitialized.On].

Constructing output CIF specification.
Writing output CIF file "generated_files_modular_largereq/subplant_63_sup.cif".
