m255
K3
13
cModel Technology
Z0 dZ:\workspace\mestrado\sistemasVLSI\exercises\lab1_exp_3\simulation\modelsim
Eseteseg
Z1 w1358086182
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dZ:\workspace\mestrado\sistemasVLSI\exercises\lab1_exp_3\simulation\modelsim
Z5 8Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_3/seteseg.vhd
Z6 FZ:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_3/seteseg.vhd
l0
L17
VZDOXQ0TNRkHoGO`hVGPj_3
Z7 OV;C;10.1b;51
31
Z8 !s108 1358090959.706000
Z9 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_3/seteseg.vhd|
Z10 !s107 Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_3/seteseg.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 [WL:=e^40;Uei?QFdBVmF3
!i10b 1
Abehaviour
R2
R3
DEx4 work 7 seteseg 0 22 ZDOXQ0TNRkHoGO`hVGPj_3
l27
L24
V_`czJHV<WOl3Og:D[Z_BO0
R7
31
R8
R9
R10
R11
R12
!s100 hYOoEIZ@2D6l2[DCBR^1^1
!i10b 1
Eseteseg_tb
Z13 w1358090957
R2
R3
R4
Z14 8Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_3/seteseg_tb.vhd
Z15 FZ:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_3/seteseg_tb.vhd
l0
L8
V=D`P=SX[0C:KGKXVfX]k@3
!s100 5j>8A8BieUM[KakA2UlDb3
R7
31
!i10b 1
Z16 !s108 1358090959.924000
Z17 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_3/seteseg_tb.vhd|
Z18 !s107 Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_3/seteseg_tb.vhd|
R11
R12
Aseteseg_tb_arch
R2
R3
DEx4 work 10 seteseg_tb 0 22 =D`P=SX[0C:KGKXVfX]k@3
l23
L11
Vb[fQEn0dn[VgISjS>3[[z0
!s100 =UdKKMm7d2[zOZ4]LP`e?2
R7
31
!i10b 1
R16
R17
R18
R11
R12
