module ltl2dba_C2 (
  input p_0,
  input p_1,
  output reg acc
);
  reg l0;
  initial begin
    l0 = 0;
  end
  assign acc = (p_0) & (!l0);
  always @(posedge $global_clock) begin
    l0 <= !((!((p_0) & (!l0))) & (!((!p_1) & (l0))));
  end
endmodule