

================================================================
== Vitis HLS Report for 'fft2dProc'
================================================================
* Date:           Thu Jan 27 12:45:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.086 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_fu_308      |transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s      |      104|      104|  0.416 us|  0.416 us|  104|  104|        no|
        |grp_sliceProcessor_1_fu_315                                                        |sliceProcessor_1                                                        |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        |grp_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_429  |invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s  |      104|      104|  0.416 us|  0.416 us|  104|  104|        no|
        |grp_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_435            |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s            |       70|       70|  0.280 us|  0.280 us|   70|   70|        no|
        |grp_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_441     |transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s     |      104|      104|  0.416 us|  0.416 us|  104|  104|        no|
        |grp_sliceProcessor_fu_447                                                          |sliceProcessor                                                          |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        |grp_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_fu_561  |invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s  |      104|      104|  0.416 us|  0.416 us|  104|  104|        no|
        |grp_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_fu_567            |transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s            |       70|       70|  0.280 us|  0.280 us|   70|   70|        no|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l_transBlkMatrixStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:101]   --->   Operation 17 'alloca' 'l_transBlkMatrixStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l_rowProcOutStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:106]   --->   Operation 18 'alloca' 'l_rowProcOutStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%l_invTranspBlkMatrixStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:112]   --->   Operation 19 'alloca' 'l_invTranspBlkMatrixStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%l_transpMatrixStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:117]   --->   Operation 20 'alloca' 'l_transpMatrixStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%l_transpBlkMatrixStream2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:122]   --->   Operation 21 'alloca' 'l_transpBlkMatrixStream2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%l_colProcOutStream = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:127]   --->   Operation 22 'alloca' 'l_colProcOutStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%l_invTranspBlkMatrixStream2 = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:132]   --->   Operation 23 'alloca' 'l_invTranspBlkMatrixStream2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln149 = call void @transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > >, i512 %fftInStrm, i512 %l_transBlkMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:149]   --->   Operation 24 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln149 = call void @transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > >, i512 %fftInStrm, i512 %l_transBlkMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:149]   --->   Operation 25 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln153 = call void @sliceProcessor.1, i512 %l_transBlkMatrixStream, i512 %l_rowProcOutStream, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:153]   --->   Operation 26 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln153 = call void @sliceProcessor.1, i512 %l_transBlkMatrixStream, i512 %l_rowProcOutStream, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:153]   --->   Operation 27 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln156 = call void @invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_rowProcOutStream, i512 %l_invTranspBlkMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:156]   --->   Operation 28 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln156 = call void @invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_rowProcOutStream, i512 %l_invTranspBlkMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:156]   --->   Operation 29 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln160 = call void @transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_invTranspBlkMatrixStream, i512 %l_transpMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:160]   --->   Operation 30 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln160 = call void @transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_invTranspBlkMatrixStream, i512 %l_transpMatrixStream" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:160]   --->   Operation 31 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln164 = call void @transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_transpMatrixStream, i512 %l_transpBlkMatrixStream2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:164]   --->   Operation 32 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln164 = call void @transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >, i512 %l_transpMatrixStream, i512 %l_transpBlkMatrixStream2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:164]   --->   Operation 33 'call' 'call_ln164' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln168 = call void @sliceProcessor, i512 %l_transpBlkMatrixStream2, i512 %l_colProcOutStream, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:168]   --->   Operation 34 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln168 = call void @sliceProcessor, i512 %l_transpBlkMatrixStream2, i512 %l_colProcOutStream, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:168]   --->   Operation 35 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln171 = call void @invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i512 %l_colProcOutStream, i512 %l_invTranspBlkMatrixStream2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:171]   --->   Operation 36 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln171 = call void @invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i512 %l_colProcOutStream, i512 %l_invTranspBlkMatrixStream2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:171]   --->   Operation 37 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln175 = call void @transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i512 %l_invTranspBlkMatrixStream2, i512 %fftOutStrm" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:175]   --->   Operation 38 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 39 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 39 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftOutStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftInStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @l_transBlkMatrixStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_transBlkMatrixStream, i512 %l_transBlkMatrixStream"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln103 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:103]   --->   Operation 43 'specmemcore' 'specmemcore_ln103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 45 [1/1] (0.00ns)   --->   "%empty_365 = specchannel i32 @_ssdm_op_SpecChannel, void @l_rowProcOutStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_rowProcOutStream, i512 %l_rowProcOutStream"   --->   Operation 45 'specchannel' 'empty_365' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln108 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_rowProcOutStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:108]   --->   Operation 46 'specmemcore' 'specmemcore_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_rowProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%empty_366 = specchannel i32 @_ssdm_op_SpecChannel, void @l_invTranspBlkMatrixStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_invTranspBlkMatrixStream, i512 %l_invTranspBlkMatrixStream"   --->   Operation 48 'specchannel' 'empty_366' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln114 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_invTranspBlkMatrixStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:114]   --->   Operation 49 'specmemcore' 'specmemcore_ln114' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_invTranspBlkMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%empty_367 = specchannel i32 @_ssdm_op_SpecChannel, void @l_transpMatrixStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_transpMatrixStream, i512 %l_transpMatrixStream"   --->   Operation 51 'specchannel' 'empty_367' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transpMatrixStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:119]   --->   Operation 52 'specmemcore' 'specmemcore_ln119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transpMatrixStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%empty_368 = specchannel i32 @_ssdm_op_SpecChannel, void @l_transpBlkMatrixStream2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_transpBlkMatrixStream2, i512 %l_transpBlkMatrixStream2"   --->   Operation 54 'specchannel' 'empty_368' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln124 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_transpBlkMatrixStream2, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:124]   --->   Operation 55 'specmemcore' 'specmemcore_ln124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_transpBlkMatrixStream2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%empty_369 = specchannel i32 @_ssdm_op_SpecChannel, void @l_colProcOutStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_colProcOutStream, i512 %l_colProcOutStream"   --->   Operation 57 'specchannel' 'empty_369' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln129 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_colProcOutStream, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:129]   --->   Operation 58 'specmemcore' 'specmemcore_ln129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_colProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%empty_370 = specchannel i32 @_ssdm_op_SpecChannel, void @l_invTranspBlkMatrixStream2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %l_invTranspBlkMatrixStream2, i512 %l_invTranspBlkMatrixStream2"   --->   Operation 60 'specchannel' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln134 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_invTranspBlkMatrixStream2, i64 666, i64 9, i64 18446744073709551615" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:134]   --->   Operation 61 'specmemcore' 'specmemcore_ln134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_invTranspBlkMatrixStream2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln175 = call void @transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >, i512 %l_invTranspBlkMatrixStream2, i512 %fftOutStrm" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:175]   --->   Operation 63 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln177 = ret" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:177]   --->   Operation 64 'ret' 'ret_ln177' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftInStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ control_count_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_count_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ twiddleObj_twiddleTable_M_imag_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ control_count_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ control_bits_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sample_in_read_count_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delay_line_stall_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ delayline_Array_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ control_delayline_Array_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ delayline_Array_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_transBlkMatrixStream      (alloca              ) [ 01111111111111111]
l_rowProcOutStream          (alloca              ) [ 00111111111111111]
l_invTranspBlkMatrixStream  (alloca              ) [ 00111111111111111]
l_transpMatrixStream        (alloca              ) [ 00111111111111111]
l_transpBlkMatrixStream2    (alloca              ) [ 00111111111111111]
l_colProcOutStream          (alloca              ) [ 00111111111111111]
l_invTranspBlkMatrixStream2 (alloca              ) [ 00111111111111111]
call_ln149                  (call                ) [ 00000000000000000]
call_ln153                  (call                ) [ 00000000000000000]
call_ln156                  (call                ) [ 00000000000000000]
call_ln160                  (call                ) [ 00000000000000000]
call_ln164                  (call                ) [ 00000000000000000]
call_ln168                  (call                ) [ 00000000000000000]
call_ln171                  (call                ) [ 00000000000000000]
specdataflowpipeline_ln0    (specdataflowpipeline) [ 00000000000000000]
specinterface_ln0           (specinterface       ) [ 00000000000000000]
specinterface_ln0           (specinterface       ) [ 00000000000000000]
empty                       (specchannel         ) [ 00000000000000000]
specmemcore_ln103           (specmemcore         ) [ 00000000000000000]
specinterface_ln0           (specinterface       ) [ 00000000000000000]
empty_365                   (specchannel         ) [ 00000000000000000]
specmemcore_ln108           (specmemcore         ) [ 00000000000000000]
specinterface_ln0           (specinterface       ) [ 00000000000000000]
empty_366                   (specchannel         ) [ 00000000000000000]
specmemcore_ln114           (specmemcore         ) [ 00000000000000000]
specinterface_ln0           (specinterface       ) [ 00000000000000000]
empty_367                   (specchannel         ) [ 00000000000000000]
specmemcore_ln119           (specmemcore         ) [ 00000000000000000]
specinterface_ln0           (specinterface       ) [ 00000000000000000]
empty_368                   (specchannel         ) [ 00000000000000000]
specmemcore_ln124           (specmemcore         ) [ 00000000000000000]
specinterface_ln0           (specinterface       ) [ 00000000000000000]
empty_369                   (specchannel         ) [ 00000000000000000]
specmemcore_ln129           (specmemcore         ) [ 00000000000000000]
specinterface_ln0           (specinterface       ) [ 00000000000000000]
empty_370                   (specchannel         ) [ 00000000000000000]
specmemcore_ln134           (specmemcore         ) [ 00000000000000000]
specinterface_ln0           (specinterface       ) [ 00000000000000000]
call_ln175                  (call                ) [ 00000000000000000]
ret_ln177                   (ret                 ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftInStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftInStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="control_count_V_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="control_bits_V_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sample_in_read_count_V_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="delay_line_stall_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="delayline_Array_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="delayline_Array_16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="delayline_Array_19">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="control_delayline_Array_17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="control_delayline_Array_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="control_delayline_Array_18">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="delayline_Array_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="delayline_Array_15">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="delayline_Array_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="twiddleObj_twiddleTable_M_imag_V_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_2"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="control_count_V_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="control_bits_V_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sample_in_read_count_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="delay_line_stall_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="delayline_Array_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="delayline_Array_8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="delayline_Array_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="control_delayline_Array_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="control_delayline_Array_15">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="control_delayline_Array_16">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="delayline_Array_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="delayline_Array_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="delayline_Array_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="control_count_V_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="control_bits_V_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="sample_in_read_count_V_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="delay_line_stall_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="delayline_Array_29">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="delayline_Array_32">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_32"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="delayline_Array_34">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_34"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="control_delayline_Array_23">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="control_delayline_Array_1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="control_delayline_Array_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="delayline_Array_28">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="delayline_Array_31">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="delayline_Array_33">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_33"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="twiddleObj_twiddleTable_M_imag_V_3">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_3"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="control_count_V_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="control_bits_V_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sample_in_read_count_V_1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="delay_line_stall_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="delayline_Array_21">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="delayline_Array_23">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="delayline_Array_27">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="control_delayline_Array_19">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="control_delayline_Array_20">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="control_delayline_Array_22">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="delayline_Array_20">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="delayline_Array_22">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="delayline_Array_26">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="control_count_V_3">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="control_bits_V_3">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="sample_in_read_count_V_3">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="delay_line_stall_3">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="delayline_Array_38">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_38"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="delayline_Array_40">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_40"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="delayline_Array_18">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="control_delayline_Array_4">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="control_delayline_Array_5">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="control_delayline_Array_7">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="delayline_Array_37">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_37"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="delayline_Array_39">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_39"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="delayline_Array_6">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="twiddleObj_twiddleTable_M_imag_V">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="control_count_V">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="control_bits_V">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="sample_in_read_count_V">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="delay_line_stall">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="delayline_Array_1">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="delayline_Array_11">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="delayline_Array_36">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_36"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="control_delayline_Array">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="control_delayline_Array_6">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="control_delayline_Array_21">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="delayline_Array">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="delayline_Array_45">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_45"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="delayline_Array_25">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="control_count_V_5">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="control_bits_V_5">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_5"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="sample_in_read_count_V_5">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_5"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="delay_line_stall_5">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_5"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="delayline_Array_35">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_35"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="delayline_Array_47">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_47"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="delayline_Array_2">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="control_delayline_Array_13">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="control_delayline_Array_11">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="control_delayline_Array_12">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="delayline_Array_24">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="delayline_Array_46">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_46"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="delayline_Array_5">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="twiddleObj_twiddleTable_M_imag_V_1">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddleObj_twiddleTable_M_imag_V_1"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="control_count_V_4">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="control_bits_V_4">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_bits_V_4"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="sample_in_read_count_V_4">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_in_read_count_V_4"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="delay_line_stall_4">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_line_stall_4"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="delayline_Array_41">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_41"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="delayline_Array_43">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_43"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="delayline_Array_13">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="control_delayline_Array_8">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="control_delayline_Array_9">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="control_delayline_Array_10">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control_delayline_Array_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="delayline_Array_30">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="delayline_Array_42">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_42"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="delayline_Array_44">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delayline_Array_44"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcessor.1"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliceProcessor"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invTranspWideBlksInMatrix<16u, 16u, 2u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpMemBlocks<1u, 16u, 16u, 8u, complex<ap_fixed<32, 18, 5, 3, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_transBlkMatrixStream_str"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_rowProcOutStream_str"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_invTranspBlkMatrixStream_str"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_transpMatrixStream_str"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_transpBlkMatrixStream2_str"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_colProcOutStream_str"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_invTranspBlkMatrixStream2_str"/></StgValue>
</bind>
</comp>

<comp id="280" class="1004" name="l_transBlkMatrixStream_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_transBlkMatrixStream/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="l_rowProcOutStream_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_rowProcOutStream/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="l_invTranspBlkMatrixStream_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_invTranspBlkMatrixStream/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="l_transpMatrixStream_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="512" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_transpMatrixStream/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="l_transpBlkMatrixStream2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="512" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_transpBlkMatrixStream2/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="l_colProcOutStream_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="512" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_colProcOutStream/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="l_invTranspBlkMatrixStream2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="512" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_invTranspBlkMatrixStream2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="512" slack="0"/>
<pin id="311" dir="0" index="2" bw="512" slack="0"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_sliceProcessor_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="512" slack="2"/>
<pin id="318" dir="0" index="2" bw="512" slack="2"/>
<pin id="319" dir="0" index="3" bw="2" slack="0"/>
<pin id="320" dir="0" index="4" bw="2" slack="0"/>
<pin id="321" dir="0" index="5" bw="2" slack="0"/>
<pin id="322" dir="0" index="6" bw="1" slack="0"/>
<pin id="323" dir="0" index="7" bw="45" slack="0"/>
<pin id="324" dir="0" index="8" bw="45" slack="0"/>
<pin id="325" dir="0" index="9" bw="45" slack="0"/>
<pin id="326" dir="0" index="10" bw="32" slack="0"/>
<pin id="327" dir="0" index="11" bw="32" slack="0"/>
<pin id="328" dir="0" index="12" bw="32" slack="0"/>
<pin id="329" dir="0" index="13" bw="45" slack="0"/>
<pin id="330" dir="0" index="14" bw="45" slack="0"/>
<pin id="331" dir="0" index="15" bw="45" slack="0"/>
<pin id="332" dir="0" index="16" bw="18" slack="0"/>
<pin id="333" dir="0" index="17" bw="2" slack="0"/>
<pin id="334" dir="0" index="18" bw="2" slack="0"/>
<pin id="335" dir="0" index="19" bw="2" slack="0"/>
<pin id="336" dir="0" index="20" bw="1" slack="0"/>
<pin id="337" dir="0" index="21" bw="51" slack="0"/>
<pin id="338" dir="0" index="22" bw="51" slack="0"/>
<pin id="339" dir="0" index="23" bw="51" slack="0"/>
<pin id="340" dir="0" index="24" bw="32" slack="0"/>
<pin id="341" dir="0" index="25" bw="32" slack="0"/>
<pin id="342" dir="0" index="26" bw="32" slack="0"/>
<pin id="343" dir="0" index="27" bw="51" slack="0"/>
<pin id="344" dir="0" index="28" bw="51" slack="0"/>
<pin id="345" dir="0" index="29" bw="51" slack="0"/>
<pin id="346" dir="0" index="30" bw="2" slack="0"/>
<pin id="347" dir="0" index="31" bw="2" slack="0"/>
<pin id="348" dir="0" index="32" bw="2" slack="0"/>
<pin id="349" dir="0" index="33" bw="1" slack="0"/>
<pin id="350" dir="0" index="34" bw="45" slack="0"/>
<pin id="351" dir="0" index="35" bw="45" slack="0"/>
<pin id="352" dir="0" index="36" bw="45" slack="0"/>
<pin id="353" dir="0" index="37" bw="32" slack="0"/>
<pin id="354" dir="0" index="38" bw="32" slack="0"/>
<pin id="355" dir="0" index="39" bw="32" slack="0"/>
<pin id="356" dir="0" index="40" bw="45" slack="0"/>
<pin id="357" dir="0" index="41" bw="45" slack="0"/>
<pin id="358" dir="0" index="42" bw="45" slack="0"/>
<pin id="359" dir="0" index="43" bw="18" slack="0"/>
<pin id="360" dir="0" index="44" bw="2" slack="0"/>
<pin id="361" dir="0" index="45" bw="2" slack="0"/>
<pin id="362" dir="0" index="46" bw="2" slack="0"/>
<pin id="363" dir="0" index="47" bw="1" slack="0"/>
<pin id="364" dir="0" index="48" bw="51" slack="0"/>
<pin id="365" dir="0" index="49" bw="51" slack="0"/>
<pin id="366" dir="0" index="50" bw="51" slack="0"/>
<pin id="367" dir="0" index="51" bw="32" slack="0"/>
<pin id="368" dir="0" index="52" bw="32" slack="0"/>
<pin id="369" dir="0" index="53" bw="32" slack="0"/>
<pin id="370" dir="0" index="54" bw="51" slack="0"/>
<pin id="371" dir="0" index="55" bw="51" slack="0"/>
<pin id="372" dir="0" index="56" bw="51" slack="0"/>
<pin id="373" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="512" slack="4"/>
<pin id="432" dir="0" index="2" bw="512" slack="4"/>
<pin id="433" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="512" slack="6"/>
<pin id="438" dir="0" index="2" bw="512" slack="6"/>
<pin id="439" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln160/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="512" slack="8"/>
<pin id="444" dir="0" index="2" bw="512" slack="8"/>
<pin id="445" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln164/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_sliceProcessor_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="0" slack="0"/>
<pin id="449" dir="0" index="1" bw="512" slack="10"/>
<pin id="450" dir="0" index="2" bw="512" slack="10"/>
<pin id="451" dir="0" index="3" bw="2" slack="0"/>
<pin id="452" dir="0" index="4" bw="2" slack="0"/>
<pin id="453" dir="0" index="5" bw="2" slack="0"/>
<pin id="454" dir="0" index="6" bw="1" slack="0"/>
<pin id="455" dir="0" index="7" bw="55" slack="0"/>
<pin id="456" dir="0" index="8" bw="55" slack="0"/>
<pin id="457" dir="0" index="9" bw="55" slack="0"/>
<pin id="458" dir="0" index="10" bw="32" slack="0"/>
<pin id="459" dir="0" index="11" bw="32" slack="0"/>
<pin id="460" dir="0" index="12" bw="32" slack="0"/>
<pin id="461" dir="0" index="13" bw="55" slack="0"/>
<pin id="462" dir="0" index="14" bw="55" slack="0"/>
<pin id="463" dir="0" index="15" bw="55" slack="0"/>
<pin id="464" dir="0" index="16" bw="18" slack="0"/>
<pin id="465" dir="0" index="17" bw="2" slack="0"/>
<pin id="466" dir="0" index="18" bw="2" slack="0"/>
<pin id="467" dir="0" index="19" bw="2" slack="0"/>
<pin id="468" dir="0" index="20" bw="1" slack="0"/>
<pin id="469" dir="0" index="21" bw="61" slack="0"/>
<pin id="470" dir="0" index="22" bw="61" slack="0"/>
<pin id="471" dir="0" index="23" bw="61" slack="0"/>
<pin id="472" dir="0" index="24" bw="32" slack="0"/>
<pin id="473" dir="0" index="25" bw="32" slack="0"/>
<pin id="474" dir="0" index="26" bw="32" slack="0"/>
<pin id="475" dir="0" index="27" bw="61" slack="0"/>
<pin id="476" dir="0" index="28" bw="61" slack="0"/>
<pin id="477" dir="0" index="29" bw="61" slack="0"/>
<pin id="478" dir="0" index="30" bw="2" slack="0"/>
<pin id="479" dir="0" index="31" bw="2" slack="0"/>
<pin id="480" dir="0" index="32" bw="2" slack="0"/>
<pin id="481" dir="0" index="33" bw="1" slack="0"/>
<pin id="482" dir="0" index="34" bw="55" slack="0"/>
<pin id="483" dir="0" index="35" bw="55" slack="0"/>
<pin id="484" dir="0" index="36" bw="55" slack="0"/>
<pin id="485" dir="0" index="37" bw="32" slack="0"/>
<pin id="486" dir="0" index="38" bw="32" slack="0"/>
<pin id="487" dir="0" index="39" bw="32" slack="0"/>
<pin id="488" dir="0" index="40" bw="55" slack="0"/>
<pin id="489" dir="0" index="41" bw="55" slack="0"/>
<pin id="490" dir="0" index="42" bw="55" slack="0"/>
<pin id="491" dir="0" index="43" bw="18" slack="0"/>
<pin id="492" dir="0" index="44" bw="2" slack="0"/>
<pin id="493" dir="0" index="45" bw="2" slack="0"/>
<pin id="494" dir="0" index="46" bw="2" slack="0"/>
<pin id="495" dir="0" index="47" bw="1" slack="0"/>
<pin id="496" dir="0" index="48" bw="61" slack="0"/>
<pin id="497" dir="0" index="49" bw="61" slack="0"/>
<pin id="498" dir="0" index="50" bw="61" slack="0"/>
<pin id="499" dir="0" index="51" bw="32" slack="0"/>
<pin id="500" dir="0" index="52" bw="32" slack="0"/>
<pin id="501" dir="0" index="53" bw="32" slack="0"/>
<pin id="502" dir="0" index="54" bw="61" slack="0"/>
<pin id="503" dir="0" index="55" bw="61" slack="0"/>
<pin id="504" dir="0" index="56" bw="61" slack="0"/>
<pin id="505" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln168/11 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="0" slack="0"/>
<pin id="563" dir="0" index="1" bw="512" slack="12"/>
<pin id="564" dir="0" index="2" bw="512" slack="12"/>
<pin id="565" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln171/13 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="0" slack="0"/>
<pin id="569" dir="0" index="1" bw="512" slack="14"/>
<pin id="570" dir="0" index="2" bw="512" slack="0"/>
<pin id="571" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln175/15 "/>
</bind>
</comp>

<comp id="574" class="1005" name="l_transBlkMatrixStream_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="512" slack="0"/>
<pin id="576" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="l_transBlkMatrixStream "/>
</bind>
</comp>

<comp id="580" class="1005" name="l_rowProcOutStream_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="512" slack="2"/>
<pin id="582" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="l_rowProcOutStream "/>
</bind>
</comp>

<comp id="586" class="1005" name="l_invTranspBlkMatrixStream_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="512" slack="4"/>
<pin id="588" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="l_invTranspBlkMatrixStream "/>
</bind>
</comp>

<comp id="592" class="1005" name="l_transpMatrixStream_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="512" slack="6"/>
<pin id="594" dir="1" index="1" bw="512" slack="6"/>
</pin_list>
<bind>
<opset="l_transpMatrixStream "/>
</bind>
</comp>

<comp id="598" class="1005" name="l_transpBlkMatrixStream2_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="512" slack="8"/>
<pin id="600" dir="1" index="1" bw="512" slack="8"/>
</pin_list>
<bind>
<opset="l_transpBlkMatrixStream2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="l_colProcOutStream_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="512" slack="10"/>
<pin id="606" dir="1" index="1" bw="512" slack="10"/>
</pin_list>
<bind>
<opset="l_colProcOutStream "/>
</bind>
</comp>

<comp id="610" class="1005" name="l_invTranspBlkMatrixStream2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="512" slack="12"/>
<pin id="612" dir="1" index="1" bw="512" slack="12"/>
</pin_list>
<bind>
<opset="l_invTranspBlkMatrixStream2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="283"><net_src comp="220" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="220" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="220" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="220" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="220" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="220" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="220" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="222" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="374"><net_src comp="224" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="375"><net_src comp="4" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="376"><net_src comp="6" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="377"><net_src comp="8" pin="0"/><net_sink comp="315" pin=5"/></net>

<net id="378"><net_src comp="10" pin="0"/><net_sink comp="315" pin=6"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="381"><net_src comp="16" pin="0"/><net_sink comp="315" pin=9"/></net>

<net id="382"><net_src comp="18" pin="0"/><net_sink comp="315" pin=10"/></net>

<net id="383"><net_src comp="20" pin="0"/><net_sink comp="315" pin=11"/></net>

<net id="384"><net_src comp="22" pin="0"/><net_sink comp="315" pin=12"/></net>

<net id="385"><net_src comp="24" pin="0"/><net_sink comp="315" pin=13"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="315" pin=14"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="315" pin=15"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="315" pin=16"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="315" pin=17"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="315" pin=18"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="315" pin=19"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="315" pin=20"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="315" pin=21"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="315" pin=22"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="315" pin=23"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="315" pin=24"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="315" pin=25"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="315" pin=26"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="315" pin=27"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="315" pin=28"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="315" pin=29"/></net>

<net id="402"><net_src comp="58" pin="0"/><net_sink comp="315" pin=30"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="315" pin=31"/></net>

<net id="404"><net_src comp="62" pin="0"/><net_sink comp="315" pin=32"/></net>

<net id="405"><net_src comp="64" pin="0"/><net_sink comp="315" pin=33"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="315" pin=34"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="315" pin=35"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="315" pin=36"/></net>

<net id="409"><net_src comp="72" pin="0"/><net_sink comp="315" pin=37"/></net>

<net id="410"><net_src comp="74" pin="0"/><net_sink comp="315" pin=38"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="315" pin=39"/></net>

<net id="412"><net_src comp="78" pin="0"/><net_sink comp="315" pin=40"/></net>

<net id="413"><net_src comp="80" pin="0"/><net_sink comp="315" pin=41"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="315" pin=42"/></net>

<net id="415"><net_src comp="84" pin="0"/><net_sink comp="315" pin=43"/></net>

<net id="416"><net_src comp="86" pin="0"/><net_sink comp="315" pin=44"/></net>

<net id="417"><net_src comp="88" pin="0"/><net_sink comp="315" pin=45"/></net>

<net id="418"><net_src comp="90" pin="0"/><net_sink comp="315" pin=46"/></net>

<net id="419"><net_src comp="92" pin="0"/><net_sink comp="315" pin=47"/></net>

<net id="420"><net_src comp="94" pin="0"/><net_sink comp="315" pin=48"/></net>

<net id="421"><net_src comp="96" pin="0"/><net_sink comp="315" pin=49"/></net>

<net id="422"><net_src comp="98" pin="0"/><net_sink comp="315" pin=50"/></net>

<net id="423"><net_src comp="100" pin="0"/><net_sink comp="315" pin=51"/></net>

<net id="424"><net_src comp="102" pin="0"/><net_sink comp="315" pin=52"/></net>

<net id="425"><net_src comp="104" pin="0"/><net_sink comp="315" pin=53"/></net>

<net id="426"><net_src comp="106" pin="0"/><net_sink comp="315" pin=54"/></net>

<net id="427"><net_src comp="108" pin="0"/><net_sink comp="315" pin=55"/></net>

<net id="428"><net_src comp="110" pin="0"/><net_sink comp="315" pin=56"/></net>

<net id="434"><net_src comp="226" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="228" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="230" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="506"><net_src comp="232" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="507"><net_src comp="112" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="508"><net_src comp="114" pin="0"/><net_sink comp="447" pin=4"/></net>

<net id="509"><net_src comp="116" pin="0"/><net_sink comp="447" pin=5"/></net>

<net id="510"><net_src comp="118" pin="0"/><net_sink comp="447" pin=6"/></net>

<net id="511"><net_src comp="120" pin="0"/><net_sink comp="447" pin=7"/></net>

<net id="512"><net_src comp="122" pin="0"/><net_sink comp="447" pin=8"/></net>

<net id="513"><net_src comp="124" pin="0"/><net_sink comp="447" pin=9"/></net>

<net id="514"><net_src comp="126" pin="0"/><net_sink comp="447" pin=10"/></net>

<net id="515"><net_src comp="128" pin="0"/><net_sink comp="447" pin=11"/></net>

<net id="516"><net_src comp="130" pin="0"/><net_sink comp="447" pin=12"/></net>

<net id="517"><net_src comp="132" pin="0"/><net_sink comp="447" pin=13"/></net>

<net id="518"><net_src comp="134" pin="0"/><net_sink comp="447" pin=14"/></net>

<net id="519"><net_src comp="136" pin="0"/><net_sink comp="447" pin=15"/></net>

<net id="520"><net_src comp="138" pin="0"/><net_sink comp="447" pin=16"/></net>

<net id="521"><net_src comp="140" pin="0"/><net_sink comp="447" pin=17"/></net>

<net id="522"><net_src comp="142" pin="0"/><net_sink comp="447" pin=18"/></net>

<net id="523"><net_src comp="144" pin="0"/><net_sink comp="447" pin=19"/></net>

<net id="524"><net_src comp="146" pin="0"/><net_sink comp="447" pin=20"/></net>

<net id="525"><net_src comp="148" pin="0"/><net_sink comp="447" pin=21"/></net>

<net id="526"><net_src comp="150" pin="0"/><net_sink comp="447" pin=22"/></net>

<net id="527"><net_src comp="152" pin="0"/><net_sink comp="447" pin=23"/></net>

<net id="528"><net_src comp="154" pin="0"/><net_sink comp="447" pin=24"/></net>

<net id="529"><net_src comp="156" pin="0"/><net_sink comp="447" pin=25"/></net>

<net id="530"><net_src comp="158" pin="0"/><net_sink comp="447" pin=26"/></net>

<net id="531"><net_src comp="160" pin="0"/><net_sink comp="447" pin=27"/></net>

<net id="532"><net_src comp="162" pin="0"/><net_sink comp="447" pin=28"/></net>

<net id="533"><net_src comp="164" pin="0"/><net_sink comp="447" pin=29"/></net>

<net id="534"><net_src comp="166" pin="0"/><net_sink comp="447" pin=30"/></net>

<net id="535"><net_src comp="168" pin="0"/><net_sink comp="447" pin=31"/></net>

<net id="536"><net_src comp="170" pin="0"/><net_sink comp="447" pin=32"/></net>

<net id="537"><net_src comp="172" pin="0"/><net_sink comp="447" pin=33"/></net>

<net id="538"><net_src comp="174" pin="0"/><net_sink comp="447" pin=34"/></net>

<net id="539"><net_src comp="176" pin="0"/><net_sink comp="447" pin=35"/></net>

<net id="540"><net_src comp="178" pin="0"/><net_sink comp="447" pin=36"/></net>

<net id="541"><net_src comp="180" pin="0"/><net_sink comp="447" pin=37"/></net>

<net id="542"><net_src comp="182" pin="0"/><net_sink comp="447" pin=38"/></net>

<net id="543"><net_src comp="184" pin="0"/><net_sink comp="447" pin=39"/></net>

<net id="544"><net_src comp="186" pin="0"/><net_sink comp="447" pin=40"/></net>

<net id="545"><net_src comp="188" pin="0"/><net_sink comp="447" pin=41"/></net>

<net id="546"><net_src comp="190" pin="0"/><net_sink comp="447" pin=42"/></net>

<net id="547"><net_src comp="192" pin="0"/><net_sink comp="447" pin=43"/></net>

<net id="548"><net_src comp="194" pin="0"/><net_sink comp="447" pin=44"/></net>

<net id="549"><net_src comp="196" pin="0"/><net_sink comp="447" pin=45"/></net>

<net id="550"><net_src comp="198" pin="0"/><net_sink comp="447" pin=46"/></net>

<net id="551"><net_src comp="200" pin="0"/><net_sink comp="447" pin=47"/></net>

<net id="552"><net_src comp="202" pin="0"/><net_sink comp="447" pin=48"/></net>

<net id="553"><net_src comp="204" pin="0"/><net_sink comp="447" pin=49"/></net>

<net id="554"><net_src comp="206" pin="0"/><net_sink comp="447" pin=50"/></net>

<net id="555"><net_src comp="208" pin="0"/><net_sink comp="447" pin=51"/></net>

<net id="556"><net_src comp="210" pin="0"/><net_sink comp="447" pin=52"/></net>

<net id="557"><net_src comp="212" pin="0"/><net_sink comp="447" pin=53"/></net>

<net id="558"><net_src comp="214" pin="0"/><net_sink comp="447" pin=54"/></net>

<net id="559"><net_src comp="216" pin="0"/><net_sink comp="447" pin=55"/></net>

<net id="560"><net_src comp="218" pin="0"/><net_sink comp="447" pin=56"/></net>

<net id="566"><net_src comp="234" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="572"><net_src comp="236" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="2" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="280" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="583"><net_src comp="284" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="589"><net_src comp="288" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="595"><net_src comp="292" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="601"><net_src comp="296" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="607"><net_src comp="300" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="613"><net_src comp="304" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="567" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftOutStrm | {15 16 }
	Port: control_count_V_7 | {3 4 }
	Port: control_bits_V_7 | {3 4 }
	Port: sample_in_read_count_V_7 | {3 4 }
	Port: delay_line_stall_7 | {3 4 }
	Port: delayline_Array_14 | {3 4 }
	Port: delayline_Array_16 | {3 4 }
	Port: delayline_Array_19 | {3 4 }
	Port: control_delayline_Array_17 | {3 4 }
	Port: control_delayline_Array_2 | {3 4 }
	Port: control_delayline_Array_18 | {3 4 }
	Port: delayline_Array_12 | {3 4 }
	Port: delayline_Array_15 | {3 4 }
	Port: delayline_Array_17 | {3 4 }
	Port: control_count_V_6 | {3 4 }
	Port: control_bits_V_6 | {3 4 }
	Port: sample_in_read_count_V_6 | {3 4 }
	Port: delay_line_stall_6 | {3 4 }
	Port: delayline_Array_4 | {3 4 }
	Port: delayline_Array_8 | {3 4 }
	Port: delayline_Array_10 | {3 4 }
	Port: control_delayline_Array_14 | {3 4 }
	Port: control_delayline_Array_15 | {3 4 }
	Port: control_delayline_Array_16 | {3 4 }
	Port: delayline_Array_3 | {3 4 }
	Port: delayline_Array_7 | {3 4 }
	Port: delayline_Array_9 | {3 4 }
	Port: control_count_V_2 | {3 4 }
	Port: control_bits_V_2 | {3 4 }
	Port: sample_in_read_count_V_2 | {3 4 }
	Port: delay_line_stall_2 | {3 4 }
	Port: delayline_Array_29 | {3 4 }
	Port: delayline_Array_32 | {3 4 }
	Port: delayline_Array_34 | {3 4 }
	Port: control_delayline_Array_23 | {3 4 }
	Port: control_delayline_Array_1 | {3 4 }
	Port: control_delayline_Array_3 | {3 4 }
	Port: delayline_Array_28 | {3 4 }
	Port: delayline_Array_31 | {3 4 }
	Port: delayline_Array_33 | {3 4 }
	Port: control_count_V_1 | {3 4 }
	Port: control_bits_V_1 | {3 4 }
	Port: sample_in_read_count_V_1 | {3 4 }
	Port: delay_line_stall_1 | {3 4 }
	Port: delayline_Array_21 | {3 4 }
	Port: delayline_Array_23 | {3 4 }
	Port: delayline_Array_27 | {3 4 }
	Port: control_delayline_Array_19 | {3 4 }
	Port: control_delayline_Array_20 | {3 4 }
	Port: control_delayline_Array_22 | {3 4 }
	Port: delayline_Array_20 | {3 4 }
	Port: delayline_Array_22 | {3 4 }
	Port: delayline_Array_26 | {3 4 }
	Port: control_count_V_3 | {11 12 }
	Port: control_bits_V_3 | {11 12 }
	Port: sample_in_read_count_V_3 | {11 12 }
	Port: delay_line_stall_3 | {11 12 }
	Port: delayline_Array_38 | {11 12 }
	Port: delayline_Array_40 | {11 12 }
	Port: delayline_Array_18 | {11 12 }
	Port: control_delayline_Array_4 | {11 12 }
	Port: control_delayline_Array_5 | {11 12 }
	Port: control_delayline_Array_7 | {11 12 }
	Port: delayline_Array_37 | {11 12 }
	Port: delayline_Array_39 | {11 12 }
	Port: delayline_Array_6 | {11 12 }
	Port: control_count_V | {11 12 }
	Port: control_bits_V | {11 12 }
	Port: sample_in_read_count_V | {11 12 }
	Port: delay_line_stall | {11 12 }
	Port: delayline_Array_1 | {11 12 }
	Port: delayline_Array_11 | {11 12 }
	Port: delayline_Array_36 | {11 12 }
	Port: control_delayline_Array | {11 12 }
	Port: control_delayline_Array_6 | {11 12 }
	Port: control_delayline_Array_21 | {11 12 }
	Port: delayline_Array | {11 12 }
	Port: delayline_Array_45 | {11 12 }
	Port: delayline_Array_25 | {11 12 }
	Port: control_count_V_5 | {11 12 }
	Port: control_bits_V_5 | {11 12 }
	Port: sample_in_read_count_V_5 | {11 12 }
	Port: delay_line_stall_5 | {11 12 }
	Port: delayline_Array_35 | {11 12 }
	Port: delayline_Array_47 | {11 12 }
	Port: delayline_Array_2 | {11 12 }
	Port: control_delayline_Array_13 | {11 12 }
	Port: control_delayline_Array_11 | {11 12 }
	Port: control_delayline_Array_12 | {11 12 }
	Port: delayline_Array_24 | {11 12 }
	Port: delayline_Array_46 | {11 12 }
	Port: delayline_Array_5 | {11 12 }
	Port: control_count_V_4 | {11 12 }
	Port: control_bits_V_4 | {11 12 }
	Port: sample_in_read_count_V_4 | {11 12 }
	Port: delay_line_stall_4 | {11 12 }
	Port: delayline_Array_41 | {11 12 }
	Port: delayline_Array_43 | {11 12 }
	Port: delayline_Array_13 | {11 12 }
	Port: control_delayline_Array_8 | {11 12 }
	Port: control_delayline_Array_9 | {11 12 }
	Port: control_delayline_Array_10 | {11 12 }
	Port: delayline_Array_30 | {11 12 }
	Port: delayline_Array_42 | {11 12 }
	Port: delayline_Array_44 | {11 12 }
 - Input state : 
	Port: fft2dProc : fftInStrm | {1 2 }
	Port: fft2dProc : control_count_V_7 | {3 4 }
	Port: fft2dProc : control_bits_V_7 | {3 4 }
	Port: fft2dProc : sample_in_read_count_V_7 | {3 4 }
	Port: fft2dProc : delay_line_stall_7 | {3 4 }
	Port: fft2dProc : delayline_Array_14 | {3 4 }
	Port: fft2dProc : delayline_Array_16 | {3 4 }
	Port: fft2dProc : delayline_Array_19 | {3 4 }
	Port: fft2dProc : control_delayline_Array_17 | {3 4 }
	Port: fft2dProc : control_delayline_Array_2 | {3 4 }
	Port: fft2dProc : control_delayline_Array_18 | {3 4 }
	Port: fft2dProc : delayline_Array_12 | {3 4 }
	Port: fft2dProc : delayline_Array_15 | {3 4 }
	Port: fft2dProc : delayline_Array_17 | {3 4 }
	Port: fft2dProc : twiddleObj_twiddleTable_M_imag_V_2 | {3 4 }
	Port: fft2dProc : control_count_V_6 | {3 4 }
	Port: fft2dProc : control_bits_V_6 | {3 4 }
	Port: fft2dProc : sample_in_read_count_V_6 | {3 4 }
	Port: fft2dProc : delay_line_stall_6 | {3 4 }
	Port: fft2dProc : delayline_Array_4 | {3 4 }
	Port: fft2dProc : delayline_Array_8 | {3 4 }
	Port: fft2dProc : delayline_Array_10 | {3 4 }
	Port: fft2dProc : control_delayline_Array_14 | {3 4 }
	Port: fft2dProc : control_delayline_Array_15 | {3 4 }
	Port: fft2dProc : control_delayline_Array_16 | {3 4 }
	Port: fft2dProc : delayline_Array_3 | {3 4 }
	Port: fft2dProc : delayline_Array_7 | {3 4 }
	Port: fft2dProc : delayline_Array_9 | {3 4 }
	Port: fft2dProc : control_count_V_2 | {3 4 }
	Port: fft2dProc : control_bits_V_2 | {3 4 }
	Port: fft2dProc : sample_in_read_count_V_2 | {3 4 }
	Port: fft2dProc : delay_line_stall_2 | {3 4 }
	Port: fft2dProc : delayline_Array_29 | {3 4 }
	Port: fft2dProc : delayline_Array_32 | {3 4 }
	Port: fft2dProc : delayline_Array_34 | {3 4 }
	Port: fft2dProc : control_delayline_Array_23 | {3 4 }
	Port: fft2dProc : control_delayline_Array_1 | {3 4 }
	Port: fft2dProc : control_delayline_Array_3 | {3 4 }
	Port: fft2dProc : delayline_Array_28 | {3 4 }
	Port: fft2dProc : delayline_Array_31 | {3 4 }
	Port: fft2dProc : delayline_Array_33 | {3 4 }
	Port: fft2dProc : twiddleObj_twiddleTable_M_imag_V_3 | {3 4 }
	Port: fft2dProc : control_count_V_1 | {3 4 }
	Port: fft2dProc : control_bits_V_1 | {3 4 }
	Port: fft2dProc : sample_in_read_count_V_1 | {3 4 }
	Port: fft2dProc : delay_line_stall_1 | {3 4 }
	Port: fft2dProc : delayline_Array_21 | {3 4 }
	Port: fft2dProc : delayline_Array_23 | {3 4 }
	Port: fft2dProc : delayline_Array_27 | {3 4 }
	Port: fft2dProc : control_delayline_Array_19 | {3 4 }
	Port: fft2dProc : control_delayline_Array_20 | {3 4 }
	Port: fft2dProc : control_delayline_Array_22 | {3 4 }
	Port: fft2dProc : delayline_Array_20 | {3 4 }
	Port: fft2dProc : delayline_Array_22 | {3 4 }
	Port: fft2dProc : delayline_Array_26 | {3 4 }
	Port: fft2dProc : control_count_V_3 | {11 12 }
	Port: fft2dProc : control_bits_V_3 | {11 12 }
	Port: fft2dProc : sample_in_read_count_V_3 | {11 12 }
	Port: fft2dProc : delay_line_stall_3 | {11 12 }
	Port: fft2dProc : delayline_Array_38 | {11 12 }
	Port: fft2dProc : delayline_Array_40 | {11 12 }
	Port: fft2dProc : delayline_Array_18 | {11 12 }
	Port: fft2dProc : control_delayline_Array_4 | {11 12 }
	Port: fft2dProc : control_delayline_Array_5 | {11 12 }
	Port: fft2dProc : control_delayline_Array_7 | {11 12 }
	Port: fft2dProc : delayline_Array_37 | {11 12 }
	Port: fft2dProc : delayline_Array_39 | {11 12 }
	Port: fft2dProc : delayline_Array_6 | {11 12 }
	Port: fft2dProc : twiddleObj_twiddleTable_M_imag_V | {11 12 }
	Port: fft2dProc : control_count_V | {11 12 }
	Port: fft2dProc : control_bits_V | {11 12 }
	Port: fft2dProc : sample_in_read_count_V | {11 12 }
	Port: fft2dProc : delay_line_stall | {11 12 }
	Port: fft2dProc : delayline_Array_1 | {11 12 }
	Port: fft2dProc : delayline_Array_11 | {11 12 }
	Port: fft2dProc : delayline_Array_36 | {11 12 }
	Port: fft2dProc : control_delayline_Array | {11 12 }
	Port: fft2dProc : control_delayline_Array_6 | {11 12 }
	Port: fft2dProc : control_delayline_Array_21 | {11 12 }
	Port: fft2dProc : delayline_Array | {11 12 }
	Port: fft2dProc : delayline_Array_45 | {11 12 }
	Port: fft2dProc : delayline_Array_25 | {11 12 }
	Port: fft2dProc : control_count_V_5 | {11 12 }
	Port: fft2dProc : control_bits_V_5 | {11 12 }
	Port: fft2dProc : sample_in_read_count_V_5 | {11 12 }
	Port: fft2dProc : delay_line_stall_5 | {11 12 }
	Port: fft2dProc : delayline_Array_35 | {11 12 }
	Port: fft2dProc : delayline_Array_47 | {11 12 }
	Port: fft2dProc : delayline_Array_2 | {11 12 }
	Port: fft2dProc : control_delayline_Array_13 | {11 12 }
	Port: fft2dProc : control_delayline_Array_11 | {11 12 }
	Port: fft2dProc : control_delayline_Array_12 | {11 12 }
	Port: fft2dProc : delayline_Array_24 | {11 12 }
	Port: fft2dProc : delayline_Array_46 | {11 12 }
	Port: fft2dProc : delayline_Array_5 | {11 12 }
	Port: fft2dProc : twiddleObj_twiddleTable_M_imag_V_1 | {11 12 }
	Port: fft2dProc : control_count_V_4 | {11 12 }
	Port: fft2dProc : control_bits_V_4 | {11 12 }
	Port: fft2dProc : sample_in_read_count_V_4 | {11 12 }
	Port: fft2dProc : delay_line_stall_4 | {11 12 }
	Port: fft2dProc : delayline_Array_41 | {11 12 }
	Port: fft2dProc : delayline_Array_43 | {11 12 }
	Port: fft2dProc : delayline_Array_13 | {11 12 }
	Port: fft2dProc : control_delayline_Array_8 | {11 12 }
	Port: fft2dProc : control_delayline_Array_9 | {11 12 }
	Port: fft2dProc : control_delayline_Array_10 | {11 12 }
	Port: fft2dProc : delayline_Array_30 | {11 12 }
	Port: fft2dProc : delayline_Array_42 | {11 12 }
	Port: fft2dProc : delayline_Array_44 | {11 12 }
  - Chain level:
	State 1
		call_ln149 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s_fu_308   |    0    |    0    | 7.10471 |    75   |   363   |    16   |
|          |                            grp_sliceProcessor_1_fu_315                            |    0    |    28   | 51.2154 |  23314  |  18364  |    0    |
|          | grp_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_429 |    0    |    0    | 7.10471 |    75   |   363   |    16   |
|   call   |      grp_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_435      |    0    |    0    | 6.71771 |   1026  |   1935  |    16   |
|          |   grp_transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s_fu_441  |    0    |    0    | 7.10471 |    75   |   363   |    16   |
|          |                             grp_sliceProcessor_fu_447                             |    0    |    56   |  51.084 |  31544  |  21646  |    0    |
|          | grp_invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_fu_561 |    0    |    0    | 7.10471 |    75   |   363   |    16   |
|          |      grp_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s_fu_567      |    0    |    0    | 6.71771 |   1186  |   1935  |    16   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                                   |    0    |    84   | 144.154 |  57370  |  45332  |    96   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|     l_colProcOutStream_reg_604    |   512  |
|l_invTranspBlkMatrixStream2_reg_610|   512  |
| l_invTranspBlkMatrixStream_reg_586|   512  |
|     l_rowProcOutStream_reg_580    |   512  |
|   l_transBlkMatrixStream_reg_574  |   512  |
|  l_transpBlkMatrixStream2_reg_598 |   512  |
|    l_transpMatrixStream_reg_592   |   512  |
+-----------------------------------+--------+
|               Total               |  3584  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   84   |   144  |  57370 |  45332 |   96   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  3584  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   84   |   144  |  60954 |  45332 |   96   |
+-----------+--------+--------+--------+--------+--------+--------+
