// Seed: 256369695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  output id_6;
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_7[1'h0] = 1'b0;
  logic id_8;
  rtran (1, 1);
  assign id_4[1] = id_5;
endmodule
