Analysis & Synthesis report for main
Thu Nov 13 19:46:34 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: clock_divider:u_div
 13. Parameter Settings for User Entity Instance: pll_vga:u_pll|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vga_text:u_vga
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "vga_text:u_vga|font8x16:u_font"
 17. Port Connectivity Checks: "main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"
 18. Port Connectivity Checks: "main:u_main|control_unit:u_ctrl"
 19. Port Connectivity Checks: "main:u_main|interrupt_logic:u_irq"
 20. Port Connectivity Checks: "main:u_main|alu:u_alu"
 21. Port Connectivity Checks: "main:u_main|register_file:u_regfile|status_flags:u_flags"
 22. Port Connectivity Checks: "main:u_main|register_file:u_regfile"
 23. Port Connectivity Checks: "main:u_main|memory_interface:u_memif"
 24. Port Connectivity Checks: "main:u_main"
 25. Port Connectivity Checks: "pll_vga:u_pll"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 13 19:46:34 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; main                                            ;
; Top-level Entity Name              ; main_fpga                                       ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 52                                              ;
;     Total combinational functions  ; 52                                              ;
;     Dedicated logic registers      ; 23                                              ;
; Total registers                    ; 23                                              ;
; Total pins                         ; 101                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; main_fpga          ; main               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------+---------+
; ../src/vga_text.v                ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v           ;         ;
; ../src/interrupt_logic.v         ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/interrupt_logic.v    ;         ;
; ../src/hex_display.v             ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/hex_display.v        ;         ;
; ../src/vwoz.hex                  ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vwoz.hex             ;         ;
; ../src/memory_interface.v        ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/memory_interface.v   ;         ;
; ../src/decode_constants.vh       ; yes             ; User Unspecified File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/decode_constants.vh  ;         ;
; ../src/uart_simple.v             ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/uart_simple.v        ;         ;
; ../src/step_pulse.v              ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/step_pulse.v         ;         ;
; ../src/status_flags.v            ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/status_flags.v       ;         ;
; ../src/rom_program.v             ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v        ;         ;
; ../src/register_file.v           ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v      ;         ;
; ../src/microcode_rom.v           ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v      ;         ;
; ../src/control_unit.v            ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/control_unit.v       ;         ;
; ../src/clock_divider.v           ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/clock_divider.v      ;         ;
; ../src/alu.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/alu.v                ;         ;
; main_fpga.v                      ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v         ;         ;
; main.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v              ;         ;
; ../src/font8x16.v                ; yes             ; User Verilog HDL File                 ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x16.v           ;         ;
; pll_vga.v                        ; yes             ; User Wizard-Generated File            ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/pll_vga.v           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_vga_altpll.v              ; yes             ; Auto-Generated Megafunction           ; C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/db/pll_vga_altpll.v ;         ;
+----------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 52                                                                                   ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 52                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 17                                                                                   ;
;     -- 3 input functions                    ; 8                                                                                    ;
;     -- <=2 input functions                  ; 27                                                                                   ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 34                                                                                   ;
;     -- arithmetic mode                      ; 18                                                                                   ;
;                                             ;                                                                                      ;
; Total registers                             ; 23                                                                                   ;
;     -- Dedicated logic registers            ; 23                                                                                   ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 101                                                                                  ;
;                                             ;                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; pll_vga:u_pll|altpll:altpll_component|pll_vga_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 24                                                                                   ;
; Total fan-out                               ; 376                                                                                  ;
; Average fan-out                             ; 1.20                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                            ; Entity Name    ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+----------------+--------------+
; |main_fpga                               ; 52 (0)              ; 23 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 101  ; 0            ; 0          ; |main_fpga                                                                     ; main_fpga      ; work         ;
;    |pll_vga:u_pll|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main_fpga|pll_vga:u_pll                                                       ; pll_vga        ; work         ;
;       |altpll:altpll_component|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main_fpga|pll_vga:u_pll|altpll:altpll_component                               ; altpll         ; work         ;
;          |pll_vga_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main_fpga|pll_vga:u_pll|altpll:altpll_component|pll_vga_altpll:auto_generated ; pll_vga_altpll ; work         ;
;    |vga_text:u_vga|                      ; 52 (52)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main_fpga|vga_text:u_vga                                                      ; vga_text       ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |main_fpga|pll_vga:u_pll ; pll_vga.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+-----------------------------------------------------------------+------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                         ;
+-----------------------------------------------------------------+------------------------------------------------------------+
; main:u_main|register_file:u_regfile|A_out[0..7]                 ; Stuck at GND due to stuck port clock_enable                ;
; main:u_main|register_file:u_regfile|X_out[0..7]                 ; Stuck at GND due to stuck port clock_enable                ;
; memory_interface:u_memif|data_out[0..7]                         ; Stuck at GND due to stuck port clock_enable                ;
; memory_interface:u_memif|uart_simple:u_uart|rx_ready            ; Lost fanout                                                ;
; memory_interface:u_memif|tx_start                               ; Stuck at GND due to stuck port data_in                     ;
; main:u_main|register_file:u_regfile|status_flags:u_flags|C_flag ; Lost fanout                                                ;
; memory_interface:u_memif|tx_data[0..7]                          ; Lost fanout                                                ;
; memory_interface:u_memif|uart_simple:u_uart|rx_data[0]          ; Lost fanout                                                ;
; memory_interface:u_memif|uart_simple:u_uart|rx_busy             ; Lost fanout                                                ;
; memory_interface:u_memif|uart_simple:u_uart|rx_sync[0,1]        ; Lost fanout                                                ;
; memory_interface:u_memif|uart_simple:u_uart|rx_bit[0..3]        ; Lost fanout                                                ;
; memory_interface:u_memif|uart_simple:u_uart|rx_shift[1..9]      ; Lost fanout                                                ;
; memory_interface:u_memif|uart_simple:u_uart|rx_data[1..7]       ; Lost fanout                                                ;
; memory_interface:u_memif|uart_simple:u_uart|tx_busy             ; Stuck at GND due to stuck port data_in                     ;
; memory_interface:u_memif|uart_simple:u_uart|tx_shift[0..9]      ; Stuck at VCC due to stuck port data_in                     ;
; memory_interface:u_memif|uart_simple:u_uart|tx_bit[0..3]        ; Stuck at GND due to stuck port clock_enable                ;
; main:u_main|register_file:u_regfile|PC_out[1..7]                ; Merged with main:u_main|register_file:u_regfile|PC_out[0]  ;
; main:u_main|register_file:u_regfile|PC_out[8..14]               ; Merged with main:u_main|register_file:u_regfile|PC_out[15] ;
; memory_interface:u_memif|uart_simple:u_uart|baud_cnt[0..8]      ; Lost fanout                                                ;
; vga_text:u_vga|r_test[1..3]                                     ; Merged with vga_text:u_vga|r_test[0]                       ;
; vga_text:u_vga|g_test[1..3]                                     ; Merged with vga_text:u_vga|g_test[0]                       ;
; vga_text:u_vga|b_test[1..3]                                     ; Merged with vga_text:u_vga|b_test[0]                       ;
; main:u_main|register_file:u_regfile|PC_out[0]                   ; Stuck at GND due to stuck port data_in                     ;
; main:u_main|register_file:u_regfile|PC_out[15]                  ; Stuck at VCC due to stuck port data_in                     ;
; step_pulse:u_step|btn_state                                     ; Lost fanout                                                ;
; step_pulse:u_step|debounce[0..19]                               ; Lost fanout                                                ;
; step_pulse:u_step|sync[0..2]                                    ; Lost fanout                                                ;
; clock_divider:u_div|clk_out                                     ; Lost fanout                                                ;
; clock_divider:u_div|count[0..31]                                ; Lost fanout                                                ;
; Total Number of Removed Registers = 165                         ;                                                            ;
+-----------------------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+-----------------------------------------------------+--------------------------------+---------------------------------------------------------------------------+
; Register name                                       ; Reason for Removal             ; Registers Removed due to This Register                                    ;
+-----------------------------------------------------+--------------------------------+---------------------------------------------------------------------------+
; memory_interface:u_memif|tx_start                   ; Stuck at GND                   ; memory_interface:u_memif|tx_data[0], memory_interface:u_memif|tx_data[7], ;
;                                                     ; due to stuck port data_in      ; memory_interface:u_memif|tx_data[6], memory_interface:u_memif|tx_data[5], ;
;                                                     ;                                ; memory_interface:u_memif|tx_data[4], memory_interface:u_memif|tx_data[3], ;
;                                                     ;                                ; memory_interface:u_memif|tx_data[2], memory_interface:u_memif|tx_data[1], ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[9],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[8],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[7],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[6],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[5],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[4],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[3],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[2],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[1],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_shift[0],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_bit[2],                    ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|tx_bit[1],                    ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|baud_cnt[8],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|baud_cnt[5]                   ;
; memory_interface:u_memif|data_out[7]                ; Stuck at GND                   ; memory_interface:u_memif|uart_simple:u_uart|rx_ready,                     ;
;                                                     ; due to stuck port clock_enable ; memory_interface:u_memif|uart_simple:u_uart|rx_busy,                      ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|rx_sync[1],                   ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|rx_sync[0],                   ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|rx_bit[3],                    ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|rx_bit[0],                    ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|rx_data[7],                   ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|baud_cnt[7],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|baud_cnt[6],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|baud_cnt[4],                  ;
;                                                     ;                                ; memory_interface:u_memif|uart_simple:u_uart|baud_cnt[3],                  ;
;                                                     ;                                ; clock_divider:u_div|clk_out                                               ;
; step_pulse:u_step|btn_state                         ; Lost Fanouts                   ; step_pulse:u_step|debounce[0], step_pulse:u_step|debounce[1],             ;
;                                                     ;                                ; step_pulse:u_step|debounce[2], step_pulse:u_step|debounce[3],             ;
;                                                     ;                                ; step_pulse:u_step|debounce[4], step_pulse:u_step|debounce[5],             ;
;                                                     ;                                ; step_pulse:u_step|debounce[6], step_pulse:u_step|debounce[7],             ;
;                                                     ;                                ; step_pulse:u_step|sync[2]                                                 ;
; memory_interface:u_memif|data_out[6]                ; Stuck at GND                   ; memory_interface:u_memif|uart_simple:u_uart|rx_data[6]                    ;
;                                                     ; due to stuck port clock_enable ;                                                                           ;
; memory_interface:u_memif|data_out[5]                ; Stuck at GND                   ; memory_interface:u_memif|uart_simple:u_uart|rx_data[5]                    ;
;                                                     ; due to stuck port clock_enable ;                                                                           ;
; memory_interface:u_memif|data_out[4]                ; Stuck at GND                   ; memory_interface:u_memif|uart_simple:u_uart|rx_data[4]                    ;
;                                                     ; due to stuck port clock_enable ;                                                                           ;
; memory_interface:u_memif|data_out[3]                ; Stuck at GND                   ; memory_interface:u_memif|uart_simple:u_uart|rx_data[3]                    ;
;                                                     ; due to stuck port clock_enable ;                                                                           ;
; memory_interface:u_memif|data_out[2]                ; Stuck at GND                   ; memory_interface:u_memif|uart_simple:u_uart|rx_data[2]                    ;
;                                                     ; due to stuck port clock_enable ;                                                                           ;
; memory_interface:u_memif|data_out[1]                ; Stuck at GND                   ; memory_interface:u_memif|uart_simple:u_uart|rx_data[1]                    ;
;                                                     ; due to stuck port clock_enable ;                                                                           ;
; memory_interface:u_memif|data_out[0]                ; Stuck at GND                   ; memory_interface:u_memif|uart_simple:u_uart|rx_data[0]                    ;
;                                                     ; due to stuck port clock_enable ;                                                                           ;
; memory_interface:u_memif|uart_simple:u_uart|tx_busy ; Stuck at GND                   ; memory_interface:u_memif|uart_simple:u_uart|baud_cnt[1]                   ;
;                                                     ; due to stuck port data_in      ;                                                                           ;
+-----------------------------------------------------+--------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 23    ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:u_div ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; DIVIDER        ; 25000000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_vga:u_pll|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_vga ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 10000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1007                      ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK0_DIVIDE_BY                ; 4000                      ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                    ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; pll_vga_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_text:u_vga ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; H_VISIBLE      ; 640   ; Signed Integer                     ;
; H_FRONT        ; 16    ; Signed Integer                     ;
; H_SYNC         ; 96    ; Signed Integer                     ;
; H_BACK         ; 48    ; Signed Integer                     ;
; H_TOTAL        ; 800   ; Signed Integer                     ;
; V_VISIBLE      ; 480   ; Signed Integer                     ;
; V_FRONT        ; 10    ; Signed Integer                     ;
; V_SYNC         ; 2     ; Signed Integer                     ;
; V_BACK         ; 33    ; Signed Integer                     ;
; V_TOTAL        ; 525   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll_vga:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_text:u_vga|font8x16:u_font"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; bits ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u_main|control_unit:u_ctrl|microcode_rom:u_micro"                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; micro_word[12..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "main:u_main|control_unit:u_ctrl" ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; cycle_count    ; Output ; Info     ; Explicitly unconnected ;
; addr_mode_code ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u_main|interrupt_logic:u_irq"                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; irq_n    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; take_irq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; take_nmi ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "main:u_main|alu:u_alu"       ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; Z_flag_out ; Output ; Info     ; Explicitly unconnected ;
; N_flag_out ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u_main|register_file:u_regfile|status_flags:u_flags" ;
+--------------------+--------+----------+---------------------------------------------+
; Port               ; Type   ; Severity ; Details                                     ;
+--------------------+--------+----------+---------------------------------------------+
; load_from_stack    ; Input  ; Info     ; Stuck at GND                                ;
; data_in_from_stack ; Input  ; Info     ; Stuck at GND                                ;
; data_out_to_stack  ; Output ; Info     ; Explicitly unconnected                      ;
+--------------------+--------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u_main|register_file:u_regfile"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; set_NZVC ; Input  ; Info     ; Stuck at GND                                                                        ;
; set_D    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clr_D    ; Input  ; Info     ; Stuck at GND                                                                        ;
; set_I    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clr_I    ; Input  ; Info     ; Stuck at GND                                                                        ;
; set_B    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clr_B    ; Input  ; Info     ; Stuck at GND                                                                        ;
; set_C    ; Input  ; Info     ; Stuck at GND                                                                        ;
; clr_C    ; Input  ; Info     ; Stuck at GND                                                                        ;
; SP_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; N_flag   ; Output ; Info     ; Explicitly unconnected                                                              ;
; V_flag   ; Output ; Info     ; Explicitly unconnected                                                              ;
; D_flag   ; Output ; Info     ; Explicitly unconnected                                                              ;
; I_flag   ; Output ; Info     ; Explicitly unconnected                                                              ;
; Z_flag   ; Output ; Info     ; Explicitly unconnected                                                              ;
; C_flag   ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u_main|memory_interface:u_memif"                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; uart_rx  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; uart_tx  ; Output ; Info     ; Explicitly unconnected                                                              ;
; vga_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:u_main"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rdy        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dbg_A[7]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbg_X      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbg_Y      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbg_P      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbg_opcode ; Output ; Info     ; Explicitly unconnected                                                              ;
; dbg_phase  ; Output ; Info     ; Explicitly unconnected                                                              ;
; dbg_addr   ; Output ; Info     ; Explicitly unconnected                                                              ;
; dbg_rw     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_vga:u_pll"                                                                                                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 23                          ;
;     CLR               ; 10                          ;
;     ENA CLR           ; 10                          ;
;     SCLR              ; 3                           ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 54                          ;
;     arith             ; 18                          ;
;         2 data inputs ; 18                          ;
;     normal            ; 36                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 17                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Thu Nov 13 19:46:22 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/vga_text.v
    Info (12023): Found entity 1: vga_text File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/interrupt_logic.v
    Info (12023): Found entity 1: interrupt_logic File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/interrupt_logic.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/hex_display.v
    Info (12023): Found entity 1: hex_display File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/hex_display.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/font8x8.v
    Info (12023): Found entity 1: font8x8 File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x8.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/memory_interface.v
    Info (12023): Found entity 1: memory_interface File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/memory_interface.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/uart_simple.v
    Info (12023): Found entity 1: uart_simple File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/uart_simple.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/timing_unit.v
    Info (12023): Found entity 1: timing_unit File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/timing_unit.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/step_pulse.v
    Info (12023): Found entity 1: step_pulse File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/step_pulse.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/status_flags.v
    Info (12023): Found entity 1: status_flags File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/status_flags.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/stack_unit.v
    Info (12023): Found entity 1: stack_unit File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/stack_unit.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/rom_program.v
    Info (12023): Found entity 1: rom_program File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/microcode_rom.v
    Info (12023): Found entity 1: microcode_rom File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/control_unit.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/clock_divider.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/alu.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/addressing_unit.v
    Info (12023): Found entity 1: addressing_unit File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/addressing_unit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file main_fpga.v
    Info (12023): Found entity 1: main_fpga File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/s0l1d/onedrive/desktop/final_project_6502/src/font8x16.v
    Info (12023): Found entity 1: font8x16 File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x16.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pll_vga.v
    Info (12023): Found entity 1: pll_vga File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/pll_vga.v Line: 40
Info (12127): Elaborating entity "main_fpga" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:u_div" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 45
Info (12128): Elaborating entity "step_pulse" for hierarchy "step_pulse:u_step" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 52
Warning (10230): Verilog HDL assignment warning at step_pulse.v(39): truncated value with size 32 to match size of target (20) File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/step_pulse.v Line: 39
Info (12128): Elaborating entity "pll_vga" for hierarchy "pll_vga:u_pll" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 67
Info (12128): Elaborating entity "altpll" for hierarchy "pll_vga:u_pll|altpll:altpll_component" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/pll_vga.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_vga:u_pll|altpll:altpll_component" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/pll_vga.v Line: 104
Info (12133): Instantiated megafunction "pll_vga:u_pll|altpll:altpll_component" with the following parameter: File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/pll_vga.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_vga"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v
    Info (12023): Found entity 1: pll_vga_altpll File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/db/pll_vga_altpll.v Line: 31
Info (12128): Elaborating entity "pll_vga_altpll" for hierarchy "pll_vga:u_pll|altpll:altpll_component|pll_vga_altpll:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "memory_interface" for hierarchy "memory_interface:u_memif" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 104
Info (12128): Elaborating entity "rom_program" for hierarchy "memory_interface:u_memif|rom_program:u_rom" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/memory_interface.v Line: 56
Info (10648): Verilog HDL Display System Task info at rom_program.v(28): Loading WOZMON ROM from vwoz.hex... File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v Line: 28
Warning (10850): Verilog HDL warning at rom_program.v(29): number of words (162) in memory file does not match the number of elements in the address range [0:16383] File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v Line: 29
Info (10648): Verilog HDL Display System Task info at rom_program.v(31): ROM loaded. First 16 bytes: File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v Line: 31
Warning (10175): Verilog HDL warning at rom_program.v(33): ignoring unsupported system task File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v Line: 33
Warning (10175): Verilog HDL warning at rom_program.v(34): ignoring unsupported system task File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v Line: 34
Warning (10030): Net "rom.data_a" at rom_program.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v Line: 24
Warning (10030): Net "rom.waddr_a" at rom_program.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v Line: 24
Warning (10030): Net "rom.we_a" at rom_program.v(24) has no driver or initial value, using a default initial value '0' File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/rom_program.v Line: 24
Info (12128): Elaborating entity "uart_simple" for hierarchy "memory_interface:u_memif|uart_simple:u_uart" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/memory_interface.v Line: 77
Warning (10230): Verilog HDL assignment warning at uart_simple.v(57): truncated value with size 32 to match size of target (4) File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/uart_simple.v Line: 57
Warning (10230): Verilog HDL assignment warning at uart_simple.v(80): truncated value with size 32 to match size of target (4) File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/uart_simple.v Line: 80
Info (12128): Elaborating entity "main" for hierarchy "main:u_main" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 129
Info (12128): Elaborating entity "register_file" for hierarchy "main:u_main|register_file:u_regfile" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v Line: 135
Warning (10230): Verilog HDL assignment warning at register_file.v(77): truncated value with size 32 to match size of target (8) File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v Line: 77
Warning (10230): Verilog HDL assignment warning at register_file.v(78): truncated value with size 32 to match size of target (8) File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v Line: 78
Warning (10230): Verilog HDL assignment warning at register_file.v(84): truncated value with size 32 to match size of target (16) File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v Line: 84
Info (12128): Elaborating entity "status_flags" for hierarchy "main:u_main|register_file:u_regfile|status_flags:u_flags" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/register_file.v Line: 104
Info (12128): Elaborating entity "alu" for hierarchy "main:u_main|alu:u_alu" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v Line: 150
Info (12128): Elaborating entity "interrupt_logic" for hierarchy "main:u_main|interrupt_logic:u_irq" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v Line: 163
Info (12128): Elaborating entity "control_unit" for hierarchy "main:u_main|control_unit:u_ctrl" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main.v Line: 187
Info (12128): Elaborating entity "microcode_rom" for hierarchy "main:u_main|control_unit:u_ctrl|microcode_rom:u_micro" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/control_unit.v Line: 74
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(92): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 92
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(103): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 103
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(118): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 118
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(129): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 129
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(144): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 144
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(155): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 155
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(170): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 170
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(181): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 181
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(196): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 196
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(207): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 207
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(218): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 218
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(229): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 229
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(245): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 245
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(260): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 260
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(275): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 275
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(290): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 290
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(305): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 305
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(320): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 320
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(335): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 335
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(349): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 349
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(363): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 363
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(377): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 377
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(395): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 395
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(418): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 418
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(427): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 427
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(438): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 438
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(447): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 447
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(458): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 458
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(467): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 467
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(478): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 478
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(487): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 487
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(498): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 498
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(514): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 514
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(530): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 530
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(546): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 546
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(567): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 567
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(579): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 579
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(592): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 592
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(604): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 604
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(616): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 616
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(630): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 630
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(657): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 657
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(669): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 669
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(696): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 696
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(704): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 704
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(716): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 716
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(724): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 724
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(735): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 735
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(744): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 744
Warning (10270): Verilog HDL Case Statement warning at microcode_rom.v(755): incomplete case statement has no default case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 755
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(102): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 102
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(117): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 117
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(128): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 128
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(143): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 143
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(154): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 154
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(169): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 169
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(180): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 180
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(195): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 195
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(206): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 206
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(217): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 217
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(228): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 228
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(244): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 244
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(259): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 259
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(274): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 274
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(289): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 289
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(304): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 304
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(319): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 319
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(334): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 334
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(348): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 348
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(362): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 362
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(376): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 376
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(394): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 394
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(417): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 417
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(426): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 426
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(437): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 437
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(446): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 446
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(457): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 457
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(466): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 466
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(477): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 477
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(486): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 486
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(497): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 497
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(513): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 513
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(529): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 529
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(545): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 545
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(566): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 566
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(578): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 578
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(591): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 591
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(603): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 603
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(615): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 615
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(629): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 629
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(640): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 640
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(641): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 641
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(642): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 642
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(643): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 643
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(644): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 644
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(645): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 645
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(646): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 646
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(656): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 656
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(668): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 668
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(680): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 680
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(681): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 681
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(682): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 682
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(683): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 683
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(688): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 688
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(689): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 689
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(695): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 695
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(703): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 703
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(715): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 715
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(723): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 723
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(734): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 734
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(743): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 743
Warning (10272): Verilog HDL Case Statement warning at microcode_rom.v(754): case item expression covers a value already covered by a previous case item File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/microcode_rom.v Line: 754
Info (12128): Elaborating entity "vga_text" for hierarchy "vga_text:u_vga" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 144
Warning (10230): Verilog HDL assignment warning at vga_text.v(67): truncated value with size 32 to match size of target (10) File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v Line: 67
Warning (10230): Verilog HDL assignment warning at vga_text.v(69): truncated value with size 32 to match size of target (10) File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v Line: 69
Warning (10230): Verilog HDL assignment warning at vga_text.v(94): truncated value with size 32 to match size of target (11) File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v Line: 94
Info (12128): Elaborating entity "font8x16" for hierarchy "vga_text:u_vga|font8x16:u_font" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/vga_text.v Line: 106
Warning (10030): Net "font_rom.data_a" at font8x16.v(36) has no driver or initial value, using a default initial value '0' File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x16.v Line: 36
Warning (10030): Net "font_rom.waddr_a" at font8x16.v(36) has no driver or initial value, using a default initial value '0' File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x16.v Line: 36
Warning (10030): Net "font_rom.we_a" at font8x16.v(36) has no driver or initial value, using a default initial value '0' File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/src/font8x16.v Line: 36
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:u_hex0" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 153
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clk_sys File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 39
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[33]" is fed by VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[33]~synth" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 26
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 24
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 100 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Golden_Top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 22
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/S0l1d/OneDrive/Desktop/Final_Project_6502/fpga/main_fpga.v Line: 23
Info (21057): Implemented 154 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 52 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 250 warnings
    Info: Peak virtual memory: 4880 megabytes
    Info: Processing ended: Thu Nov 13 19:46:34 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28


