// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.309000,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=2,HLS_SYN_FF=171,HLS_SYN_LUT=1164,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [63:0] x_V;
output  [3:0] y_0_V;
output   y_0_V_ap_vld;
output  [3:0] y_1_V;
output   y_1_V_ap_vld;
output  [3:0] y_2_V;
output   y_2_V_ap_vld;
output  [3:0] y_3_V;
output   y_3_V_ap_vld;
output  [3:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] x_V_preg;
reg   [63:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [3:0] tmp_1_fu_169_p4;
reg  signed [3:0] tmp_1_reg_1150;
wire  signed [3:0] tmp_2_fu_183_p4;
reg  signed [3:0] tmp_2_reg_1158;
wire  signed [3:0] p_Val2_23_fu_225_p4;
reg  signed [3:0] p_Val2_23_reg_1166;
wire  signed [7:0] r_V_26_fu_257_p2;
reg  signed [7:0] r_V_26_reg_1172;
wire  signed [12:0] grp_fu_1133_p3;
reg  signed [12:0] ret_V_2_reg_1177;
wire  signed [4:0] r_V_31_fu_293_p3;
reg  signed [4:0] r_V_31_reg_1182;
wire  signed [9:0] sext_ln1118_10_fu_343_p1;
reg  signed [9:0] sext_ln1118_10_reg_1187;
wire   [16:0] ret_V_9_fu_387_p2;
reg   [16:0] ret_V_9_reg_1192;
wire  signed [5:0] r_V_9_fu_393_p3;
reg  signed [5:0] r_V_9_reg_1197;
wire  signed [9:0] sext_ln1116_4_fu_401_p1;
reg  signed [9:0] sext_ln1116_4_reg_1202;
wire  signed [3:0] tmp_5_fu_409_p4;
reg  signed [3:0] tmp_5_reg_1207;
(* use_dsp48 = "no" *) wire   [15:0] sub_ln1192_4_fu_459_p2;
reg   [15:0] sub_ln1192_4_reg_1215;
wire   [7:0] r_V_38_fu_464_p2;
reg   [7:0] r_V_38_reg_1220;
reg   [3:0] trunc_ln708_5_reg_1225;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [3:0] trunc_ln1117_fu_165_p1;
wire  signed [3:0] r_V_25_fu_201_p0;
wire  signed [7:0] sext_ln1117_1_fu_179_p1;
wire  signed [3:0] r_V_25_fu_201_p1;
wire   [7:0] r_V_25_fu_201_p2;
wire   [11:0] rhs_V_fu_207_p3;
wire   [11:0] ret_V_fu_215_p2;
wire   [11:0] rhs_V_1_fu_239_p3;
wire  signed [12:0] sext_ln728_1_fu_247_p1;
wire  signed [12:0] sext_ln703_fu_235_p1;
wire  signed [3:0] r_V_26_fu_257_p0;
wire  signed [3:0] r_V_26_fu_257_p1;
wire  signed [4:0] r_V_32_fu_305_p0;
wire  signed [3:0] r_V_32_fu_305_p1;
wire  signed [8:0] r_V_32_fu_305_p2;
wire  signed [8:0] mul_ln728_1_fu_315_p0;
wire  signed [3:0] mul_ln728_1_fu_315_p1;
wire   [10:0] mul_ln728_1_fu_315_p2;
wire   [14:0] rhs_V_7_fu_321_p3;
wire  signed [3:0] r_V_10_fu_333_p0;
wire  signed [7:0] sext_ln1118_6_fu_271_p1;
wire  signed [3:0] r_V_10_fu_333_p1;
wire  signed [3:0] tmp_4_fu_283_p4;
wire   [7:0] r_V_10_fu_333_p2;
wire  signed [7:0] mul_ln728_2_fu_351_p0;
wire  signed [3:0] mul_ln728_2_fu_351_p1;
wire   [9:0] mul_ln728_2_fu_351_p2;
wire   [13:0] rhs_V_8_fu_357_p3;
wire  signed [15:0] sext_ln728_9_fu_365_p1;
wire  signed [15:0] sext_ln728_8_fu_329_p1;
wire   [15:0] ret_V_8_fu_369_p2;
wire   [16:0] rhs_V_9_fu_379_p3;
wire  signed [16:0] sext_ln703_5_fu_375_p1;
wire  signed [3:0] r_V_14_fu_423_p0;
wire  signed [7:0] sext_ln1118_15_fu_419_p1;
wire  signed [3:0] r_V_14_fu_423_p1;
wire  signed [7:0] r_V_14_fu_423_p2;
wire  signed [3:0] r_V_37_fu_441_p0;
wire  signed [3:0] r_V_37_fu_441_p1;
wire   [7:0] r_V_37_fu_441_p2;
wire   [11:0] rhs_V_14_fu_447_p3;
wire  signed [15:0] grp_fu_1141_p3;
wire  signed [15:0] sext_ln1192_2_fu_455_p1;
wire  signed [3:0] r_V_38_fu_464_p0;
wire  signed [7:0] sext_ln700_fu_221_p1;
wire  signed [3:0] r_V_38_fu_464_p1;
wire  signed [5:0] r_V_39_fu_470_p0;
wire  signed [3:0] r_V_39_fu_470_p1;
wire   [9:0] r_V_39_fu_470_p2;
wire   [13:0] rhs_V_18_fu_476_p3;
wire  signed [3:0] r_V_40_fu_490_p0;
wire  signed [3:0] r_V_40_fu_490_p1;
wire   [7:0] r_V_40_fu_490_p2;
wire   [11:0] rhs_V_19_fu_496_p3;
wire   [13:0] ret_V_14_fu_484_p2;
wire  signed [13:0] sext_ln728_12_fu_504_p1;
wire  signed [3:0] r_V_41_fu_514_p0;
wire  signed [3:0] r_V_41_fu_514_p1;
wire   [7:0] r_V_41_fu_514_p2;
wire   [11:0] rhs_V_20_fu_520_p3;
wire  signed [13:0] sext_ln728_13_fu_528_p1;
wire   [13:0] ret_V_15_fu_508_p2;
wire   [13:0] ret_V_16_fu_532_p2;
wire   [12:0] rhs_V_21_fu_542_p3;
wire  signed [14:0] sext_ln728_14_fu_550_p1;
wire  signed [14:0] sext_ln703_8_fu_538_p1;
wire   [14:0] ret_V_17_fu_554_p2;
wire   [13:0] rhs_V_22_fu_564_p3;
wire  signed [15:0] sext_ln703_9_fu_560_p1;
wire  signed [15:0] sext_ln728_15_fu_572_p1;
wire   [13:0] rhs_V_23_fu_582_p3;
wire   [15:0] ret_V_18_fu_576_p2;
wire  signed [15:0] sext_ln1192_6_fu_590_p1;
wire   [15:0] sub_ln1192_6_fu_594_p2;
wire   [11:0] rhs_V_2_fu_625_p3;
wire  signed [13:0] sext_ln728_2_fu_632_p1;
wire  signed [13:0] sext_ln703_2_fu_622_p1;
wire   [5:0] r_V_42_fu_642_p3;
wire  signed [6:0] sext_ln1118_1_fu_649_p1;
wire  signed [6:0] sext_ln700_2_fu_619_p1;
wire   [6:0] r_V_fu_653_p2;
wire  signed [6:0] mul_ln728_fu_663_p0;
wire  signed [3:0] mul_ln728_fu_663_p1;
wire   [13:0] ret_V_3_fu_636_p2;
wire   [9:0] mul_ln728_fu_663_p2;
wire   [13:0] rhs_V_3_fu_673_p3;
wire  signed [14:0] sext_ln703_3_fu_669_p1;
wire  signed [14:0] sext_ln728_4_fu_681_p1;
wire   [6:0] shl_ln1118_1_fu_691_p3;
wire  signed [7:0] sext_ln1118_2_fu_698_p1;
wire   [14:0] ret_V_4_fu_685_p2;
wire   [7:0] r_V_28_fu_702_p2;
wire   [15:0] rhs_V_4_fu_712_p3;
wire  signed [15:0] sext_ln703_4_fu_708_p1;
wire   [4:0] r_V_3_fu_726_p3;
wire  signed [4:0] r_V_29_fu_737_p0;
wire  signed [3:0] r_V_29_fu_737_p1;
wire   [8:0] r_V_29_fu_737_p2;
wire   [12:0] rhs_V_5_fu_743_p3;
wire  signed [15:0] sext_ln728_5_fu_751_p1;
wire   [15:0] ret_V_5_fu_720_p2;
wire   [6:0] shl_ln1118_3_fu_761_p3;
wire  signed [7:0] sext_ln1118_3_fu_768_p1;
wire   [7:0] r_V_30_fu_772_p2;
wire   [15:0] ret_V_6_fu_755_p2;
wire   [15:0] rhs_V_6_fu_778_p3;
wire   [15:0] sub_ln1192_fu_786_p2;
wire   [15:0] ret_V_7_fu_792_p2;
wire  signed [5:0] r_V_33_fu_818_p0;
wire  signed [3:0] r_V_33_fu_818_p1;
wire   [9:0] r_V_33_fu_818_p2;
wire   [17:0] rhs_V_10_fu_826_p3;
wire  signed [17:0] sext_ln703_6_fu_823_p1;
wire  signed [6:0] sext_ln1118_12_fu_815_p1;
wire  signed [6:0] sext_ln1118_4_fu_809_p1;
wire  signed [6:0] r_V_34_fu_840_p2;
wire  signed [6:0] mul_ln728_3_fu_850_p0;
wire  signed [3:0] mul_ln728_3_fu_850_p1;
wire   [17:0] ret_V_10_fu_834_p2;
wire   [9:0] mul_ln728_3_fu_850_p2;
wire   [17:0] rhs_V_11_fu_859_p3;
wire  signed [18:0] sext_ln703_7_fu_855_p1;
wire  signed [18:0] sext_ln728_11_fu_867_p1;
wire   [6:0] shl_ln1118_6_fu_877_p3;
wire  signed [7:0] sext_ln1118_14_fu_884_p1;
wire  signed [7:0] sext_ln1118_8_fu_812_p1;
wire   [18:0] ret_V_11_fu_871_p2;
wire   [7:0] r_V_35_fu_888_p2;
wire  signed [19:0] sext_ln1192_fu_894_p1;
wire   [19:0] rhs_V_12_fu_898_p3;
wire   [19:0] sub_ln1192_2_fu_906_p2;
wire   [19:0] ret_V_12_fu_912_p2;
wire   [11:0] rhs_V_15_fu_929_p3;
wire  signed [15:0] sext_ln1192_3_fu_936_p1;
wire  signed [5:0] r_V_43_fu_948_p3;
wire  signed [6:0] sext_ln1118_18_fu_955_p1;
wire  signed [6:0] sext_ln1118_17_fu_945_p1;
wire   [6:0] r_V_18_fu_959_p2;
wire  signed [6:0] mul_ln728_4_fu_972_p0;
wire  signed [3:0] mul_ln728_4_fu_972_p1;
wire  signed [9:0] sext_ln1118_19_fu_965_p1;
wire   [9:0] mul_ln728_4_fu_972_p2;
wire   [13:0] rhs_V_16_fu_978_p3;
wire   [15:0] add_ln1192_fu_940_p2;
wire  signed [15:0] sext_ln1192_4_fu_986_p1;
wire  signed [5:0] sext_ln1118_21_fu_996_p1;
wire   [5:0] sub_ln728_fu_999_p2;
wire   [13:0] rhs_V_17_fu_1005_p3;
wire  signed [15:0] sext_ln1192_5_fu_1013_p1;
wire   [15:0] sub_ln1192_5_fu_990_p2;
wire   [15:0] add_ln1192_1_fu_1017_p2;
wire   [15:0] ret_V_13_fu_1023_p2;
wire   [18:0] lhs_V_fu_1046_p3;
wire   [6:0] r_V_44_fu_1054_p2;
wire   [18:0] rhs_V_24_fu_1064_p3;
wire  signed [19:0] sext_ln703_10_fu_1060_p1;
wire  signed [19:0] sext_ln728_16_fu_1072_p1;
wire   [6:0] r_V_24_fu_1082_p2;
wire  signed [6:0] mul_ln728_5_fu_1092_p0;
wire  signed [3:0] mul_ln728_5_fu_1092_p1;
wire   [9:0] mul_ln728_5_fu_1092_p2;
wire   [17:0] rhs_V_25_fu_1098_p3;
wire   [19:0] ret_V_19_fu_1076_p2;
wire  signed [19:0] sext_ln1192_7_fu_1106_p1;
wire   [19:0] sub_ln1192_7_fu_1110_p2;
wire   [19:0] ret_V_20_fu_1116_p2;
wire   [12:0] grp_fu_1133_p2;
wire   [15:0] grp_fu_1141_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 x_V_preg = 64'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mac_muladd_8s_4s_13ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
myproject_mac_muladd_8s_4s_13ns_13_1_1_U1(
    .din0(r_V_26_fu_257_p2),
    .din1(tmp_2_fu_183_p4),
    .din2(grp_fu_1133_p2),
    .dout(grp_fu_1133_p3)
);

myproject_mac_mul_sub_8s_4s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
myproject_mac_mul_sub_8s_4s_16ns_16_1_1_U2(
    .din0(r_V_14_fu_423_p2),
    .din1(tmp_4_fu_283_p4),
    .din2(grp_fu_1141_p2),
    .dout(grp_fu_1141_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 64'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_23_reg_1166 <= {{x_V_in_sig[59:56]}};
        r_V_26_reg_1172 <= r_V_26_fu_257_p2;
        r_V_31_reg_1182[4 : 1] <= r_V_31_fu_293_p3[4 : 1];
        r_V_38_reg_1220 <= r_V_38_fu_464_p2;
        r_V_9_reg_1197[5 : 2] <= r_V_9_fu_393_p3[5 : 2];
        ret_V_9_reg_1192[16 : 4] <= ret_V_9_fu_387_p2[16 : 4];
        sext_ln1116_4_reg_1202[9 : 2] <= sext_ln1116_4_fu_401_p1[9 : 2];
        sext_ln1118_10_reg_1187 <= sext_ln1118_10_fu_343_p1;
        sub_ln1192_4_reg_1215 <= sub_ln1192_4_fu_459_p2;
        tmp_1_reg_1150 <= {{x_V_in_sig[63:60]}};
        tmp_2_reg_1158 <= {{x_V_in_sig[11:8]}};
        tmp_5_reg_1207 <= {{x_V_in_sig[15:12]}};
        trunc_ln708_5_reg_1225 <= {{sub_ln1192_6_fu_594_p2[15:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_2_reg_1177 <= grp_fu_1133_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_1_fu_1017_p2 = ($signed(sext_ln1192_5_fu_1013_p1) + $signed(sub_ln1192_5_fu_990_p2));

assign add_ln1192_fu_940_p2 = ($signed(sext_ln1192_3_fu_936_p1) + $signed(sub_ln1192_4_reg_1215));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1133_p2 = ($signed(sext_ln728_1_fu_247_p1) + $signed(sext_ln703_fu_235_p1));

assign grp_fu_1141_p2 = {{p_Val2_23_fu_225_p4}, {12'd0}};

assign lhs_V_fu_1046_p3 = {{r_V_34_fu_840_p2}, {12'd0}};

assign mul_ln728_1_fu_315_p0 = r_V_32_fu_305_p2;

assign mul_ln728_1_fu_315_p1 = tmp_1_fu_169_p4;

assign mul_ln728_1_fu_315_p2 = ($signed(mul_ln728_1_fu_315_p0) * $signed(mul_ln728_1_fu_315_p1));

assign mul_ln728_2_fu_351_p0 = r_V_10_fu_333_p2;

assign mul_ln728_2_fu_351_p1 = tmp_4_fu_283_p4;

assign mul_ln728_2_fu_351_p2 = ($signed(mul_ln728_2_fu_351_p0) * $signed(mul_ln728_2_fu_351_p1));

assign mul_ln728_3_fu_850_p0 = r_V_34_fu_840_p2;

assign mul_ln728_3_fu_850_p1 = sext_ln1118_10_reg_1187;

assign mul_ln728_3_fu_850_p2 = ($signed(mul_ln728_3_fu_850_p0) * $signed(mul_ln728_3_fu_850_p1));

assign mul_ln728_4_fu_972_p0 = r_V_18_fu_959_p2;

assign mul_ln728_4_fu_972_p1 = sext_ln1118_19_fu_965_p1;

assign mul_ln728_4_fu_972_p2 = ($signed(mul_ln728_4_fu_972_p0) * $signed(mul_ln728_4_fu_972_p1));

assign mul_ln728_5_fu_1092_p0 = r_V_24_fu_1082_p2;

assign mul_ln728_5_fu_1092_p1 = sext_ln1118_19_fu_965_p1;

assign mul_ln728_5_fu_1092_p2 = ($signed(mul_ln728_5_fu_1092_p0) * $signed(mul_ln728_5_fu_1092_p1));

assign mul_ln728_fu_663_p0 = r_V_fu_653_p2;

assign mul_ln728_fu_663_p1 = tmp_2_reg_1158;

assign mul_ln728_fu_663_p2 = ($signed(mul_ln728_fu_663_p0) * $signed(mul_ln728_fu_663_p1));

assign p_Val2_23_fu_225_p4 = {{x_V_in_sig[59:56]}};

assign r_V_10_fu_333_p0 = sext_ln1118_6_fu_271_p1;

assign r_V_10_fu_333_p1 = sext_ln1118_6_fu_271_p1;

assign r_V_10_fu_333_p2 = ($signed(r_V_10_fu_333_p0) * $signed(r_V_10_fu_333_p1));

assign r_V_14_fu_423_p0 = sext_ln1118_15_fu_419_p1;

assign r_V_14_fu_423_p1 = sext_ln1118_6_fu_271_p1;

assign r_V_14_fu_423_p2 = ($signed(r_V_14_fu_423_p0) * $signed(r_V_14_fu_423_p1));

assign r_V_18_fu_959_p2 = ($signed(sext_ln1118_18_fu_955_p1) + $signed(sext_ln1118_17_fu_945_p1));

assign r_V_24_fu_1082_p2 = ($signed(sext_ln1118_18_fu_955_p1) - $signed(sext_ln1118_17_fu_945_p1));

assign r_V_25_fu_201_p0 = sext_ln1117_1_fu_179_p1;

assign r_V_25_fu_201_p1 = trunc_ln1117_fu_165_p1;

assign r_V_25_fu_201_p2 = ($signed(r_V_25_fu_201_p0) * $signed(r_V_25_fu_201_p1));

assign r_V_26_fu_257_p0 = sext_ln1117_1_fu_179_p1;

assign r_V_26_fu_257_p1 = sext_ln1117_1_fu_179_p1;

assign r_V_26_fu_257_p2 = ($signed(r_V_26_fu_257_p0) * $signed(r_V_26_fu_257_p1));

assign r_V_28_fu_702_p2 = ($signed(8'd0) - $signed(sext_ln1118_2_fu_698_p1));

assign r_V_29_fu_737_p0 = r_V_3_fu_726_p3;

assign r_V_29_fu_737_p1 = tmp_2_reg_1158;

assign r_V_29_fu_737_p2 = ($signed(r_V_29_fu_737_p0) * $signed(r_V_29_fu_737_p1));

assign r_V_30_fu_772_p2 = ($signed(8'd0) - $signed(sext_ln1118_3_fu_768_p1));

assign r_V_31_fu_293_p3 = {{p_Val2_23_fu_225_p4}, {1'd0}};

assign r_V_32_fu_305_p0 = r_V_31_fu_293_p3;

assign r_V_32_fu_305_p1 = p_Val2_23_fu_225_p4;

assign r_V_32_fu_305_p2 = ($signed(r_V_32_fu_305_p0) * $signed(r_V_32_fu_305_p1));

assign r_V_33_fu_818_p0 = sext_ln1116_4_reg_1202;

assign r_V_33_fu_818_p1 = tmp_1_reg_1150;

assign r_V_33_fu_818_p2 = ($signed(r_V_33_fu_818_p0) * $signed(r_V_33_fu_818_p1));

assign r_V_34_fu_840_p2 = ($signed(sext_ln1118_12_fu_815_p1) - $signed(sext_ln1118_4_fu_809_p1));

assign r_V_35_fu_888_p2 = ($signed(sext_ln1118_14_fu_884_p1) - $signed(sext_ln1118_8_fu_812_p1));

assign r_V_37_fu_441_p0 = sext_ln1117_1_fu_179_p1;

assign r_V_37_fu_441_p1 = sext_ln1118_15_fu_419_p1;

assign r_V_37_fu_441_p2 = ($signed(r_V_37_fu_441_p0) * $signed(r_V_37_fu_441_p1));

assign r_V_38_fu_464_p0 = sext_ln700_fu_221_p1;

assign r_V_38_fu_464_p1 = sext_ln1118_15_fu_419_p1;

assign r_V_38_fu_464_p2 = ($signed(r_V_38_fu_464_p0) * $signed(r_V_38_fu_464_p1));

assign r_V_39_fu_470_p0 = r_V_9_fu_393_p3;

assign r_V_39_fu_470_p1 = p_Val2_23_fu_225_p4;

assign r_V_39_fu_470_p2 = ($signed(r_V_39_fu_470_p0) * $signed(r_V_39_fu_470_p1));

assign r_V_3_fu_726_p3 = {{tmp_2_reg_1158}, {1'd0}};

assign r_V_40_fu_490_p0 = sext_ln700_fu_221_p1;

assign r_V_40_fu_490_p1 = sext_ln1118_6_fu_271_p1;

assign r_V_40_fu_490_p2 = ($signed(r_V_40_fu_490_p0) * $signed(r_V_40_fu_490_p1));

assign r_V_41_fu_514_p0 = tmp_4_fu_283_p4;

assign r_V_41_fu_514_p1 = sext_ln1118_6_fu_271_p1;

assign r_V_41_fu_514_p2 = ($signed(r_V_41_fu_514_p0) * $signed(r_V_41_fu_514_p1));

assign r_V_42_fu_642_p3 = {{tmp_1_reg_1150}, {2'd0}};

assign r_V_43_fu_948_p3 = {{tmp_5_reg_1207}, {2'd0}};

assign r_V_44_fu_1054_p2 = ($signed(sext_ln1118_1_fu_649_p1) - $signed(sext_ln700_2_fu_619_p1));

assign r_V_9_fu_393_p3 = {{p_Val2_23_fu_225_p4}, {2'd0}};

assign r_V_fu_653_p2 = ($signed(sext_ln1118_1_fu_649_p1) + $signed(sext_ln700_2_fu_619_p1));

assign ret_V_10_fu_834_p2 = ($signed(rhs_V_10_fu_826_p3) + $signed(sext_ln703_6_fu_823_p1));

assign ret_V_11_fu_871_p2 = ($signed(sext_ln703_7_fu_855_p1) - $signed(sext_ln728_11_fu_867_p1));

assign ret_V_12_fu_912_p2 = (20'd196608 + sub_ln1192_2_fu_906_p2);

assign ret_V_13_fu_1023_p2 = ($signed(16'd45056) + $signed(add_ln1192_1_fu_1017_p2));

assign ret_V_14_fu_484_p2 = (14'd0 - rhs_V_18_fu_476_p3);

assign ret_V_15_fu_508_p2 = ($signed(ret_V_14_fu_484_p2) - $signed(sext_ln728_12_fu_504_p1));

assign ret_V_16_fu_532_p2 = ($signed(sext_ln728_13_fu_528_p1) + $signed(ret_V_15_fu_508_p2));

assign ret_V_17_fu_554_p2 = ($signed(sext_ln728_14_fu_550_p1) + $signed(sext_ln703_8_fu_538_p1));

assign ret_V_18_fu_576_p2 = ($signed(sext_ln703_9_fu_560_p1) - $signed(sext_ln728_15_fu_572_p1));

assign ret_V_19_fu_1076_p2 = ($signed(sext_ln703_10_fu_1060_p1) - $signed(sext_ln728_16_fu_1072_p1));

assign ret_V_20_fu_1116_p2 = ($signed(20'd589824) + $signed(sub_ln1192_7_fu_1110_p2));

assign ret_V_3_fu_636_p2 = ($signed(sext_ln728_2_fu_632_p1) + $signed(sext_ln703_2_fu_622_p1));

assign ret_V_4_fu_685_p2 = ($signed(sext_ln703_3_fu_669_p1) - $signed(sext_ln728_4_fu_681_p1));

assign ret_V_5_fu_720_p2 = ($signed(rhs_V_4_fu_712_p3) + $signed(sext_ln703_4_fu_708_p1));

assign ret_V_6_fu_755_p2 = ($signed(sext_ln728_5_fu_751_p1) + $signed(ret_V_5_fu_720_p2));

assign ret_V_7_fu_792_p2 = (16'd20480 + sub_ln1192_fu_786_p2);

assign ret_V_8_fu_369_p2 = ($signed(sext_ln728_9_fu_365_p1) - $signed(sext_ln728_8_fu_329_p1));

assign ret_V_9_fu_387_p2 = ($signed(rhs_V_9_fu_379_p3) + $signed(sext_ln703_5_fu_375_p1));

assign ret_V_fu_215_p2 = (12'd0 - rhs_V_fu_207_p3);

assign rhs_V_10_fu_826_p3 = {{r_V_33_fu_818_p2}, {8'd0}};

assign rhs_V_11_fu_859_p3 = {{mul_ln728_3_fu_850_p2}, {8'd0}};

assign rhs_V_12_fu_898_p3 = {{r_V_35_fu_888_p2}, {12'd0}};

assign rhs_V_14_fu_447_p3 = {{r_V_37_fu_441_p2}, {4'd0}};

assign rhs_V_15_fu_929_p3 = {{r_V_38_reg_1220}, {4'd0}};

assign rhs_V_16_fu_978_p3 = {{mul_ln728_4_fu_972_p2}, {4'd0}};

assign rhs_V_17_fu_1005_p3 = {{sub_ln728_fu_999_p2}, {8'd0}};

assign rhs_V_18_fu_476_p3 = {{r_V_39_fu_470_p2}, {4'd0}};

assign rhs_V_19_fu_496_p3 = {{r_V_40_fu_490_p2}, {4'd0}};

assign rhs_V_1_fu_239_p3 = {{p_Val2_23_fu_225_p4}, {8'd0}};

assign rhs_V_20_fu_520_p3 = {{r_V_41_fu_514_p2}, {4'd0}};

assign rhs_V_21_fu_542_p3 = {{p_Val2_23_fu_225_p4}, {9'd0}};

assign rhs_V_22_fu_564_p3 = {{tmp_1_fu_169_p4}, {10'd0}};

assign rhs_V_23_fu_582_p3 = {{tmp_5_fu_409_p4}, {10'd0}};

assign rhs_V_24_fu_1064_p3 = {{r_V_44_fu_1054_p2}, {12'd0}};

assign rhs_V_25_fu_1098_p3 = {{mul_ln728_5_fu_1092_p2}, {8'd0}};

assign rhs_V_2_fu_625_p3 = {{r_V_26_reg_1172}, {4'd0}};

assign rhs_V_3_fu_673_p3 = {{mul_ln728_fu_663_p2}, {4'd0}};

assign rhs_V_4_fu_712_p3 = {{r_V_28_fu_702_p2}, {8'd0}};

assign rhs_V_5_fu_743_p3 = {{r_V_29_fu_737_p2}, {4'd0}};

assign rhs_V_6_fu_778_p3 = {{r_V_30_fu_772_p2}, {8'd0}};

assign rhs_V_7_fu_321_p3 = {{mul_ln728_1_fu_315_p2}, {4'd0}};

assign rhs_V_8_fu_357_p3 = {{mul_ln728_2_fu_351_p2}, {4'd0}};

assign rhs_V_9_fu_379_p3 = {{r_V_32_fu_305_p2}, {8'd0}};

assign rhs_V_fu_207_p3 = {{r_V_25_fu_201_p2}, {4'd0}};

assign sext_ln1116_4_fu_401_p1 = r_V_9_fu_393_p3;

assign sext_ln1117_1_fu_179_p1 = tmp_1_fu_169_p4;

assign sext_ln1118_10_fu_343_p1 = tmp_4_fu_283_p4;

assign sext_ln1118_12_fu_815_p1 = r_V_9_reg_1197;

assign sext_ln1118_14_fu_884_p1 = $signed(shl_ln1118_6_fu_877_p3);

assign sext_ln1118_15_fu_419_p1 = tmp_5_fu_409_p4;

assign sext_ln1118_17_fu_945_p1 = tmp_5_reg_1207;

assign sext_ln1118_18_fu_955_p1 = r_V_43_fu_948_p3;

assign sext_ln1118_19_fu_965_p1 = tmp_5_reg_1207;

assign sext_ln1118_1_fu_649_p1 = $signed(r_V_42_fu_642_p3);

assign sext_ln1118_21_fu_996_p1 = tmp_5_reg_1207;

assign sext_ln1118_2_fu_698_p1 = $signed(shl_ln1118_1_fu_691_p3);

assign sext_ln1118_3_fu_768_p1 = $signed(shl_ln1118_3_fu_761_p3);

assign sext_ln1118_4_fu_809_p1 = p_Val2_23_reg_1166;

assign sext_ln1118_6_fu_271_p1 = p_Val2_23_fu_225_p4;

assign sext_ln1118_8_fu_812_p1 = r_V_31_reg_1182;

assign sext_ln1192_2_fu_455_p1 = $signed(rhs_V_14_fu_447_p3);

assign sext_ln1192_3_fu_936_p1 = $signed(rhs_V_15_fu_929_p3);

assign sext_ln1192_4_fu_986_p1 = $signed(rhs_V_16_fu_978_p3);

assign sext_ln1192_5_fu_1013_p1 = $signed(rhs_V_17_fu_1005_p3);

assign sext_ln1192_6_fu_590_p1 = $signed(rhs_V_23_fu_582_p3);

assign sext_ln1192_7_fu_1106_p1 = $signed(rhs_V_25_fu_1098_p3);

assign sext_ln1192_fu_894_p1 = $signed(ret_V_11_fu_871_p2);

assign sext_ln700_2_fu_619_p1 = tmp_1_reg_1150;

assign sext_ln700_fu_221_p1 = tmp_2_fu_183_p4;

assign sext_ln703_10_fu_1060_p1 = $signed(lhs_V_fu_1046_p3);

assign sext_ln703_2_fu_622_p1 = ret_V_2_reg_1177;

assign sext_ln703_3_fu_669_p1 = $signed(ret_V_3_fu_636_p2);

assign sext_ln703_4_fu_708_p1 = $signed(ret_V_4_fu_685_p2);

assign sext_ln703_5_fu_375_p1 = $signed(ret_V_8_fu_369_p2);

assign sext_ln703_6_fu_823_p1 = $signed(ret_V_9_reg_1192);

assign sext_ln703_7_fu_855_p1 = $signed(ret_V_10_fu_834_p2);

assign sext_ln703_8_fu_538_p1 = $signed(ret_V_16_fu_532_p2);

assign sext_ln703_9_fu_560_p1 = $signed(ret_V_17_fu_554_p2);

assign sext_ln703_fu_235_p1 = $signed(ret_V_fu_215_p2);

assign sext_ln728_11_fu_867_p1 = $signed(rhs_V_11_fu_859_p3);

assign sext_ln728_12_fu_504_p1 = $signed(rhs_V_19_fu_496_p3);

assign sext_ln728_13_fu_528_p1 = $signed(rhs_V_20_fu_520_p3);

assign sext_ln728_14_fu_550_p1 = $signed(rhs_V_21_fu_542_p3);

assign sext_ln728_15_fu_572_p1 = $signed(rhs_V_22_fu_564_p3);

assign sext_ln728_16_fu_1072_p1 = $signed(rhs_V_24_fu_1064_p3);

assign sext_ln728_1_fu_247_p1 = $signed(rhs_V_1_fu_239_p3);

assign sext_ln728_2_fu_632_p1 = $signed(rhs_V_2_fu_625_p3);

assign sext_ln728_4_fu_681_p1 = $signed(rhs_V_3_fu_673_p3);

assign sext_ln728_5_fu_751_p1 = $signed(rhs_V_5_fu_743_p3);

assign sext_ln728_8_fu_329_p1 = $signed(rhs_V_7_fu_321_p3);

assign sext_ln728_9_fu_365_p1 = $signed(rhs_V_8_fu_357_p3);

assign shl_ln1118_1_fu_691_p3 = {{tmp_1_reg_1150}, {3'd0}};

assign shl_ln1118_3_fu_761_p3 = {{tmp_2_reg_1158}, {3'd0}};

assign shl_ln1118_6_fu_877_p3 = {{p_Val2_23_reg_1166}, {3'd0}};

assign sub_ln1192_2_fu_906_p2 = ($signed(sext_ln1192_fu_894_p1) - $signed(rhs_V_12_fu_898_p3));

assign sub_ln1192_4_fu_459_p2 = ($signed(grp_fu_1141_p3) - $signed(sext_ln1192_2_fu_455_p1));

assign sub_ln1192_5_fu_990_p2 = ($signed(add_ln1192_fu_940_p2) - $signed(sext_ln1192_4_fu_986_p1));

assign sub_ln1192_6_fu_594_p2 = ($signed(ret_V_18_fu_576_p2) - $signed(sext_ln1192_6_fu_590_p1));

assign sub_ln1192_7_fu_1110_p2 = ($signed(ret_V_19_fu_1076_p2) - $signed(sext_ln1192_7_fu_1106_p1));

assign sub_ln1192_fu_786_p2 = (ret_V_6_fu_755_p2 - rhs_V_6_fu_778_p3);

assign sub_ln728_fu_999_p2 = ($signed(sext_ln1118_21_fu_996_p1) - $signed(r_V_43_fu_948_p3));

assign tmp_1_fu_169_p4 = {{x_V_in_sig[63:60]}};

assign tmp_2_fu_183_p4 = {{x_V_in_sig[11:8]}};

assign tmp_4_fu_283_p4 = {{x_V_in_sig[19:16]}};

assign tmp_5_fu_409_p4 = {{x_V_in_sig[15:12]}};

assign trunc_ln1117_fu_165_p1 = x_V_in_sig[3:0];

assign y_0_V = {{ret_V_7_fu_792_p2[15:12]}};

assign y_1_V = {{ret_V_12_fu_912_p2[19:16]}};

assign y_2_V = {{ret_V_13_fu_1023_p2[15:12]}};

assign y_3_V = (trunc_ln708_5_reg_1225 ^ 4'd8);

assign y_4_V = {{ret_V_20_fu_1116_p2[19:16]}};

always @ (posedge ap_clk) begin
    r_V_31_reg_1182[0] <= 1'b0;
    ret_V_9_reg_1192[3:0] <= 4'b0000;
    r_V_9_reg_1197[1:0] <= 2'b00;
    sext_ln1116_4_reg_1202[1:0] <= 2'b00;
end

endmodule //myproject
