// Seed: 560345640
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3
);
  assign id_4[1] = "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  output id_12;
  input id_11;
  input id_10;
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_8 = id_4;
  assign id_3 = id_5[1'b0 : 1];
  assign id_2[1] = id_9;
endmodule
