Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Feb  8 08:13:35 2022
| Host         : blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_driver_top_timing_summary_routed.rpt -pb motor_driver_top_timing_summary_routed.pb -rpx motor_driver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_driver_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       1           
TIMING-16  Warning   Large setup violation          10          
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.027      -47.119                     10                  108        0.133        0.000                      0                  108        4.500        0.000                       0                    88  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.027      -47.119                     10                  108        0.133        0.000                      0                  108        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -5.027ns,  Total Violation      -47.119ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.027ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.044ns  (logic 6.110ns (40.614%)  route 8.934ns (59.386%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.708    14.522    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    14.646 r  u1/dig6[1]_i_29/O
                         net (fo=13, routed)          1.171    15.817    u1/dig6[1]_i_29_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.941 r  u1/dig5[0]_i_14/O
                         net (fo=9, routed)           0.496    16.437    u1/dig5[0]_i_14_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           1.178    17.739    u1/dig5[0]_i_8_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124    17.863 f  u1/dig5[0]_i_10/O
                         net (fo=8, routed)           0.455    18.319    u1/dig5[0]_i_10_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.443 f  u1/dig4[0]_i_5/O
                         net (fo=5, routed)           0.811    19.254    u1/dig4[0]_i_5_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I2_O)        0.124    19.378 r  u1/dig4[0]_i_3_comp/O
                         net (fo=1, routed)           0.597    19.975    u1/dig4[0]_i_3_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.124    20.099 r  u1/dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    20.099    u1/dig4[0]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  u1/dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.430    14.771    u1/CLK
    SLICE_X8Y81          FDRE                                         r  u1/dig4_reg[0]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.079    15.073    u1/dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -20.099    
  -------------------------------------------------------------------
                         slack                                 -5.027    

Slack (VIOLATED) :        -4.995ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.012ns  (logic 6.110ns (40.700%)  route 8.902ns (59.300%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.708    14.522    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    14.646 r  u1/dig6[1]_i_29/O
                         net (fo=13, routed)          1.171    15.817    u1/dig6[1]_i_29_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.941 r  u1/dig5[0]_i_14/O
                         net (fo=9, routed)           0.496    16.437    u1/dig5[0]_i_14_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           0.729    17.290    u1/dig5[0]_i_8_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    17.414 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.693    18.107    u1/dig5[0]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.231 r  u1/dig5[0]_i_3/O
                         net (fo=9, routed)           0.816    19.046    u1/dig5[0]_i_3_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.124    19.170 r  u1/dig5[0]_i_4/O
                         net (fo=5, routed)           0.773    19.943    u1/dig5[0]_i_4_n_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.067 r  u1/dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    20.067    u1/dig4[2]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  u1/dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.430    14.771    u1/CLK
    SLICE_X10Y79         FDRE                                         r  u1/dig4_reg[2]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.079    15.073    u1/dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -20.067    
  -------------------------------------------------------------------
                         slack                                 -4.995    

Slack (VIOLATED) :        -4.920ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 6.110ns (41.051%)  route 8.774ns (58.949%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.708    14.522    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    14.646 r  u1/dig6[1]_i_29/O
                         net (fo=13, routed)          1.171    15.817    u1/dig6[1]_i_29_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.941 r  u1/dig5[0]_i_14/O
                         net (fo=9, routed)           0.496    16.437    u1/dig5[0]_i_14_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           0.729    17.290    u1/dig5[0]_i_8_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    17.414 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.693    18.107    u1/dig5[0]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.231 r  u1/dig5[0]_i_3/O
                         net (fo=9, routed)           0.472    18.703    u1/dig5[0]_i_3_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.124    18.827 r  u1/dig6[0]_i_2/O
                         net (fo=8, routed)           0.988    19.815    u1/dig6[0]_i_2_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.939 r  u1/dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    19.939    u1/dig5[1]_i_1_n_0
    SLICE_X11Y76         FDRE                                         r  u1/dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.426    14.767    u1/CLK
    SLICE_X11Y76         FDRE                                         r  u1/dig5_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.029    15.019    u1/dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -19.939    
  -------------------------------------------------------------------
                         slack                                 -4.920    

Slack (VIOLATED) :        -4.837ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.805ns  (logic 6.110ns (41.269%)  route 8.695ns (58.731%))
  Logic Levels:           11  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.714    14.528    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT3 (Prop_lut3_I2_O)        0.124    14.652 r  u1/dig6[1]_i_43/O
                         net (fo=1, routed)           0.875    15.527    u1/dig6[1]_i_43_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124    15.651 r  u1/dig6[1]_i_31/O
                         net (fo=7, routed)           0.657    16.308    u1/dig6[1]_i_31_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    16.432 r  u1/dig6[1]_i_21/O
                         net (fo=7, routed)           0.516    16.947    u1/dig6[1]_i_21_n_0
    SLICE_X9Y76          LUT5 (Prop_lut5_I4_O)        0.124    17.071 r  u1/dig6[1]_i_9/O
                         net (fo=9, routed)           0.953    18.024    u1/dig6[1]_i_9_n_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I1_O)        0.124    18.148 r  u1/dig6[1]_i_11/O
                         net (fo=6, routed)           0.616    18.764    u1/dig6[1]_i_11_n_0
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.124    18.888 r  u1/dig5[0]_i_2/O
                         net (fo=4, routed)           0.848    19.736    u1/dig5[0]_i_2_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.860 r  u1/dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    19.860    u1/dig4[3]_i_1_n_0
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.429    14.770    u1/CLK
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[3]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)        0.031    15.024    u1/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -19.860    
  -------------------------------------------------------------------
                         slack                                 -4.837    

Slack (VIOLATED) :        -4.738ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.753ns  (logic 6.110ns (41.414%)  route 8.643ns (58.586%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.708    14.522    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    14.646 r  u1/dig6[1]_i_29/O
                         net (fo=13, routed)          1.171    15.817    u1/dig6[1]_i_29_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.941 r  u1/dig5[0]_i_14/O
                         net (fo=9, routed)           0.496    16.437    u1/dig5[0]_i_14_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           0.729    17.290    u1/dig5[0]_i_8_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    17.414 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.693    18.107    u1/dig5[0]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.231 r  u1/dig5[0]_i_3/O
                         net (fo=9, routed)           0.493    18.724    u1/dig5[0]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I4_O)        0.124    18.848 r  u1/dig6[1]_i_12/O
                         net (fo=9, routed)           0.836    19.684    u1/dig6[1]_i_12_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    19.808 r  u1/dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    19.808    u1/dig5[0]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  u1/dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.426    14.767    u1/CLK
    SLICE_X8Y77          FDRE                                         r  u1/dig5_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)        0.081    15.071    u1/dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -19.808    
  -------------------------------------------------------------------
                         slack                                 -4.738    

Slack (VIOLATED) :        -4.734ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.700ns  (logic 6.110ns (41.563%)  route 8.590ns (58.437%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.708    14.522    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    14.646 r  u1/dig6[1]_i_29/O
                         net (fo=13, routed)          1.171    15.817    u1/dig6[1]_i_29_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.941 r  u1/dig5[0]_i_14/O
                         net (fo=9, routed)           0.496    16.437    u1/dig5[0]_i_14_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           0.729    17.290    u1/dig5[0]_i_8_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    17.414 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.693    18.107    u1/dig5[0]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.231 r  u1/dig5[0]_i_3/O
                         net (fo=9, routed)           0.816    19.046    u1/dig5[0]_i_3_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I2_O)        0.124    19.170 r  u1/dig5[0]_i_4/O
                         net (fo=5, routed)           0.461    19.631    u1/dig5[0]_i_4_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.124    19.755 r  u1/dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    19.755    u1/dig4[1]_i_1_n_0
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.429    14.770    u1/CLK
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[1]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)        0.029    15.022    u1/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -19.755    
  -------------------------------------------------------------------
                         slack                                 -4.734    

Slack (VIOLATED) :        -4.550ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.562ns  (logic 6.110ns (41.958%)  route 8.452ns (58.042%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.708    14.522    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    14.646 r  u1/dig6[1]_i_29/O
                         net (fo=13, routed)          1.171    15.817    u1/dig6[1]_i_29_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.941 r  u1/dig5[0]_i_14/O
                         net (fo=9, routed)           0.496    16.437    u1/dig5[0]_i_14_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           0.729    17.290    u1/dig5[0]_i_8_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    17.414 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.693    18.107    u1/dig5[0]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.231 r  u1/dig5[0]_i_3/O
                         net (fo=9, routed)           0.472    18.703    u1/dig5[0]_i_3_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.124    18.827 r  u1/dig6[0]_i_2/O
                         net (fo=8, routed)           0.667    19.493    u1/dig6[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.617 r  u1/dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    19.617    u1/dig5[2]_i_1_n_0
    SLICE_X10Y77         FDRE                                         r  u1/dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.427    14.768    u1/CLK
    SLICE_X10Y77         FDRE                                         r  u1/dig5_reg[2]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)        0.077    15.068    u1/dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.617    
  -------------------------------------------------------------------
                         slack                                 -4.550    

Slack (VIOLATED) :        -4.535ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig6_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.551ns  (logic 6.110ns (41.991%)  route 8.441ns (58.009%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.708    14.522    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    14.646 r  u1/dig6[1]_i_29/O
                         net (fo=13, routed)          1.171    15.817    u1/dig6[1]_i_29_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.941 r  u1/dig5[0]_i_14/O
                         net (fo=9, routed)           0.496    16.437    u1/dig5[0]_i_14_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           0.729    17.290    u1/dig5[0]_i_8_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    17.414 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.693    18.107    u1/dig5[0]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.231 r  u1/dig5[0]_i_3/O
                         net (fo=9, routed)           0.493    18.724    u1/dig5[0]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I4_O)        0.124    18.848 r  u1/dig6[1]_i_12/O
                         net (fo=9, routed)           0.633    19.482    u1/dig6[1]_i_12_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I3_O)        0.124    19.606 r  u1/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    19.606    u1/p_1_in[0]
    SLICE_X10Y76         FDSE                                         r  u1/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.426    14.767    u1/CLK
    SLICE_X10Y76         FDSE                                         r  u1/dig6_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X10Y76         FDSE (Setup_fdse_C_D)        0.081    15.071    u1/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -19.606    
  -------------------------------------------------------------------
                         slack                                 -4.535    

Slack (VIOLATED) :        -4.396ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.415ns  (logic 6.110ns (42.387%)  route 8.305ns (57.613%))
  Logic Levels:           11  (DSP48E1=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.708    14.522    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    14.646 r  u1/dig6[1]_i_29/O
                         net (fo=13, routed)          1.171    15.817    u1/dig6[1]_i_29_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.941 r  u1/dig5[0]_i_14/O
                         net (fo=9, routed)           0.496    16.437    u1/dig5[0]_i_14_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           0.729    17.290    u1/dig5[0]_i_8_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    17.414 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.693    18.107    u1/dig5[0]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.231 r  u1/dig5[0]_i_3/O
                         net (fo=9, routed)           0.493    18.724    u1/dig5[0]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I4_O)        0.124    18.848 r  u1/dig6[1]_i_12/O
                         net (fo=9, routed)           0.497    19.346    u1/dig6[1]_i_12_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    19.470 r  u1/dig6[1]_i_3/O
                         net (fo=1, routed)           0.000    19.470    u1/p_1_in[1]
    SLICE_X10Y78         FDRE                                         r  u1/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.429    14.770    u1/CLK
    SLICE_X10Y78         FDRE                                         r  u1/dig6_reg[1]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.081    15.074    u1/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -19.470    
  -------------------------------------------------------------------
                         slack                                 -4.396    

Slack (VIOLATED) :        -4.389ns  (required time - arrival time)
  Source:                 u1/XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.404ns  (logic 6.110ns (42.420%)  route 8.294ns (57.580%))
  Logic Levels:           11  (DSP48E1=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     5.055    u1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  u1/XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  u1/XLXI_7/inst/DO[14]
                         net (fo=2, routed)           1.055     7.324    u1/data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[28])
                                                      3.656    10.980 r  u1/dig46/P[28]
                         net (fo=10, routed)          1.100    12.080    u1/dig46_n_77
    SLICE_X13Y76         LUT6 (Prop_lut6_I2_O)        0.124    12.204 r  u1/dig6[1]_i_45/O
                         net (fo=3, routed)           0.638    12.842    u1/dig6[1]_i_45_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.966 r  u1/dig6[1]_i_37/O
                         net (fo=13, routed)          0.724    13.690    u1/dig6[1]_i_37_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  u1/dig6[1]_i_39/O
                         net (fo=7, routed)           0.708    14.522    u1/dig6[1]_i_39_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.124    14.646 r  u1/dig6[1]_i_29/O
                         net (fo=13, routed)          1.171    15.817    u1/dig6[1]_i_29_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    15.941 r  u1/dig5[0]_i_14/O
                         net (fo=9, routed)           0.496    16.437    u1/dig5[0]_i_14_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I3_O)        0.124    16.561 r  u1/dig5[0]_i_8_comp/O
                         net (fo=9, routed)           0.729    17.290    u1/dig5[0]_i_8_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.124    17.414 r  u1/dig5[0]_i_7/O
                         net (fo=7, routed)           0.693    18.107    u1/dig5[0]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124    18.231 r  u1/dig5[0]_i_3/O
                         net (fo=9, routed)           0.493    18.724    u1/dig5[0]_i_3_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I4_O)        0.124    18.848 r  u1/dig6[1]_i_12/O
                         net (fo=9, routed)           0.486    19.335    u1/dig6[1]_i_12_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I4_O)        0.124    19.459 r  u1/dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    19.459    u1/dig5[3]_i_1_n_0
    SLICE_X10Y78         FDRE                                         r  u1/dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.429    14.770    u1/CLK
    SLICE_X10Y78         FDRE                                         r  u1/dig5_reg[3]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.077    15.070    u1/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -19.459    
  -------------------------------------------------------------------
                         slack                                 -4.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u1/int_switch_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/addr_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.549     1.432    u1/CLK
    SLICE_X29Y76         FDRE                                         r  u1/int_switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  u1/int_switch_reg/Q
                         net (fo=2, routed)           0.067     1.640    u1/int_switch
    SLICE_X29Y76         FDRE                                         r  u1/addr_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.816     1.943    u1/CLK
    SLICE_X29Y76         FDRE                                         r  u1/addr_in_reg[3]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.075     1.507    u1/addr_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u2/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.553     1.436    u2/CLK
    SLICE_X33Y69         FDRE                                         r  u2/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u2/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.685    u2/counter_reg_n_0_[15]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  u2/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.793    u2/counter_reg[12]_i_1__0_n_4
    SLICE_X33Y69         FDRE                                         r  u2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     1.947    u2/CLK
    SLICE_X33Y69         FDRE                                         r  u2/counter_reg[15]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    u2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.555     1.438    u2/CLK
    SLICE_X33Y67         FDRE                                         r  u2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  u2/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.687    u2/counter_reg_n_0_[7]
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  u2/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.795    u2/counter_reg[4]_i_1__0_n_4
    SLICE_X33Y67         FDRE                                         r  u2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.821     1.949    u2/CLK
    SLICE_X33Y67         FDRE                                         r  u2/counter_reg[7]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    u2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.554     1.437    u2/CLK
    SLICE_X33Y68         FDRE                                         r  u2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u2/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.686    u2/counter_reg_n_0_[11]
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  u2/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.794    u2/counter_reg[8]_i_1__0_n_4
    SLICE_X33Y68         FDRE                                         r  u2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.820     1.948    u2/CLK
    SLICE_X33Y68         FDRE                                         r  u2/counter_reg[11]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.105     1.542    u2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    u2/CLK
    SLICE_X33Y66         FDRE                                         r  u2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  u2/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.688    u2/counter_reg_n_0_[3]
    SLICE_X33Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  u2/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.796    u2/counter_reg[0]_i_1__0_n_4
    SLICE_X33Y66         FDRE                                         r  u2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.822     1.950    u2/CLK
    SLICE_X33Y66         FDRE                                         r  u2/counter_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.105     1.544    u2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u2/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.553     1.436    u2/CLK
    SLICE_X33Y69         FDRE                                         r  u2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u2/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.682    u2/counter_reg_n_0_[12]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  u2/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.797    u2/counter_reg[12]_i_1__0_n_7
    SLICE_X33Y69         FDRE                                         r  u2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     1.947    u2/CLK
    SLICE_X33Y69         FDRE                                         r  u2/counter_reg[12]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    u2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.555     1.438    u2/CLK
    SLICE_X33Y67         FDRE                                         r  u2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  u2/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.684    u2/counter_reg_n_0_[4]
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.799 r  u2/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.799    u2/counter_reg[4]_i_1__0_n_7
    SLICE_X33Y67         FDRE                                         r  u2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.821     1.949    u2/CLK
    SLICE_X33Y67         FDRE                                         r  u2/counter_reg[4]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y67         FDRE (Hold_fdre_C_D)         0.105     1.543    u2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.552     1.435    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  u2/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.681    u2/counter_reg_n_0_[16]
    SLICE_X33Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.796 r  u2/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.796    u2/counter_reg[16]_i_1__0_n_7
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.818     1.946    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[16]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X33Y70         FDRE (Hold_fdre_C_D)         0.105     1.540    u2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.554     1.437    u2/CLK
    SLICE_X33Y68         FDRE                                         r  u2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u2/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.683    u2/counter_reg_n_0_[8]
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  u2/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.798    u2/counter_reg[8]_i_1__0_n_7
    SLICE_X33Y68         FDRE                                         r  u2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.820     1.948    u2/CLK
    SLICE_X33Y68         FDRE                                         r  u2/counter_reg[8]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.105     1.542    u2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u2/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.553     1.436    u2/CLK
    SLICE_X33Y69         FDRE                                         r  u2/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u2/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.687    u2/counter_reg_n_0_[14]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.798 r  u2/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.798    u2/counter_reg[12]_i_1__0_n_5
    SLICE_X33Y69         FDRE                                         r  u2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     1.947    u2/CLK
    SLICE_X33Y69         FDRE                                         r  u2/counter_reg[14]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.105     1.541    u2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      u1/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X14Y43   u0/in_temp_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X14Y43   u0/in_temp_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X14Y43   u0/in_temp_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X14Y43   u0/in_temp_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X2Y18    u0/timer_counter_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X2Y20    u0/timer_counter_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X2Y20    u0/timer_counter_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X2Y21    u0/timer_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X2Y18    u0/timer_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X2Y18    u0/timer_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X14Y43   u0/in_temp_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X2Y18    u0/timer_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X2Y18    u0/timer_counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.134ns  (logic 5.828ns (36.124%)  route 10.306ns (63.876%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.038     5.497    u2/LED_OBUF[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.621 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656     6.277    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152     6.429 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.173     7.602    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.354     7.956 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.439    12.395    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    16.134 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.134    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.734ns  (logic 5.565ns (35.372%)  route 10.168ns (64.628%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.038     5.497    u2/LED_OBUF[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.621 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656     6.277    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152     6.429 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.186     7.615    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.326     7.941 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.289    12.229    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.734 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.734    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.711ns  (logic 5.805ns (36.946%)  route 9.906ns (63.054%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.038     5.497    u2/LED_OBUF[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.621 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656     6.277    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152     6.429 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.184     7.613    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.356     7.969 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.028    11.997    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    15.711 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.711    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.699ns  (logic 5.581ns (35.548%)  route 10.118ns (64.452%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.038     5.497    u2/LED_OBUF[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.621 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656     6.277    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152     6.429 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.184     7.613    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.326     7.939 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.240    12.179    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.699 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.699    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.633ns  (logic 5.826ns (37.271%)  route 9.806ns (62.729%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.038     5.497    u2/LED_OBUF[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.621 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656     6.277    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152     6.429 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.171     7.600    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I3_O)        0.354     7.954 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.941    11.895    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    15.633 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.633    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.387ns  (logic 5.596ns (36.368%)  route 9.791ns (63.632%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.038     5.497    u2/LED_OBUF[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.621 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656     6.277    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152     6.429 f  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.173     7.602    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.326     7.928 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.924    11.852    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.387 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.387    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.364ns  (logic 5.590ns (36.385%)  route 9.774ns (63.615%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           4.038     5.497    u2/LED_OBUF[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.124     5.621 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656     6.277    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152     6.429 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.171     7.600    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I0_O)        0.326     7.926 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.909    11.835    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.364 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.364    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.991ns (62.825%)  route 2.953ns (37.175%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           2.953     4.415    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.944 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.944    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.710ns  (logic 4.965ns (64.393%)  route 2.745ns (35.607%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.745     4.209    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.710 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.710    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.958ns (69.069%)  route 2.220ns (30.931%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           2.220     3.669    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.178 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.178    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.425ns (75.536%)  route 0.462ns (24.464%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SW_IBUF[6]_inst/O
                         net (fo=8, routed)           0.462     0.679    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.887 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.887    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.450ns (76.688%)  route 0.441ns (23.312%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  SW_IBUF[5]_inst/O
                         net (fo=8, routed)           0.441     0.675    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.890 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.890    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.572%)  route 0.462ns (24.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           0.462     0.689    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.427ns (75.379%)  route 0.466ns (24.621%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.466     0.687    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.893 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.429ns (74.370%)  route 0.492ns (25.630%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[4]_inst/O
                         net (fo=7, routed)           0.492     0.711    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.921 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.921    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.427ns (73.585%)  route 0.512ns (26.415%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SW_IBUF[3]_inst/O
                         net (fo=8, routed)           0.512     0.729    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.939 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.939    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.434ns (64.496%)  route 0.789ns (35.504%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           0.789     1.021    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.223 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.223    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.460ns (64.025%)  route 0.820ns (35.975%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.820     1.050    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.280 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.280    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.482ns  (logic 1.653ns (30.155%)  route 3.829ns (69.845%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.774     2.001    u2/LED_OBUF[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.045     2.046 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.219     2.265    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.044     2.309 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.434     2.743    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I0_O)        0.107     2.850 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.402     4.252    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.482 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.482    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.489ns  (logic 1.659ns (30.221%)  route 3.830ns (69.779%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.774     2.001    u2/LED_OBUF[0]
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.045     2.046 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.219     2.265    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.044     2.309 f  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.437     2.746    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.107     2.853 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.400     4.253    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     5.489 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.489    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/dig4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.477ns  (logic 8.705ns (35.566%)  route 15.772ns (64.434%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.543     5.064    u1/CLK
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  u1/dig4_reg[3]/Q
                         net (fo=9, routed)           1.319     6.839    u1/current_out[11]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.963    u2/LED_BCD1__7_carry__0_i_1[0]
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.210 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.672     7.883    u1/O[0]
    SLICE_X12Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.182 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.182    u2/i___14_carry_i_5_0[3]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.558 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.777 r  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=11, routed)          1.189     9.966    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.295    10.261 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          1.327    11.588    u2/i__carry_i_5_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  u2/i__carry__0_i_4/O
                         net (fo=11, routed)          1.037    12.749    u2/i__carry__0_i_4_n_0
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.873 r  u2/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.873    u2/i__carry__0_i_6_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.253 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.253    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.576 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.823    14.399    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I2_O)        0.306    14.705 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    14.705    u2/i___13_carry_i_4_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.103 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.103    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.342 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           1.153    16.495    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.302    16.797 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           1.028    17.825    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.954    18.904    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124    19.028 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656    19.683    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152    19.835 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.173    21.009    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.354    21.363 r  u2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.439    25.802    SEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    29.541 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.541    SEG[6]
    U7                                                                r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.076ns  (logic 8.442ns (35.065%)  route 15.634ns (64.935%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.543     5.064    u1/CLK
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  u1/dig4_reg[3]/Q
                         net (fo=9, routed)           1.319     6.839    u1/current_out[11]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.963    u2/LED_BCD1__7_carry__0_i_1[0]
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.210 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.672     7.883    u1/O[0]
    SLICE_X12Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.182 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.182    u2/i___14_carry_i_5_0[3]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.558 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.777 r  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=11, routed)          1.189     9.966    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.295    10.261 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          1.327    11.588    u2/i__carry_i_5_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  u2/i__carry__0_i_4/O
                         net (fo=11, routed)          1.037    12.749    u2/i__carry__0_i_4_n_0
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.873 r  u2/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.873    u2/i__carry__0_i_6_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.253 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.253    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.576 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.823    14.399    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I2_O)        0.306    14.705 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    14.705    u2/i___13_carry_i_4_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.103 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.103    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.342 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           1.153    16.495    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.302    16.797 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           1.028    17.825    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.954    18.904    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124    19.028 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656    19.683    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152    19.835 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.186    21.021    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.326    21.347 r  u2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.289    25.636    SEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    29.140 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.140    SEG[5]
    V5                                                                r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.054ns  (logic 8.682ns (36.093%)  route 15.372ns (63.907%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.543     5.064    u1/CLK
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  u1/dig4_reg[3]/Q
                         net (fo=9, routed)           1.319     6.839    u1/current_out[11]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.963    u2/LED_BCD1__7_carry__0_i_1[0]
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.210 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.672     7.883    u1/O[0]
    SLICE_X12Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.182 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.182    u2/i___14_carry_i_5_0[3]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.558 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.777 r  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=11, routed)          1.189     9.966    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.295    10.261 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          1.327    11.588    u2/i__carry_i_5_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  u2/i__carry__0_i_4/O
                         net (fo=11, routed)          1.037    12.749    u2/i__carry__0_i_4_n_0
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.873 r  u2/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.873    u2/i__carry__0_i_6_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.253 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.253    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.576 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.823    14.399    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I2_O)        0.306    14.705 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    14.705    u2/i___13_carry_i_4_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.103 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.103    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.342 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           1.153    16.495    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.302    16.797 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           1.028    17.825    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.954    18.904    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124    19.028 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656    19.683    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152    19.835 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.184    21.020    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.356    21.376 r  u2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.028    25.404    SEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    29.118 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.118    SEG[0]
    W7                                                                r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.042ns  (logic 8.458ns (35.180%)  route 15.584ns (64.820%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.543     5.064    u1/CLK
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  u1/dig4_reg[3]/Q
                         net (fo=9, routed)           1.319     6.839    u1/current_out[11]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.963    u2/LED_BCD1__7_carry__0_i_1[0]
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.210 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.672     7.883    u1/O[0]
    SLICE_X12Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.182 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.182    u2/i___14_carry_i_5_0[3]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.558 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.777 r  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=11, routed)          1.189     9.966    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.295    10.261 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          1.327    11.588    u2/i__carry_i_5_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  u2/i__carry__0_i_4/O
                         net (fo=11, routed)          1.037    12.749    u2/i__carry__0_i_4_n_0
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.873 r  u2/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.873    u2/i__carry__0_i_6_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.253 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.253    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.576 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.823    14.399    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I2_O)        0.306    14.705 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    14.705    u2/i___13_carry_i_4_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.103 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.103    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.342 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           1.153    16.495    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.302    16.797 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           1.028    17.825    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.954    18.904    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124    19.028 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656    19.683    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152    19.835 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.184    21.020    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.326    21.346 r  u2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.240    25.586    SEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    29.106 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.106    SEG[4]
    U5                                                                r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.975ns  (logic 8.704ns (36.302%)  route 15.272ns (63.698%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.543     5.064    u1/CLK
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  u1/dig4_reg[3]/Q
                         net (fo=9, routed)           1.319     6.839    u1/current_out[11]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.963    u2/LED_BCD1__7_carry__0_i_1[0]
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.210 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.672     7.883    u1/O[0]
    SLICE_X12Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.182 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.182    u2/i___14_carry_i_5_0[3]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.558 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.777 r  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=11, routed)          1.189     9.966    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.295    10.261 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          1.327    11.588    u2/i__carry_i_5_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  u2/i__carry__0_i_4/O
                         net (fo=11, routed)          1.037    12.749    u2/i__carry__0_i_4_n_0
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.873 r  u2/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.873    u2/i__carry__0_i_6_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.253 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.253    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.576 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.823    14.399    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I2_O)        0.306    14.705 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    14.705    u2/i___13_carry_i_4_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.103 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.103    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.342 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           1.153    16.495    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.302    16.797 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           1.028    17.825    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.954    18.904    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124    19.028 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656    19.683    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152    19.835 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.171    21.006    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I3_O)        0.354    21.360 r  u2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.941    25.301    SEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    29.039 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.039    SEG[3]
    V8                                                                r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.730ns  (logic 8.473ns (35.706%)  route 15.257ns (64.294%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.543     5.064    u1/CLK
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  u1/dig4_reg[3]/Q
                         net (fo=9, routed)           1.319     6.839    u1/current_out[11]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.963    u2/LED_BCD1__7_carry__0_i_1[0]
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.210 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.672     7.883    u1/O[0]
    SLICE_X12Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.182 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.182    u2/i___14_carry_i_5_0[3]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.558 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.777 r  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=11, routed)          1.189     9.966    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.295    10.261 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          1.327    11.588    u2/i__carry_i_5_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  u2/i__carry__0_i_4/O
                         net (fo=11, routed)          1.037    12.749    u2/i__carry__0_i_4_n_0
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.873 r  u2/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.873    u2/i__carry__0_i_6_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.253 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.253    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.576 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.823    14.399    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I2_O)        0.306    14.705 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    14.705    u2/i___13_carry_i_4_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.103 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.103    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.342 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           1.153    16.495    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.302    16.797 f  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           1.028    17.825    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.949 f  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.954    18.904    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124    19.028 f  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656    19.683    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152    19.835 f  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.173    21.009    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I1_O)        0.326    21.335 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.924    25.259    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    28.794 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.794    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dig4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.706ns  (logic 8.467ns (35.717%)  route 15.239ns (64.283%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.543     5.064    u1/CLK
    SLICE_X11Y78         FDRE                                         r  u1/dig4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  u1/dig4_reg[3]/Q
                         net (fo=9, routed)           1.319     6.839    u1/current_out[11]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.963 r  u1/LED_BCD1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.963    u2/LED_BCD1__7_carry__0_i_1[0]
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.210 r  u2/LED_BCD1_carry/O[0]
                         net (fo=1, routed)           0.672     7.883    u1/O[0]
    SLICE_X12Y75         LUT2 (Prop_lut2_I1_O)        0.299     8.182 r  u1/LED_BCD1__7_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.182    u2/i___14_carry_i_5_0[3]
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.558 r  u2/LED_BCD1__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.558    u2/LED_BCD1__7_carry__0_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.777 r  u2/LED_BCD1__7_carry__1/O[0]
                         net (fo=11, routed)          1.189     9.966    u2/LED_BCD1__7_carry__1_n_7
    SLICE_X29Y74         LUT5 (Prop_lut5_I2_O)        0.295    10.261 r  u2/i__carry_i_5/O
                         net (fo=23, routed)          1.327    11.588    u2/i__carry_i_5_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    11.712 r  u2/i__carry__0_i_4/O
                         net (fo=11, routed)          1.037    12.749    u2/i__carry__0_i_4_n_0
    SLICE_X30Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.873 r  u2/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.873    u2/i__carry__0_i_6_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.253 r  u2/LED_BCD1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.253    u2/LED_BCD1_inferred__0/i__carry__0_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.576 r  u2/LED_BCD1_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.823    14.399    u2/LED_BCD1_inferred__0/i__carry__1_n_6
    SLICE_X29Y71         LUT3 (Prop_lut3_I2_O)        0.306    14.705 r  u2/i___13_carry_i_4/O
                         net (fo=1, routed)           0.000    14.705    u2/i___13_carry_i_4_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.103 r  u2/LED_BCD1_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000    15.103    u2/LED_BCD1_inferred__0/i___13_carry_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.342 r  u2/LED_BCD1_inferred__0/i___13_carry__0/O[2]
                         net (fo=7, routed)           1.153    16.495    u2/LED_BCD1_inferred__0/i___13_carry__0_n_5
    SLICE_X34Y73         LUT6 (Prop_lut6_I0_O)        0.302    16.797 r  u2/SEG_OBUF[6]_inst_i_17/O
                         net (fo=2, routed)           1.028    17.825    u2/SEG_OBUF[6]_inst_i_17_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.949 r  u2/SEG_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.954    18.904    u2/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X34Y70         LUT5 (Prop_lut5_I4_O)        0.124    19.028 r  u2/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.656    19.683    u2/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X35Y70         LUT5 (Prop_lut5_I0_O)        0.152    19.835 r  u2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.171    21.006    u2/LED_BCD[0]
    SLICE_X36Y69         LUT4 (Prop_lut4_I0_O)        0.326    21.332 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.909    25.241    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    28.770 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.770    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.152ns  (logic 4.331ns (47.322%)  route 4.821ns (52.678%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.540     5.061    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  u2/counter_reg[18]/Q
                         net (fo=12, routed)          0.850     6.367    u2/p_0_in[0]
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.152     6.519 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.971    10.490    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.723    14.213 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.213    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.966ns  (logic 4.103ns (45.763%)  route 4.863ns (54.237%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.540     5.061    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.883     6.400    u2/p_0_in[1]
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.524 r  u2/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.980    10.504    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.027 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.027    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.966ns  (logic 4.090ns (45.622%)  route 4.875ns (54.378%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.540     5.061    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  u2/counter_reg[18]/Q
                         net (fo=12, routed)          0.850     6.367    u2/p_0_in[0]
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.491 r  u2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.025    10.516    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.027 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.027    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.390ns (46.593%)  route 1.593ns (53.407%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.552     1.435    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  u2/counter_reg[18]/Q
                         net (fo=12, routed)          0.235     1.811    u2/p_0_in[0]
    SLICE_X34Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.856 r  u2/AN_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.358     3.215    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.419 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.419    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.381ns (45.968%)  route 1.623ns (54.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.566     1.449    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  u0/in_temp_reg[2]/Q
                         net (fo=1, routed)           1.623     3.236    IN_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     4.453 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.453    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.370ns (45.373%)  route 1.650ns (54.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.566     1.449    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  u0/in_temp_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.650     3.263    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.469 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.469    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.042ns  (logic 1.410ns (46.354%)  route 1.632ns (53.646%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.552     1.435    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  u2/counter_reg[18]/Q
                         net (fo=12, routed)          0.235     1.811    u2/p_0_in[0]
    SLICE_X35Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.856 r  u2/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.397     3.253    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.477 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.477    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.372ns (45.207%)  route 1.663ns (54.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.566     1.449    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  u0/in_temp_reg[3]/Q
                         net (fo=1, routed)           1.663     3.276    IN_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         1.208     4.484 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.484    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.076ns  (logic 1.397ns (45.431%)  route 1.678ns (54.569%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.552     1.435    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.260     1.836    u2/p_0_in[1]
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  u2/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.418     3.300    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.511 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.511    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.461ns (47.096%)  route 1.642ns (52.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.552     1.435    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 f  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.240     1.816    u2/p_0_in[1]
    SLICE_X34Y70         LUT2 (Prop_lut2_I1_O)        0.047     1.863 r  u2/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.401     3.265    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.273     4.538 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.538    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/in_temp_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.148ns  (logic 1.370ns (43.507%)  route 1.778ns (56.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.566     1.449    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  u0/in_temp_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.778     3.392    lopt
    H1                   OBUF (Prop_obuf_I_O)         1.206     4.597 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.597    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.462ns  (logic 1.536ns (44.365%)  route 1.926ns (55.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.552     1.435    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.260     1.836    u2/p_0_in[1]
    SLICE_X34Y70         LUT5 (Prop_lut5_I2_O)        0.048     1.884 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.266     2.151    u2/LED_BCD[1]
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.111     2.262 r  u2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.400     3.661    SEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.897 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.897    SEG[2]
    U8                                                                r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.467ns  (logic 1.530ns (44.126%)  route 1.937ns (55.874%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.552     1.435    u2/CLK
    SLICE_X33Y70         FDRE                                         r  u2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  u2/counter_reg[19]/Q
                         net (fo=12, routed)          0.260     1.836    u2/p_0_in[1]
    SLICE_X34Y70         LUT5 (Prop_lut5_I2_O)        0.048     1.884 r  u2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.275     2.160    u2/LED_BCD[1]
    SLICE_X36Y69         LUT4 (Prop_lut4_I2_O)        0.111     2.271 r  u2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.402     3.673    SEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.903 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.903    SEG[1]
    W6                                                                r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u0/in_temp_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.429ns  (logic 3.118ns (33.066%)  route 6.311ns (66.934%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  SW_IBUF[6]_inst/O
                         net (fo=8, routed)           2.119     3.569    u0/LED_OBUF[6]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.693 r  u0/in_temp2_carry_i_17/O
                         net (fo=1, routed)           0.933     4.626    u0/in_temp2_carry_i_17_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     4.778 r  u0/in_temp2_carry_i_11/O
                         net (fo=6, routed)           0.977     5.756    u0/in_temp2_carry_i_11_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.326     6.082 r  u0/in_temp2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.082    u0/in_temp2_carry__0_i_6_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.480 r  u0/in_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.480    u0/in_temp2_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.751 r  u0/in_temp2_carry__1/CO[0]
                         net (fo=2, routed)           1.899     8.649    u0/in_temp2
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.397     9.046 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.382     9.429    u0/in_temp[2]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.450     4.791    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u0/in_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.363ns  (logic 3.094ns (33.043%)  route 6.269ns (66.957%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  SW_IBUF[6]_inst/O
                         net (fo=8, routed)           2.119     3.569    u0/LED_OBUF[6]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.693 r  u0/in_temp2_carry_i_17/O
                         net (fo=1, routed)           0.933     4.626    u0/in_temp2_carry_i_17_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     4.778 r  u0/in_temp2_carry_i_11/O
                         net (fo=6, routed)           0.977     5.756    u0/in_temp2_carry_i_11_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.326     6.082 r  u0/in_temp2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.082    u0/in_temp2_carry__0_i_6_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.480 r  u0/in_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.480    u0/in_temp2_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.751 r  u0/in_temp2_carry__1/CO[0]
                         net (fo=2, routed)           1.899     8.649    u0/in_temp2
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.373     9.022 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.340     9.363    u0/in_temp1
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.450     4.791    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u0/in_temp_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.363ns  (logic 3.094ns (33.043%)  route 6.269ns (66.957%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  SW_IBUF[6]_inst/O
                         net (fo=8, routed)           2.119     3.569    u0/LED_OBUF[6]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.693 r  u0/in_temp2_carry_i_17/O
                         net (fo=1, routed)           0.933     4.626    u0/in_temp2_carry_i_17_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     4.778 r  u0/in_temp2_carry_i_11/O
                         net (fo=6, routed)           0.977     5.756    u0/in_temp2_carry_i_11_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.326     6.082 r  u0/in_temp2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.082    u0/in_temp2_carry__0_i_6_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.480 r  u0/in_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.480    u0/in_temp2_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.751 r  u0/in_temp2_carry__1/CO[0]
                         net (fo=2, routed)           1.899     8.649    u0/in_temp2
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.373     9.022 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.340     9.363    u0/in_temp1
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.450     4.791    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u0/in_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.046ns  (logic 3.118ns (34.464%)  route 5.929ns (65.536%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  SW_IBUF[6]_inst/O
                         net (fo=8, routed)           2.119     3.569    u0/LED_OBUF[6]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.124     3.693 r  u0/in_temp2_carry_i_17/O
                         net (fo=1, routed)           0.933     4.626    u0/in_temp2_carry_i_17_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     4.778 r  u0/in_temp2_carry_i_11/O
                         net (fo=6, routed)           0.977     5.756    u0/in_temp2_carry_i_11_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I2_O)        0.326     6.082 r  u0/in_temp2_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.082    u0/in_temp2_carry__0_i_6_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.480 r  u0/in_temp2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.480    u0/in_temp2_carry__0_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.751 r  u0/in_temp2_carry__1/CO[0]
                         net (fo=2, routed)           1.899     8.649    u0/in_temp2
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.397     9.046 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.000     9.046    u0/in_temp[2]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.450     4.791    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.275ns (19.878%)  route 1.108ns (80.122%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.108     1.335    u0/LED_OBUF[7]
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.048     1.383 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.000     1.383    u0/in_temp[2]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.836     1.963    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.272ns (18.137%)  route 1.227ns (81.863%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.108     1.335    u0/LED_OBUF[7]
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.380 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.119     1.499    u0/in_temp1
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.836     1.963    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.272ns (18.137%)  route 1.227ns (81.863%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.108     1.335    u0/LED_OBUF[7]
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.380 r  u0/in_temp[3]_i_1/O
                         net (fo=2, routed)           0.119     1.499    u0/in_temp1
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.836     1.963    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            u0/in_temp_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.275ns (18.300%)  route 1.227ns (81.700%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  SW_IBUF[7]_inst/O
                         net (fo=4, routed)           1.108     1.335    u0/LED_OBUF[7]
    SLICE_X14Y43         LUT2 (Prop_lut2_I1_O)        0.048     1.383 r  u0/in_temp[2]_i_1/O
                         net (fo=2, routed)           0.119     1.502    u0/in_temp[2]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.836     1.963    u0/CLK
    SLICE_X14Y43         FDRE                                         r  u0/in_temp_reg[2]_lopt_replica/C





