Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 26 13:53:31 2021
| Host         : DESKTOP-Q4GMU0O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter5_1_timing_summary_routed.rpt -rpx counter5_1_timing_summary_routed.rpx
| Design       : counter5_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/reg_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 19 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 25 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    167.486        0.000                      0                   38        0.130        0.000                      0                   38        3.000        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_5_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_5_1    {0.000 25.000}       50.000          20.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_5_1_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_5_1_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_5_1        167.486        0.000                      0                   38        0.447        0.000                      0                   38       13.360        0.000                       0                    21  
  clkfbout_clk_wiz_5_1                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_5_1_1      167.514        0.000                      0                   38        0.447        0.000                      0                   38       13.360        0.000                       0                    21  
  clkfbout_clk_wiz_5_1_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_5_1_1  clk_out1_clk_wiz_5_1        167.486        0.000                      0                   38        0.130        0.000                      0                   38  
clk_out1_clk_wiz_5_1    clk_out1_clk_wiz_5_1_1      167.486        0.000                      0                   38        0.130        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1
  To Clock:  clk_out1_clk_wiz_5_1

Setup :            0  Failing Endpoints,  Worst Slack      167.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             167.486ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        32.225ns  (logic 17.759ns (55.109%)  route 14.466ns (44.891%))
  Logic Levels:           50  (CARRY4=26 LUT2=21 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.675    29.195    U1/plusOp[22]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.303    29.498 r  U1/plusOp_carry__4_i_3/O
                         net (fo=1, routed)           0.000    29.498    U1/next_state[22]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.078 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.673    30.750    U1/plusOp[23]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.302    31.052 r  U1/plusOp_carry__4_i_2/O
                         net (fo=1, routed)           0.000    31.052    U1/next_state[23]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.404 r  U1/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000    31.404    U1/plusOp[24]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[24]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -31.404    
  -------------------------------------------------------------------
                         slack                                167.486    

Slack (MET) :             168.813ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        30.898ns  (logic 17.105ns (55.359%)  route 13.793ns (44.641%))
  Logic Levels:           48  (CARRY4=25 LUT2=20 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.675    29.195    U1/plusOp[22]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.303    29.498 r  U1/plusOp_carry__4_i_3/O
                         net (fo=1, routed)           0.000    29.498    U1/next_state[22]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.078 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.000    30.078    U1/plusOp[23]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -30.078    
  -------------------------------------------------------------------
                         slack                                168.813    

Slack (MET) :             170.371ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        29.340ns  (logic 16.222ns (55.289%)  route 13.118ns (44.711%))
  Logic Levels:           46  (CARRY4=24 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.000    28.519    U1/plusOp[22]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -28.519    
  -------------------------------------------------------------------
                         slack                                170.371    

Slack (MET) :             170.484ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        29.227ns  (logic 16.109ns (55.117%)  route 13.118ns (44.884%))
  Logic Levels:           46  (CARRY4=24 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    28.406 r  U1/plusOp_carry__4/O[0]
                         net (fo=2, routed)           0.000    28.406    U1/plusOp[21]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -28.406    
  -------------------------------------------------------------------
                         slack                                170.484    

Slack (MET) :             170.765ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        28.946ns  (logic 15.828ns (54.681%)  route 13.118ns (45.319%))
  Logic Levels:           45  (CARRY4=23 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.125 r  U1/plusOp_carry__3/O[3]
                         net (fo=2, routed)           0.000    28.125    U1/plusOp[20]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -28.125    
  -------------------------------------------------------------------
                         slack                                170.765    

Slack (MET) :             172.092ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        27.619ns  (logic 15.174ns (54.940%)  route 12.445ns (45.060%))
  Logic Levels:           43  (CARRY4=22 LUT2=18 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.000    26.799    U1/plusOp[19]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -26.799    
  -------------------------------------------------------------------
                         slack                                172.092    

Slack (MET) :             173.650ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        26.061ns  (logic 14.291ns (54.836%)  route 11.770ns (45.164%))
  Logic Levels:           41  (CARRY4=21 LUT2=17 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.000    25.240    U1/plusOp[18]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -25.240    
  -------------------------------------------------------------------
                         slack                                173.650    

Slack (MET) :             174.538ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        25.173ns  (logic 13.568ns (53.898%)  route 11.605ns (46.102%))
  Logic Levels:           39  (CARRY4=20 LUT2=16 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.000    24.353    U1/plusOp[17]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -24.353    
  -------------------------------------------------------------------
                         slack                                174.538    

Slack (MET) :             174.818ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        24.892ns  (logic 13.287ns (53.378%)  route 11.605ns (46.622%))
  Logic Levels:           38  (CARRY4=19 LUT2=16 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.072 r  U1/plusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000    24.072    U1/plusOp[16]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.600   198.580    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.051   198.890    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                         -24.072    
  -------------------------------------------------------------------
                         slack                                174.818    

Slack (MET) :             176.145ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        23.566ns  (logic 12.633ns (53.608%)  route 10.933ns (46.392%))
  Logic Levels:           36  (CARRY4=18 LUT2=15 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.000    22.745    U1/plusOp[15]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.600   198.580    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[15]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.051   198.890    U1/reg_state_reg[15]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                176.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.256ns (46.592%)  route 0.293ns (53.408%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.013 r  U1/plusOp_carry__4/O[0]
                         net (fo=2, routed)           0.000    -0.013    U1/plusOp[21]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.460    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.249ns (43.155%)  route 0.328ns (56.845%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[23]/Q
                         net (fo=6, routed)           0.328    -0.093    U1/reg_state[23]
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  U1/plusOp_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.048    U1/next_state[16]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.015 r  U1/plusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000     0.015    U1/plusOp[16]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.102    -0.445    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.292ns (49.876%)  route 0.293ns (50.124%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.023 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.000     0.023    U1/plusOp[22]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.460    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.581    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.581    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.581    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.581    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.332ns (53.081%)  route 0.293ns (46.919%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.063 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.000     0.063    U1/plusOp[23]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.460    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.249ns (38.654%)  route 0.395ns (61.346%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[24]/Q
                         net (fo=6, routed)           0.395    -0.026    U1/reg_state[24]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.019 r  U1/plusOp_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.019    U1/next_state[20]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.082 r  U1/plusOp_carry__3/O[3]
                         net (fo=2, routed)           0.000     0.082    U1/plusOp[20]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.102    -0.445    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.352ns (54.535%)  route 0.293ns (45.465%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.083 r  U1/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000     0.083    U1/plusOp[24]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.460    U1/reg_state_reg[24]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_5_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/UUT/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      U1/reg_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      U1/reg_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      U1/reg_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      U1/reg_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      U1/reg_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      U1/reg_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      U1/reg_state_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y89      U1/reg_state_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5_1
  To Clock:  clkfbout_clk_wiz_5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/UUT/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1_1
  To Clock:  clk_out1_clk_wiz_5_1_1

Setup :            0  Failing Endpoints,  Worst Slack      167.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             167.514ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        32.225ns  (logic 17.759ns (55.109%)  route 14.466ns (44.891%))
  Logic Levels:           50  (CARRY4=26 LUT2=21 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.675    29.195    U1/plusOp[22]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.303    29.498 r  U1/plusOp_carry__4_i_3/O
                         net (fo=1, routed)           0.000    29.498    U1/next_state[22]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.078 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.673    30.750    U1/plusOp[23]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.302    31.052 r  U1/plusOp_carry__4_i_2/O
                         net (fo=1, routed)           0.000    31.052    U1/next_state[23]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.404 r  U1/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000    31.404    U1/plusOp[24]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.919    U1/reg_state_reg[24]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                         -31.404    
  -------------------------------------------------------------------
                         slack                                167.514    

Slack (MET) :             168.841ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        30.898ns  (logic 17.105ns (55.359%)  route 13.793ns (44.641%))
  Logic Levels:           48  (CARRY4=25 LUT2=20 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.675    29.195    U1/plusOp[22]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.303    29.498 r  U1/plusOp_carry__4_i_3/O
                         net (fo=1, routed)           0.000    29.498    U1/next_state[22]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.078 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.000    30.078    U1/plusOp[23]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.919    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                         -30.078    
  -------------------------------------------------------------------
                         slack                                168.841    

Slack (MET) :             170.399ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        29.340ns  (logic 16.222ns (55.289%)  route 13.118ns (44.711%))
  Logic Levels:           46  (CARRY4=24 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.000    28.519    U1/plusOp[22]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.919    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                         -28.519    
  -------------------------------------------------------------------
                         slack                                170.399    

Slack (MET) :             170.512ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        29.227ns  (logic 16.109ns (55.117%)  route 13.118ns (44.884%))
  Logic Levels:           46  (CARRY4=24 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    28.406 r  U1/plusOp_carry__4/O[0]
                         net (fo=2, routed)           0.000    28.406    U1/plusOp[21]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.919    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                         -28.406    
  -------------------------------------------------------------------
                         slack                                170.512    

Slack (MET) :             170.793ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        28.946ns  (logic 15.828ns (54.681%)  route 13.118ns (45.319%))
  Logic Levels:           45  (CARRY4=23 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.125 r  U1/plusOp_carry__3/O[3]
                         net (fo=2, routed)           0.000    28.125    U1/plusOp[20]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.919    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                         -28.125    
  -------------------------------------------------------------------
                         slack                                170.793    

Slack (MET) :             172.120ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        27.619ns  (logic 15.174ns (54.940%)  route 12.445ns (45.060%))
  Logic Levels:           43  (CARRY4=22 LUT2=18 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.000    26.799    U1/plusOp[19]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.919    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                         -26.799    
  -------------------------------------------------------------------
                         slack                                172.120    

Slack (MET) :             173.678ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        26.061ns  (logic 14.291ns (54.836%)  route 11.770ns (45.164%))
  Logic Levels:           41  (CARRY4=21 LUT2=17 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.000    25.240    U1/plusOp[18]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.919    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                         -25.240    
  -------------------------------------------------------------------
                         slack                                173.678    

Slack (MET) :             174.566ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        25.173ns  (logic 13.568ns (53.898%)  route 11.605ns (46.102%))
  Logic Levels:           39  (CARRY4=20 LUT2=16 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.000    24.353    U1/plusOp[17]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.289   198.868    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.919    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                         -24.353    
  -------------------------------------------------------------------
                         slack                                174.566    

Slack (MET) :             174.846ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        24.892ns  (logic 13.287ns (53.378%)  route 11.605ns (46.622%))
  Logic Levels:           38  (CARRY4=19 LUT2=16 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.072 r  U1/plusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000    24.072    U1/plusOp[16]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.600   198.580    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.289   198.867    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.051   198.918    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                         -24.072    
  -------------------------------------------------------------------
                         slack                                174.846    

Slack (MET) :             176.173ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        23.566ns  (logic 12.633ns (53.608%)  route 10.933ns (46.392%))
  Logic Levels:           36  (CARRY4=18 LUT2=15 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.000    22.745    U1/plusOp[15]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.600   198.580    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[15]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.289   198.867    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.051   198.918    U1/reg_state_reg[15]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                176.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.256ns (46.592%)  route 0.293ns (53.408%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.013 r  U1/plusOp_carry__4/O[0]
                         net (fo=2, routed)           0.000    -0.013    U1/plusOp[21]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.460    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.249ns (43.155%)  route 0.328ns (56.845%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[23]/Q
                         net (fo=6, routed)           0.328    -0.093    U1/reg_state[23]
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  U1/plusOp_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.048    U1/next_state[16]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.015 r  U1/plusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000     0.015    U1/plusOp[16]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.102    -0.445    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.292ns (49.876%)  route 0.293ns (50.124%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.023 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.000     0.023    U1/plusOp[22]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.460    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.581    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.581    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.581    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.581    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.332ns (53.081%)  route 0.293ns (46.919%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.063 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.000     0.063    U1/plusOp[23]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.460    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.249ns (38.654%)  route 0.395ns (61.346%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[24]/Q
                         net (fo=6, routed)           0.395    -0.026    U1/reg_state[24]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.019 r  U1/plusOp_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.019    U1/next_state[20]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.082 r  U1/plusOp_carry__3/O[3]
                         net (fo=2, routed)           0.000     0.082    U1/plusOp[20]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.102    -0.445    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.352ns (54.535%)  route 0.293ns (45.465%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.083 r  U1/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000     0.083    U1/plusOp[24]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.460    U1/reg_state_reg[24]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_5_1_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/UUT/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      U1/reg_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      U1/reg_state_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y87      U1/reg_state_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      U1/reg_state_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      U1/reg_state_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      U1/reg_state_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y88      U1/reg_state_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y89      U1/reg_state_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y87      U1/reg_state_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y88      U1/reg_state_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5_1_1
  To Clock:  clkfbout_clk_wiz_5_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/UUT/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/UUT/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/UUT/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1_1
  To Clock:  clk_out1_clk_wiz_5_1

Setup :            0  Failing Endpoints,  Worst Slack      167.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             167.486ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        32.225ns  (logic 17.759ns (55.109%)  route 14.466ns (44.891%))
  Logic Levels:           50  (CARRY4=26 LUT2=21 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.675    29.195    U1/plusOp[22]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.303    29.498 r  U1/plusOp_carry__4_i_3/O
                         net (fo=1, routed)           0.000    29.498    U1/next_state[22]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.078 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.673    30.750    U1/plusOp[23]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.302    31.052 r  U1/plusOp_carry__4_i_2/O
                         net (fo=1, routed)           0.000    31.052    U1/next_state[23]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.404 r  U1/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000    31.404    U1/plusOp[24]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[24]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -31.404    
  -------------------------------------------------------------------
                         slack                                167.486    

Slack (MET) :             168.813ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        30.898ns  (logic 17.105ns (55.359%)  route 13.793ns (44.641%))
  Logic Levels:           48  (CARRY4=25 LUT2=20 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.675    29.195    U1/plusOp[22]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.303    29.498 r  U1/plusOp_carry__4_i_3/O
                         net (fo=1, routed)           0.000    29.498    U1/next_state[22]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.078 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.000    30.078    U1/plusOp[23]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -30.078    
  -------------------------------------------------------------------
                         slack                                168.813    

Slack (MET) :             170.371ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        29.340ns  (logic 16.222ns (55.289%)  route 13.118ns (44.711%))
  Logic Levels:           46  (CARRY4=24 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.000    28.519    U1/plusOp[22]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -28.519    
  -------------------------------------------------------------------
                         slack                                170.371    

Slack (MET) :             170.484ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        29.227ns  (logic 16.109ns (55.117%)  route 13.118ns (44.884%))
  Logic Levels:           46  (CARRY4=24 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    28.406 r  U1/plusOp_carry__4/O[0]
                         net (fo=2, routed)           0.000    28.406    U1/plusOp[21]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -28.406    
  -------------------------------------------------------------------
                         slack                                170.484    

Slack (MET) :             170.765ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        28.946ns  (logic 15.828ns (54.681%)  route 13.118ns (45.319%))
  Logic Levels:           45  (CARRY4=23 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.125 r  U1/plusOp_carry__3/O[3]
                         net (fo=2, routed)           0.000    28.125    U1/plusOp[20]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -28.125    
  -------------------------------------------------------------------
                         slack                                170.765    

Slack (MET) :             172.092ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        27.619ns  (logic 15.174ns (54.940%)  route 12.445ns (45.060%))
  Logic Levels:           43  (CARRY4=22 LUT2=18 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.000    26.799    U1/plusOp[19]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -26.799    
  -------------------------------------------------------------------
                         slack                                172.092    

Slack (MET) :             173.650ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        26.061ns  (logic 14.291ns (54.836%)  route 11.770ns (45.164%))
  Logic Levels:           41  (CARRY4=21 LUT2=17 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.000    25.240    U1/plusOp[18]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -25.240    
  -------------------------------------------------------------------
                         slack                                173.650    

Slack (MET) :             174.538ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        25.173ns  (logic 13.568ns (53.898%)  route 11.605ns (46.102%))
  Logic Levels:           39  (CARRY4=20 LUT2=16 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.000    24.353    U1/plusOp[17]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -24.353    
  -------------------------------------------------------------------
                         slack                                174.538    

Slack (MET) :             174.818ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        24.892ns  (logic 13.287ns (53.378%)  route 11.605ns (46.622%))
  Logic Levels:           38  (CARRY4=19 LUT2=16 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.072 r  U1/plusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000    24.072    U1/plusOp[16]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.600   198.580    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.051   198.890    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                         -24.072    
  -------------------------------------------------------------------
                         slack                                174.818    

Slack (MET) :             176.145ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1 rise@200.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        23.566ns  (logic 12.633ns (53.608%)  route 10.933ns (46.392%))
  Logic Levels:           36  (CARRY4=18 LUT2=15 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.000    22.745    U1/plusOp[15]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.600   198.580    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[15]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.051   198.890    U1/reg_state_reg[15]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                176.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.256ns (46.592%)  route 0.293ns (53.408%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.013 r  U1/plusOp_carry__4/O[0]
                         net (fo=2, routed)           0.000    -0.013    U1/plusOp[21]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.143    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.249ns (43.155%)  route 0.328ns (56.845%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[23]/Q
                         net (fo=6, routed)           0.328    -0.093    U1/reg_state[23]
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  U1/plusOp_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.048    U1/next_state[16]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.015 r  U1/plusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000     0.015    U1/plusOp[16]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.318    -0.230    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.102    -0.128    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.292ns (49.876%)  route 0.293ns (50.124%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.023 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.000     0.023    U1/plusOp[22]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.143    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.264    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.264    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.264    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.264    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.332ns (53.081%)  route 0.293ns (46.919%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.063 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.000     0.063    U1/plusOp[23]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.143    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.249ns (38.654%)  route 0.395ns (61.346%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[24]/Q
                         net (fo=6, routed)           0.395    -0.026    U1/reg_state[24]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.019 r  U1/plusOp_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.019    U1/next_state[20]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.082 r  U1/plusOp_carry__3/O[3]
                         net (fo=2, routed)           0.000     0.082    U1/plusOp[20]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.318    -0.230    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.102    -0.128    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1 rise@0.000ns - clk_out1_clk_wiz_5_1_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.352ns (54.535%)  route 0.293ns (45.465%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.083 r  U1/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000     0.083    U1/plusOp[24]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.143    U1/reg_state_reg[24]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_5_1
  To Clock:  clk_out1_clk_wiz_5_1_1

Setup :            0  Failing Endpoints,  Worst Slack      167.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             167.486ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        32.225ns  (logic 17.759ns (55.109%)  route 14.466ns (44.891%))
  Logic Levels:           50  (CARRY4=26 LUT2=21 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.675    29.195    U1/plusOp[22]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.303    29.498 r  U1/plusOp_carry__4_i_3/O
                         net (fo=1, routed)           0.000    29.498    U1/next_state[22]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.078 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.673    30.750    U1/plusOp[23]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.302    31.052 r  U1/plusOp_carry__4_i_2/O
                         net (fo=1, routed)           0.000    31.052    U1/next_state[23]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    31.404 r  U1/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000    31.404    U1/plusOp[24]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[24]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -31.404    
  -------------------------------------------------------------------
                         slack                                167.486    

Slack (MET) :             168.813ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        30.898ns  (logic 17.105ns (55.359%)  route 13.793ns (44.641%))
  Logic Levels:           48  (CARRY4=25 LUT2=20 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.675    29.195    U1/plusOp[22]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.303    29.498 r  U1/plusOp_carry__4_i_3/O
                         net (fo=1, routed)           0.000    29.498    U1/next_state[22]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.078 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.000    30.078    U1/plusOp[23]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -30.078    
  -------------------------------------------------------------------
                         slack                                168.813    

Slack (MET) :             170.371ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        29.340ns  (logic 16.222ns (55.289%)  route 13.118ns (44.711%))
  Logic Levels:           46  (CARRY4=24 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    28.519 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.000    28.519    U1/plusOp[22]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -28.519    
  -------------------------------------------------------------------
                         slack                                170.371    

Slack (MET) :             170.484ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        29.227ns  (logic 16.109ns (55.117%)  route 13.118ns (44.884%))
  Logic Levels:           46  (CARRY4=24 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.171 r  U1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.171    U1/plusOp_carry__3_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    28.406 r  U1/plusOp_carry__4/O[0]
                         net (fo=2, routed)           0.000    28.406    U1/plusOp[21]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -28.406    
  -------------------------------------------------------------------
                         slack                                170.484    

Slack (MET) :             170.765ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        28.946ns  (logic 15.828ns (54.681%)  route 13.118ns (45.319%))
  Logic Levels:           45  (CARRY4=23 LUT2=19 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.673    27.471    U1/plusOp[19]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.302    27.773 r  U1/plusOp_carry__3_i_2/O
                         net (fo=1, routed)           0.000    27.773    U1/next_state[19]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    28.125 r  U1/plusOp_carry__3/O[3]
                         net (fo=2, routed)           0.000    28.125    U1/plusOp[20]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -28.125    
  -------------------------------------------------------------------
                         slack                                170.765    

Slack (MET) :             172.092ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        27.619ns  (logic 15.174ns (54.940%)  route 12.445ns (45.060%))
  Logic Levels:           43  (CARRY4=22 LUT2=18 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.675    25.916    U1/plusOp[18]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.303    26.219 r  U1/plusOp_carry__3_i_3/O
                         net (fo=1, routed)           0.000    26.219    U1/next_state[18]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.799 r  U1/plusOp_carry__3/O[2]
                         net (fo=2, routed)           0.000    26.799    U1/plusOp[19]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -26.799    
  -------------------------------------------------------------------
                         slack                                172.092    

Slack (MET) :             173.650ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        26.061ns  (logic 14.291ns (54.836%)  route 11.770ns (45.164%))
  Logic Levels:           41  (CARRY4=21 LUT2=17 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.165    24.517    U1/plusOp[17]
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.299    24.816 r  U1/plusOp_carry__3_i_4/O
                         net (fo=1, routed)           0.000    24.816    U1/next_state[17]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    25.240 r  U1/plusOp_carry__3/O[1]
                         net (fo=2, routed)           0.000    25.240    U1/plusOp[18]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -25.240    
  -------------------------------------------------------------------
                         slack                                173.650    

Slack (MET) :             174.538ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        25.173ns  (logic 13.568ns (53.898%)  route 11.605ns (46.102%))
  Logic Levels:           39  (CARRY4=20 LUT2=16 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.118 r  U1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.118    U1/plusOp_carry__2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    24.353 r  U1/plusOp_carry__3/O[0]
                         net (fo=2, routed)           0.000    24.353    U1/plusOp[17]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.601   198.581    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.576   199.157    
                         clock uncertainty           -0.318   198.840    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.051   198.891    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                        198.891    
                         arrival time                         -24.353    
  -------------------------------------------------------------------
                         slack                                174.538    

Slack (MET) :             174.818ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        24.892ns  (logic 13.287ns (53.378%)  route 11.605ns (46.622%))
  Logic Levels:           38  (CARRY4=19 LUT2=16 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.673    23.418    U1/plusOp[15]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.302    23.720 r  U1/plusOp_carry__2_i_2/O
                         net (fo=1, routed)           0.000    23.720    U1/next_state[15]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.072 r  U1/plusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000    24.072    U1/plusOp[16]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.600   198.580    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.051   198.890    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                         -24.072    
  -------------------------------------------------------------------
                         slack                                174.818    

Slack (MET) :             176.145ns  (required time - arrival time)
  Source:                 U1/reg_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_5_1_1 rise@200.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        23.566ns  (logic 12.633ns (53.608%)  route 10.933ns (46.392%))
  Logic Levels:           36  (CARRY4=18 LUT2=15 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.821ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.719    -0.821    U1/clk_5
    SLICE_X4Y86          FDRE                                         r  U1/reg_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.365 f  U1/reg_state_reg[7]/Q
                         net (fo=2, routed)           0.942     0.577    U1/reg_state[7]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     0.701 r  U1/reg_state[24]_i_3/O
                         net (fo=2, routed)           0.994     1.696    U1/reg_state[24]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  U1/reg_state[24]_i_2/O
                         net (fo=2, routed)           0.815     2.635    U1/reg_state[24]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124     2.759 r  U1/plusOp_carry_i_6/O
                         net (fo=22, routed)          1.412     4.171    U1/plusOp_carry_i_6_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.124     4.295 r  U1/plusOp_carry_i_1/O
                         net (fo=2, routed)           0.205     4.500    U1/next_state[0]
    SLICE_X4Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.982 r  U1/plusOp_carry/O[0]
                         net (fo=1, routed)           0.849     5.831    U1/plusOp__0[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.299     6.130 r  U1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     6.130    U1/next_state[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.554 r  U1/plusOp_carry/O[1]
                         net (fo=1, routed)           0.675     7.229    U1/plusOp__0[2]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.303     7.532 r  U1/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.532    U1/next_state[2]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.112 r  U1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.673     8.785    U1/plusOp__0[3]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.302     9.087 r  U1/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     9.087    U1/next_state[3]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.439 r  U1/plusOp_carry/O[3]
                         net (fo=1, routed)           0.167     9.606    U1/plusOp__0[4]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.306     9.912 r  U1/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     9.912    U1/next_state[4]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.313 r  U1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.313    U1/plusOp_carry_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.535 r  U1/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.165    10.700    U1/plusOp__0[5]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.299    10.999 r  U1/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.999    U1/next_state[5]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.423 r  U1/plusOp_carry__0/O[1]
                         net (fo=2, routed)           0.675    12.098    U1/plusOp[6]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.303    12.401 r  U1/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.401    U1/next_state[6]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.981 r  U1/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.673    13.654    U1/plusOp[7]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.302    13.956 r  U1/plusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.956    U1/next_state[7]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    14.308 r  U1/plusOp_carry__0/O[3]
                         net (fo=2, routed)           0.167    14.475    U1/plusOp[8]
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.306    14.781 r  U1/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.781    U1/next_state[8]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.182 r  U1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.182    U1/plusOp_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    15.417 r  U1/plusOp_carry__1/O[0]
                         net (fo=2, routed)           0.165    15.582    U1/plusOp[9]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.299    15.881 r  U1/plusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.000    15.881    U1/next_state[9]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.305 r  U1/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.675    16.980    U1/plusOp[10]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.303    17.283 r  U1/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    17.283    U1/next_state[10]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.863 r  U1/plusOp_carry__1/O[2]
                         net (fo=2, routed)           0.673    18.536    U1/plusOp[11]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.302    18.838 r  U1/plusOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    18.838    U1/next_state[11]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.190 r  U1/plusOp_carry__1/O[3]
                         net (fo=2, routed)           0.167    19.357    U1/plusOp[12]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.306    19.663 r  U1/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    19.663    U1/next_state[12]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.064 r  U1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.064    U1/plusOp_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    20.299 r  U1/plusOp_carry__2/O[0]
                         net (fo=2, routed)           0.165    20.464    U1/plusOp[13]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.299    20.763 r  U1/plusOp_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.763    U1/next_state[13]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.187 r  U1/plusOp_carry__2/O[1]
                         net (fo=2, routed)           0.675    21.862    U1/plusOp[14]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.303    22.165 r  U1/plusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.165    U1/next_state[14]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.745 r  U1/plusOp_carry__2/O[2]
                         net (fo=2, routed)           0.000    22.745    U1/plusOp[15]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          1.600   198.580    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[15]/C
                         clock pessimism              0.576   199.156    
                         clock uncertainty           -0.318   198.839    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.051   198.890    U1/reg_state_reg[15]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                176.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.256ns (46.592%)  route 0.293ns (53.408%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.013 r  U1/plusOp_carry__4/O[0]
                         net (fo=2, routed)           0.000    -0.013    U1/plusOp[21]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.143    U1/reg_state_reg[21]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.249ns (43.155%)  route 0.328ns (56.845%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[23]/Q
                         net (fo=6, routed)           0.328    -0.093    U1/reg_state[23]
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.045    -0.048 r  U1/plusOp_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -0.048    U1/next_state[16]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.015 r  U1/plusOp_carry__2/O[3]
                         net (fo=2, routed)           0.000     0.015    U1/plusOp[16]
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y88          FDRE                                         r  U1/reg_state_reg[16]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.318    -0.230    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.102    -0.128    U1/reg_state_reg[16]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.292ns (49.876%)  route 0.293ns (50.124%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.023 r  U1/plusOp_carry__4/O[1]
                         net (fo=2, routed)           0.000     0.023    U1/plusOp[22]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[22]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.143    U1/reg_state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[17]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.264    U1/reg_state_reg[17]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[18]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.264    U1/reg_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.264    U1/reg_state_reg[19]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.358%)  route 0.299ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.601    -0.563    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  U1/reg_state_reg[19]/Q
                         net (fo=4, routed)           0.175    -0.247    U1/reg_state[19]
    SLICE_X5Y89          LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  U1/reg_state[24]_i_1/O
                         net (fo=19, routed)          0.124    -0.078    U1/reg_state[24]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.318    -0.246    
    SLICE_X4Y89          FDRE (Hold_fdre_C_R)        -0.018    -0.264    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.332ns (53.081%)  route 0.293ns (46.919%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.063 r  U1/plusOp_carry__4/O[2]
                         net (fo=2, routed)           0.000     0.063    U1/plusOp[23]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[23]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.143    U1/reg_state_reg[23]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.249ns (38.654%)  route 0.395ns (61.346%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[24]/Q
                         net (fo=6, routed)           0.395    -0.026    U1/reg_state[24]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.019 r  U1/plusOp_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.019    U1/next_state[20]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.082 r  U1/plusOp_carry__3/O[3]
                         net (fo=2, routed)           0.000     0.082    U1/plusOp[20]
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.872    -0.801    U1/clk_5
    SLICE_X4Y89          FDRE                                         r  U1/reg_state_reg[20]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.318    -0.230    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.102    -0.128    U1/reg_state_reg[20]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U1/reg_state_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U1/reg_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_5_1_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_5_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_5_1_1 rise@0.000ns - clk_out1_clk_wiz_5_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.352ns (54.535%)  route 0.293ns (45.465%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_5_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.602    -0.562    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  U1/reg_state_reg[21]/Q
                         net (fo=6, routed)           0.293    -0.128    U1/reg_state[21]
    SLICE_X4Y90          LUT6 (Prop_lut6_I2_O)        0.045    -0.083 r  U1/plusOp_carry__4_i_4/O
                         net (fo=1, routed)           0.000    -0.083    U1/next_state[21]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.083 r  U1/plusOp_carry__4/O[3]
                         net (fo=2, routed)           0.000     0.083    U1/plusOp[24]
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_5_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U1/UUT/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/UUT/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/UUT/inst/clk_in1_clk_wiz_5_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/UUT/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/UUT/inst/clk_out1_clk_wiz_5_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/UUT/inst/clkout1_buf/O
                         net (fo=19, routed)          0.873    -0.800    U1/clk_5
    SLICE_X4Y90          FDRE                                         r  U1/reg_state_reg[24]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.318    -0.245    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.102    -0.143    U1/reg_state_reg[24]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.226    





