Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Temp\tmp\ps2_keyboard\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_microblaze_0_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Temp\tmp\ps2_keyboard\pcores\" "C:\Xilinx\BSP\Nexys3_PLB_BSB_Support\lib\Digilent\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx16csg324-3
Output File Name                   : "../implementation/system_microblaze_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_microblaze_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_40_a
Parsing package <MicroBlaze_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_40_a
Parsing package body <MicroBlaze_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_40_a
Parsing package <MicroBlaze_ISA>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_40_a
Parsing entity <MB_SRL16E>.
Parsing architecture <IMP> of entity <mb_srl16e>.
Parsing entity <MB_SRLC16E>.
Parsing architecture <IMP> of entity <mb_srlc16e>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_40_a
Parsing entity <mux_bus>.
Parsing architecture <IMP> of entity <mux_bus>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/parity.vhd" into library microblaze_v8_40_a
Parsing entity <Parity_Recursive_LUT6>.
Parsing architecture <IMP> of entity <parity_recursive_lut6>.
Parsing entity <Parity>.
Parsing architecture <IMP> of entity <parity>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/comparator.vhd" into library microblaze_v8_40_a
Parsing entity <comparator>.
Parsing architecture <IMP> of entity <comparator>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/carry_and.vhd" into library microblaze_v8_40_a
Parsing entity <carry_and>.
Parsing architecture <IMP> of entity <carry_and>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/carry_or.vhd" into library microblaze_v8_40_a
Parsing entity <carry_or>.
Parsing architecture <IMP> of entity <carry_or>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_40_a
Parsing entity <carry_equal>.
Parsing architecture <IMP> of entity <carry_equal>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_40_a
Parsing entity <carry_compare>.
Parsing architecture <IMP> of entity <carry_compare>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_40_a
Parsing entity <carry_compare_mask>.
Parsing architecture <IMP> of entity <carry_compare_mask>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_40_a
Parsing entity <carry_compare_const>.
Parsing architecture <IMP> of entity <carry_compare_const>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_40_a
Parsing entity <find_first_bit>.
Parsing architecture <IMP> of entity <find_first_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_40_a
Parsing entity <mux4_8>.
Parsing architecture <IMP> of entity <mux4_8>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mux4.vhd" into library microblaze_v8_40_a
Parsing entity <mux4>.
Parsing architecture <IMP> of entity <mux4>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_40_a
Parsing entity <vec_mux>.
Parsing architecture <IMP> of entity <vec_mux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_40_a
Parsing entity <srl_fifo>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_40_a
Parsing entity <ALU_Bit>.
Parsing architecture <IMP> of entity <alu_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/alu.vhd" into library microblaze_v8_40_a
Parsing entity <ALU>.
Parsing architecture <IMP> of entity <alu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_40_a
Parsing entity <MSR_Reg_Bit>.
Parsing architecture <IMP> of entity <msr_reg_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_40_a
Parsing entity <MSR_Reg>.
Parsing architecture <IMP> of entity <msr_reg>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_40_a
Parsing entity <msr_reg_gti>.
Parsing architecture <msr_reg> of entity <msr_reg_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_40_a
Parsing entity <dsp_module>.
Parsing architecture <IMP> of entity <dsp_module>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_40_a
Parsing entity <mul_unit>.
Parsing architecture <IMP> of entity <mul_unit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/div_unit.vhd" into library microblaze_v8_40_a
Parsing entity <Div_unit>.
Parsing architecture <IMP> of entity <div_unit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Div_unit_gti>.
Parsing architecture <IMP> of entity <div_unit_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_40_a
Parsing entity <Operand_Select_Bit>.
Parsing architecture <IMP> of entity <operand_select_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/operand_select.vhd" into library microblaze_v8_40_a
Parsing entity <Operand_Select>.
Parsing architecture <IMP> of entity <operand_select>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Operand_Select_gti>.
Parsing architecture <IMP> of entity <operand_select_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_40_a
Parsing entity <PC_Bit>.
Parsing architecture <IMP> of entity <pc_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/pc_module.vhd" into library microblaze_v8_40_a
Parsing entity <PC_Module>.
Parsing architecture <IMP> of entity <pc_module>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_40_a
Parsing entity <PC_Module_gti>.
Parsing architecture <IMP> of entity <pc_module_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_40_a
Parsing entity <PreFetch_Buffer>.
Parsing architecture <IMP> of entity <prefetch_buffer>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_40_a
Parsing entity <PreFetch_Buffer_gti>.
Parsing architecture <IMP> of entity <prefetch_buffer_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_40_a
Parsing entity <Register_File_Bit>.
Parsing architecture <IMP> of entity <register_file_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/register_file.vhd" into library microblaze_v8_40_a
Parsing entity <Register_File>.
Parsing architecture <IMP> of entity <register_file>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Register_File_gti>.
Parsing architecture <IMP> of entity <register_file_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_40_a
Parsing entity <count_leading_zeros>.
Parsing architecture <IMP> of entity <count_leading_zeros>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_40_a
Parsing entity <Shift_Logic_Bit>.
Parsing architecture <IMP> of entity <shift_logic_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_40_a
Parsing entity <Shift_Logic_Module>.
Parsing architecture <IMP> of entity <shift_logic_module>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Shift_Logic_Module_gti>.
Parsing architecture <IMP> of entity <shift_logic_module_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_40_a
Parsing entity <Zero_Detect>.
Parsing architecture <IMP> of entity <zero_detect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Zero_Detect_gti>.
Parsing architecture <IMP> of entity <zero_detect_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_40_a
Parsing entity <barrel_shift>.
Parsing architecture <IMP> of entity <barrel_shift>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Barrel_Shifter_gti>.
Parsing architecture <IMP> of entity <barrel_shifter_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_40_a
Parsing entity <WB_Mux_Bit>.
Parsing architecture <IMP> of entity <wb_mux_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_40_a
Parsing entity <WB_Mux>.
Parsing architecture <IMP> of entity <wb_mux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_40_a
Parsing entity <Data_Read_Steering>.
Parsing architecture <IMP> of entity <data_read_steering>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_40_a
Parsing entity <Byte_Doublet_Handle>.
Parsing architecture <IMP> of entity <byte_doublet_handle>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Byte_Doublet_Handle_gti>.
Parsing architecture <IMP> of entity <byte_doublet_handle_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Data_Flow_Logic>.
Parsing architecture <IMP> of entity <data_flow_logic>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_40_a
Parsing entity <FSL_Module>.
Parsing architecture <IMP> of entity <fsl_module>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_40_a
Parsing entity <Streaming_AXI>.
Parsing architecture <IMP> of entity <streaming_axi>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_40_a
Parsing entity <exception_registers>.
Parsing architecture <IMP> of entity <exception_registers>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_40_a
Parsing entity <exception_registers_gti>.
Parsing architecture <IMP> of entity <exception_registers_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_40_a
Parsing entity <FPU_ADDSUB>.
Parsing architecture <IMP> of entity <fpu_addsub>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_40_a
Parsing entity <FPU_DIV>.
Parsing architecture <IMP> of entity <fpu_div>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_40_a
Parsing entity <FPU_MUL>.
Parsing architecture <IMP> of entity <fpu_mul>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_40_a
Parsing entity <fpu_conv>.
Parsing architecture <IMP> of entity <fpu_conv>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_40_a
Parsing entity <fpu_sqrt>.
Parsing architecture <IMP> of entity <fpu_sqrt>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/fpu.vhd" into library microblaze_v8_40_a
Parsing entity <Fpu>.
Parsing architecture <IMP> of entity <fpu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/pvr.vhd" into library microblaze_v8_40_a
Parsing entity <PVR>.
Parsing architecture <IMP> of entity <pvr>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_40_a
Parsing entity <Result_Mux_Bit>.
Parsing architecture <IMP> of entity <result_mux_bit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/result_mux.vhd" into library microblaze_v8_40_a
Parsing entity <Result_Mux>.
Parsing architecture <IMP> of entity <result_mux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_40_a
Parsing entity <stack_protection>.
Parsing architecture <IMP> of entity <stack_protection>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/data_flow.vhd" into library microblaze_v8_40_a
Parsing entity <Data_Flow>.
Parsing architecture <IMP> of entity <data_flow>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Data_Flow_gti>.
Parsing architecture <IMP> of entity <data_flow_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_40_a
Parsing entity <jump_logic>.
Parsing architecture <IMP> of entity <jump_logic>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode.vhd" into library microblaze_v8_40_a
Parsing entity <Decode>.
Parsing architecture <IMP> of entity <decode>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_40_a
Parsing entity <Decode_gti>.
Parsing architecture <IMP> of entity <decode_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/address_hit.vhd" into library microblaze_v8_40_a
Parsing entity <address_hit>.
Parsing architecture <IMP> of entity <address_hit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_40_a
Parsing entity <address_data_hit>.
Parsing architecture <IMP> of entity <address_data_hit>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/debug.vhd" into library microblaze_v8_40_a
Parsing entity <Debug>.
Parsing architecture <IMP> of entity <debug>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_40_a
Parsing entity <IPLB_Interface>.
Parsing architecture <IMP> of entity <iplb_interface>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_40_a
Parsing entity <DPLB_Interface>.
Parsing architecture <IMP> of entity <dplb_interface>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_40_a
Parsing entity <DAXI_interface>.
Parsing architecture <IMP> of entity <daxi_interface>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_40_a
Parsing entity <IAXI_Interface>.
Parsing architecture <IMP> of entity <iaxi_interface>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/ram_module.vhd" into library microblaze_v8_40_a
Parsing entity <RAM_Module>.
Parsing architecture <IMP> of entity <ram_module>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_40_a
Parsing entity <LRU_Module>.
Parsing architecture <LRU_Module> of entity <lru_module>.
Parsing entity <victim_cache>.
Parsing architecture <IMP> of entity <victim_cache>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_40_a
Parsing entity <stream_cache>.
Parsing architecture <IMP> of entity <stream_cache>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_40_a
Parsing entity <Cache_Interface>.
Parsing architecture <IMP> of entity <cache_interface>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/icache.vhd" into library microblaze_v8_40_a
Parsing entity <Icache>.
Parsing architecture <IMP> of entity <icache>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/dcache.vhd" into library microblaze_v8_40_a
Parsing entity <DCache>.
Parsing architecture <IMP> of entity <dcache>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_40_a
Parsing entity <DCache_gti>.
Parsing architecture <IMP> of entity <dcache_gti>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_40_a
Parsing entity <cache_valid_bit_detect>.
Parsing architecture <IMP> of entity <cache_valid_bit_detect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_40_a
Parsing entity <cachehit_detect>.
Parsing architecture <IMP> of entity <cachehit_detect>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_40_a
Parsing entity <DCache_wb>.
Parsing architecture <IMP> of entity <dcache_wb>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_40_a
Parsing entity <instr_mux>.
Parsing architecture <IMP> of entity <instr_mux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_40_a
Parsing entity <read_data_mux>.
Parsing architecture <IMP> of entity <read_data_mux>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_40_a
Parsing entity <interrupt_mode_converter>.
Parsing architecture <IMP> of entity <interrupt_mode_converter>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_40_a
Parsing package <MMU_Types>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_40_a
Parsing entity <MMU_TLB>.
Parsing architecture <IMP> of entity <mmu_tlb>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_40_a
Parsing entity <MMU_UTLB_RAM>.
Parsing architecture <IMP> of entity <mmu_utlb_ram>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_40_a
Parsing entity <MMU_UTLB>.
Parsing architecture <IMP> of entity <mmu_utlb>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mmu.vhd" into library microblaze_v8_40_a
Parsing entity <MMU>.
Parsing architecture <IMP> of entity <mmu>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_40_a
Parsing entity <MicroBlaze_Core>.
Parsing architecture <IMP> of entity <microblaze_core>.
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze.vhd" into library microblaze_v8_40_a
Parsing entity <MicroBlaze>.
Parsing architecture <IMP> of entity <microblaze>.
Parsing VHDL file "C:\Temp\tmp\ps2_keyboard\hdl\system_microblaze_0_wrapper.vhd" into library work
Parsing entity <system_microblaze_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_microblaze_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_microblaze_0_wrapper> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:760 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_types_pkg.vhd" Line 161: Resolution function resolve_boolean without synthesis directive will use three-state wiring
INFO:HDLCompiler:1408 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_types_pkg.vhd" Line 155. resolve_boolean is declared here
WARNING:HDLCompiler:760 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_types_pkg.vhd" Line 170: Resolution function resolve_integer without synthesis directive will use three-state wiring
INFO:HDLCompiler:1408 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_types_pkg.vhd" Line 167. resolve_integer is declared here

Elaborating entity <MicroBlaze> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <MicroBlaze_Core> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <interrupt_mode_converter> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <Decode_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <PC_Module_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <PreFetch_Buffer_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/prefetch_buffer_gti.vhd" Line 311: Assignment to jump_load ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/prefetch_buffer_gti.vhd" Line 317: Assignment to valid_fetch_i ignored, since the identifier is never used

Elaborating entity <carry_and> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd" Line 2062: Assignment to of_piperun_s ignored, since the identifier is never used

Elaborating entity <jump_logic> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd" Line 2987: Assignment to ex_ignore_delayslot_hold ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd" Line 4319: Assignment to ex_fpu_div_op ignored, since the identifier is never used

Elaborating entity <carry_or> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd" Line 4432: Assignment to mem_is_fsl_instr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd" Line 5557: Assignment to ex_fsl_atomic ignored, since the identifier is never used

Elaborating entity <Data_Flow_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <Register_File_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/register_file_gti.vhd" Line 227: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <Operand_Select_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/operand_select_gti.vhd" Line 270. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/operand_select_gti.vhd" Line 356. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/operand_select_gti.vhd" Line 428. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <ALU_Bit> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <ALU_Bit> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <Shift_Logic_Module_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <count_leading_zeros> (architecture <IMP>) from library <microblaze_v8_40_a>.

Elaborating entity <carry_equal> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <mul_unit> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <dsp_module> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <dsp_module> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <dsp_module> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <Barrel_Shifter_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <WB_Mux> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <WB_Mux_Bit> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <Zero_Detect_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <Byte_Doublet_Handle_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/byte_doublet_handle_gti.vhd" Line 316. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/byte_doublet_handle_gti.vhd" Line 325. Case statement is complete. others clause is never selected

Elaborating entity <Data_Flow_Logic> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <msr_reg_gti> (architecture <msr_reg>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <exception_registers_gti> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <mux_bus> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <Fpu> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <PVR> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <read_data_mux> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <DPLB_Interface> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <instr_mux> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <IPLB_Interface> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <Debug> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <MB_SRL16E> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd" Line 134: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <MB_SRL16E> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <MB_SRL16E> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <MB_SRL16E> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <MB_SRL16E> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <MB_SRL16E> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <MB_SRL16E> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/debug.vhd" Line 842. Case statement is complete. others clause is never selected

Elaborating entity <address_hit> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.

Elaborating entity <MB_SRLC16E> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd" Line 211: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:746 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/debug.vhd" Line 1961: Range is empty (null range)

Elaborating entity <MMU> (architecture <IMP>) with generics from library <microblaze_v8_40_a>.
WARNING:HDLCompiler:634 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze.vhd" Line 2388: Net <local_sig[186]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_microblaze_0_wrapper>.
    Related source file is "C:\Temp\tmp\ps2_keyboard\hdl\system_microblaze_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_microblaze_0_wrapper> synthesized.

Synthesizing Unit <MicroBlaze>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze.vhd".
        C_SCO = 0
        C_FREQ = 50000000
        C_USE_CONFIG_RESET = 0
        C_FAULT_TOLERANT = 0
        C_ECC_USE_CE_EXCEPTION = 0
        C_LOCKSTEP_SLAVE = 0
        C_ENDIANNESS = 0
        C_FAMILY = "spartan6"
        C_DATA_SIZE = 32
        C_INSTANCE = "microblaze_0"
        C_AVOID_PRIMITIVES = 0
        C_AREA_OPTIMIZED = 0
        C_OPTIMIZATION = 0
        C_INTERCONNECT = 1
        C_STREAM_INTERCONNECT = 0
        C_BASE_VECTORS = "00000000000000000000000000000000"
        C_M_AXI_DP_THREAD_ID_WIDTH = 1
        C_M_AXI_DP_DATA_WIDTH = 32
        C_M_AXI_DP_ADDR_WIDTH = 32
        C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
        C_M_AXI_D_BUS_EXCEPTION = 0
        C_DPLB_DWIDTH = 32
        C_DPLB_NATIVE_DWIDTH = 32
        C_DPLB_BURST_EN = 0
        C_DPLB_P2P = 0
        C_M_AXI_IP_THREAD_ID_WIDTH = 1
        C_M_AXI_IP_DATA_WIDTH = 32
        C_M_AXI_IP_ADDR_WIDTH = 32
        C_M_AXI_I_BUS_EXCEPTION = 0
        C_IPLB_DWIDTH = 32
        C_IPLB_NATIVE_DWIDTH = 32
        C_IPLB_BURST_EN = 0
        C_IPLB_P2P = 0
        C_D_PLB = 1
        C_D_LMB = 1
        C_D_AXI = 0
        C_I_PLB = 1
        C_I_LMB = 1
        C_I_AXI = 0
        C_USE_MSR_INSTR = 1
        C_USE_PCMP_INSTR = 1
        C_USE_BARREL = 1
        C_USE_DIV = 0
        C_USE_HW_MUL = 1
        C_USE_FPU = 0
        C_USE_REORDER_INSTR = 1
        C_UNALIGNED_EXCEPTIONS = 0
        C_ILL_OPCODE_EXCEPTION = 0
        C_IPLB_BUS_EXCEPTION = 0
        C_DPLB_BUS_EXCEPTION = 0
        C_DIV_ZERO_EXCEPTION = 0
        C_FPU_EXCEPTION = 0
        C_FSL_EXCEPTION = 0
        C_USE_STACK_PROTECTION = 0
        C_USE_INTERRUPT = 0
        C_USE_EXT_BRK = 1
        C_USE_EXT_NM_BRK = 1
        C_USE_MMU = 0
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_ACCESS = 3
        C_MMU_ZONES = 16
        C_MMU_PRIVILEGED_INSTR = 0
        C_USE_BRANCH_TARGET_CACHE = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_PC_WIDTH = 32
        C_PVR = 0
        C_PVR_USER1 = "00000000"
        C_PVR_USER2 = "00000000000000000000000000000000"
        C_DYNAMIC_BUS_SIZING = 1
        C_RESET_MSR = "00000000000000000000000000000000"
        C_OPCODE_0x0_ILLEGAL = 0
        C_DEBUG_ENABLED = 1
        C_NUMBER_OF_PC_BRK = 1
        C_NUMBER_OF_RD_ADDR_BRK = 0
        C_NUMBER_OF_WR_ADDR_BRK = 0
        C_INTERRUPT_IS_EDGE = 0
        C_EDGE_IS_POSITIVE = 1
        C_ASYNC_INTERRUPT = 1
        C_FSL_LINKS = 0
        C_FSL_DATA_SIZE = 32
        C_USE_EXTENDED_FSL_INSTR = 0
        C_M0_AXIS_DATA_WIDTH = 32
        C_S0_AXIS_DATA_WIDTH = 32
        C_M1_AXIS_DATA_WIDTH = 32
        C_S1_AXIS_DATA_WIDTH = 32
        C_M2_AXIS_DATA_WIDTH = 32
        C_S2_AXIS_DATA_WIDTH = 32
        C_M3_AXIS_DATA_WIDTH = 32
        C_S3_AXIS_DATA_WIDTH = 32
        C_M4_AXIS_DATA_WIDTH = 32
        C_S4_AXIS_DATA_WIDTH = 32
        C_M5_AXIS_DATA_WIDTH = 32
        C_S5_AXIS_DATA_WIDTH = 32
        C_M6_AXIS_DATA_WIDTH = 32
        C_S6_AXIS_DATA_WIDTH = 32
        C_M7_AXIS_DATA_WIDTH = 32
        C_S7_AXIS_DATA_WIDTH = 32
        C_M8_AXIS_DATA_WIDTH = 32
        C_S8_AXIS_DATA_WIDTH = 32
        C_M9_AXIS_DATA_WIDTH = 32
        C_S9_AXIS_DATA_WIDTH = 32
        C_M10_AXIS_DATA_WIDTH = 32
        C_S10_AXIS_DATA_WIDTH = 32
        C_M11_AXIS_DATA_WIDTH = 32
        C_S11_AXIS_DATA_WIDTH = 32
        C_M12_AXIS_DATA_WIDTH = 32
        C_S12_AXIS_DATA_WIDTH = 32
        C_M13_AXIS_DATA_WIDTH = 32
        C_S13_AXIS_DATA_WIDTH = 32
        C_M14_AXIS_DATA_WIDTH = 32
        C_S14_AXIS_DATA_WIDTH = 32
        C_M15_AXIS_DATA_WIDTH = 32
        C_S15_AXIS_DATA_WIDTH = 32
        C_ICACHE_BASEADDR = "00000000000000000000000000000000"
        C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
        C_USE_ICACHE = 0
        C_ALLOW_ICACHE_WR = 1
        C_ADDR_TAG_BITS = 0
        C_CACHE_BYTE_SIZE = 8192
        C_ICACHE_USE_FSL = 1
        C_ICACHE_LINE_LEN = 4
        C_ICACHE_ALWAYS_USED = 0
        C_ICACHE_INTERFACE = 0
        C_ICACHE_STREAMS = 0
        C_ICACHE_VICTIMS = 0
        C_ICACHE_FORCE_TAG_LUTRAM = 0
        C_ICACHE_DATA_WIDTH = 0
        C_M_AXI_IC_THREAD_ID_WIDTH = 1
        C_M_AXI_IC_DATA_WIDTH = 32
        C_M_AXI_IC_ADDR_WIDTH = 32
        C_M_AXI_IC_USER_VALUE = 31
        C_M_AXI_IC_AWUSER_WIDTH = 5
        C_M_AXI_IC_ARUSER_WIDTH = 5
        C_M_AXI_IC_WUSER_WIDTH = 1
        C_M_AXI_IC_RUSER_WIDTH = 1
        C_M_AXI_IC_BUSER_WIDTH = 1
        C_DCACHE_BASEADDR = "00000000000000000000000000000000"
        C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
        C_USE_DCACHE = 0
        C_ALLOW_DCACHE_WR = 1
        C_DCACHE_ADDR_TAG = 0
        C_DCACHE_BYTE_SIZE = 8192
        C_DCACHE_USE_FSL = 1
        C_DCACHE_LINE_LEN = 4
        C_DCACHE_ALWAYS_USED = 0
        C_DCACHE_INTERFACE = 0
        C_DCACHE_USE_WRITEBACK = 0
        C_DCACHE_VICTIMS = 0
        C_DCACHE_FORCE_TAG_LUTRAM = 0
        C_DCACHE_DATA_WIDTH = 0
        C_M_AXI_DC_THREAD_ID_WIDTH = 1
        C_M_AXI_DC_DATA_WIDTH = 32
        C_M_AXI_DC_ADDR_WIDTH = 32
        C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
        C_M_AXI_DC_USER_VALUE = 31
        C_M_AXI_DC_AWUSER_WIDTH = 5
        C_M_AXI_DC_ARUSER_WIDTH = 5
        C_M_AXI_DC_WUSER_WIDTH = 1
        C_M_AXI_DC_RUSER_WIDTH = 1
        C_M_AXI_DC_BUSER_WIDTH = 1
WARNING:Xst:647 - Input <LOCKSTEP_Slave_In<44:4095>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze.vhd" line 2969: Output port <DCACHE_Stat> of the instance <MicroBlaze_Core_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze.vhd" line 2969: Output port <ICACHE_Stat> of the instance <MicroBlaze_Core_I> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'local_sig<186:197>', unconnected in block 'MicroBlaze', is tied to its initial value (000000000000).
WARNING:Xst:2935 - Signal 'local_sig<253:348>', unconnected in block 'MicroBlaze', is tied to its initial value (000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'local_sig<424:435>', unconnected in block 'MicroBlaze', is tied to its initial value (000000000000).
WARNING:Xst:2935 - Signal 'local_sig<495:590>', unconnected in block 'MicroBlaze', is tied to its initial value (000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'local_sig<2229:2708>', unconnected in block 'MicroBlaze', is tied to its initial value (000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'local_sig<2713:2772>', unconnected in block 'MicroBlaze', is tied to its initial value (000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'local_sig<2938:3417>', unconnected in block 'MicroBlaze', is tied to its initial value (000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'local_sig<3422:3481>', unconnected in block 'MicroBlaze', is tied to its initial value (000000000000000000000000000000000000000000000000000000000000).
    Found 4096-bit register for signal <LOCKSTEP_Out>.
    Summary:
	inferred 4096 D-type flip-flop(s).
Unit <MicroBlaze> synthesized.

Synthesizing Unit <MicroBlaze_Core>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd".
        C_SCO = 0
        C_FREQ = 50000000
        C_USE_CONFIG_RESET = 0
        C_FAULT_TOLERANT = 0
        C_ECC_USE_CE_EXCEPTION = 0
        C_LOCKSTEP_SLAVE = 0
        C_ENDIANNESS = 0
        C_FAMILY = "spartan6"
        C_DATA_SIZE = 32
        C_INSTANCE = "microblaze_0"
        C_AVOID_PRIMITIVES = 0
        C_AREA_OPTIMIZED = 0
        C_OPTIMIZATION = 0
        C_INTERCONNECT = 1
        C_STREAM_INTERCONNECT = 0
        C_BASE_VECTORS = "00000000000000000000000000000000"
        C_M_AXI_DP_THREAD_ID_WIDTH = 1
        C_M_AXI_DP_DATA_WIDTH = 32
        C_M_AXI_DP_ADDR_WIDTH = 32
        C_M_AXI_DP_EXCLUSIVE_ACCESS = 0
        C_M_AXI_D_BUS_EXCEPTION = 0
        C_DPLB_DWIDTH = 32
        C_DPLB_NATIVE_DWIDTH = 32
        C_DPLB_BURST_EN = 0
        C_DPLB_P2P = 0
        C_M_AXI_IP_THREAD_ID_WIDTH = 1
        C_M_AXI_IP_DATA_WIDTH = 32
        C_M_AXI_IP_ADDR_WIDTH = 32
        C_M_AXI_I_BUS_EXCEPTION = 0
        C_IPLB_DWIDTH = 32
        C_IPLB_NATIVE_DWIDTH = 32
        C_IPLB_BURST_EN = 0
        C_IPLB_P2P = 0
        C_D_PLB = 1
        C_D_LMB = 1
        C_D_AXI = 0
        C_I_PLB = 1
        C_I_LMB = 1
        C_I_AXI = 0
        C_USE_MSR_INSTR = 1
        C_USE_PCMP_INSTR = 1
        C_USE_BARREL = 1
        C_USE_DIV = 0
        C_USE_HW_MUL = 1
        C_USE_FPU = 0
        C_USE_REORDER_INSTR = 1
        C_UNALIGNED_EXCEPTIONS = 0
        C_ILL_OPCODE_EXCEPTION = 0
        C_IPLB_BUS_EXCEPTION = 0
        C_DPLB_BUS_EXCEPTION = 0
        C_DIV_ZERO_EXCEPTION = 0
        C_FPU_EXCEPTION = 0
        C_FSL_EXCEPTION = 0
        C_USE_STACK_PROTECTION = 0
        C_USE_INTERRUPT = 0
        C_USE_EXT_BRK = 1
        C_USE_EXT_NM_BRK = 1
        C_USE_MMU = 0
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_ACCESS = 3
        C_MMU_ZONES = 16
        C_MMU_PRIVILEGED_INSTR = 0
        C_USE_BRANCH_TARGET_CACHE = 0
        C_BRANCH_TARGET_CACHE_SIZE = 0
        C_PC_WIDTH = 32
        C_PVR = 0
        C_PVR_USER1 = "00000000"
        C_PVR_USER2 = "00000000000000000000000000000000"
        C_DYNAMIC_BUS_SIZING = 1
        C_RESET_MSR = "00000000000000000000000000000000"
        C_OPCODE_0x0_ILLEGAL = 0
        C_DEBUG_ENABLED = 1
        C_NUMBER_OF_PC_BRK = 1
        C_NUMBER_OF_RD_ADDR_BRK = 0
        C_NUMBER_OF_WR_ADDR_BRK = 0
        C_INTERRUPT_IS_EDGE = 0
        C_EDGE_IS_POSITIVE = 1
        C_ASYNC_INTERRUPT = 1
        C_FSL_LINKS = 0
        C_FSL_DATA_SIZE = 32
        C_USE_EXTENDED_FSL_INSTR = 0
        C_M0_AXIS_DATA_WIDTH = 32
        C_S0_AXIS_DATA_WIDTH = 32
        C_M1_AXIS_DATA_WIDTH = 32
        C_S1_AXIS_DATA_WIDTH = 32
        C_M2_AXIS_DATA_WIDTH = 32
        C_S2_AXIS_DATA_WIDTH = 32
        C_M3_AXIS_DATA_WIDTH = 32
        C_S3_AXIS_DATA_WIDTH = 32
        C_M4_AXIS_DATA_WIDTH = 32
        C_S4_AXIS_DATA_WIDTH = 32
        C_M5_AXIS_DATA_WIDTH = 32
        C_S5_AXIS_DATA_WIDTH = 32
        C_M6_AXIS_DATA_WIDTH = 32
        C_S6_AXIS_DATA_WIDTH = 32
        C_M7_AXIS_DATA_WIDTH = 32
        C_S7_AXIS_DATA_WIDTH = 32
        C_M8_AXIS_DATA_WIDTH = 32
        C_S8_AXIS_DATA_WIDTH = 32
        C_M9_AXIS_DATA_WIDTH = 32
        C_S9_AXIS_DATA_WIDTH = 32
        C_M10_AXIS_DATA_WIDTH = 32
        C_S10_AXIS_DATA_WIDTH = 32
        C_M11_AXIS_DATA_WIDTH = 32
        C_S11_AXIS_DATA_WIDTH = 32
        C_M12_AXIS_DATA_WIDTH = 32
        C_S12_AXIS_DATA_WIDTH = 32
        C_M13_AXIS_DATA_WIDTH = 32
        C_S13_AXIS_DATA_WIDTH = 32
        C_M14_AXIS_DATA_WIDTH = 32
        C_S14_AXIS_DATA_WIDTH = 32
        C_M15_AXIS_DATA_WIDTH = 32
        C_S15_AXIS_DATA_WIDTH = 32
        C_ICACHE_BASEADDR = "00000000000000000000000000000000"
        C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
        C_USE_ICACHE = 0
        C_ALLOW_ICACHE_WR = 1
        C_ADDR_TAG_BITS = 0
        C_CACHE_BYTE_SIZE = 8192
        C_ICACHE_USE_FSL = 1
        C_ICACHE_LINE_LEN = 4
        C_ICACHE_ALWAYS_USED = 0
        C_ICACHE_INTERFACE = 0
        C_ICACHE_STREAMS = 0
        C_ICACHE_VICTIMS = 0
        C_ICACHE_FORCE_TAG_LUTRAM = 0
        C_ICACHE_DATA_WIDTH = 0
        C_M_AXI_IC_THREAD_ID_WIDTH = 1
        C_M_AXI_IC_DATA_WIDTH = 32
        C_M_AXI_IC_ADDR_WIDTH = 32
        C_M_AXI_IC_USER_VALUE = 31
        C_M_AXI_IC_AWUSER_WIDTH = 5
        C_M_AXI_IC_ARUSER_WIDTH = 5
        C_M_AXI_IC_WUSER_WIDTH = 1
        C_M_AXI_IC_RUSER_WIDTH = 1
        C_M_AXI_IC_BUSER_WIDTH = 1
        C_DCACHE_BASEADDR = "00000000000000000000000000000000"
        C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
        C_USE_DCACHE = 0
        C_ALLOW_DCACHE_WR = 1
        C_DCACHE_ADDR_TAG = 0
        C_DCACHE_BYTE_SIZE = 8192
        C_DCACHE_USE_FSL = 1
        C_DCACHE_LINE_LEN = 4
        C_DCACHE_ALWAYS_USED = 0
        C_DCACHE_INTERFACE = 0
        C_DCACHE_USE_WRITEBACK = 0
        C_DCACHE_VICTIMS = 0
        C_DCACHE_FORCE_TAG_LUTRAM = 0
        C_DCACHE_DATA_WIDTH = 0
        C_M_AXI_DC_THREAD_ID_WIDTH = 1
        C_M_AXI_DC_DATA_WIDTH = 32
        C_M_AXI_DC_ADDR_WIDTH = 32
        C_M_AXI_DC_EXCLUSIVE_ACCESS = 0
        C_M_AXI_DC_USER_VALUE = 31
        C_M_AXI_DC_AWUSER_WIDTH = 5
        C_M_AXI_DC_ARUSER_WIDTH = 5
        C_M_AXI_DC_WUSER_WIDTH = 1
        C_M_AXI_DC_RUSER_WIDTH = 1
        C_M_AXI_DC_BUSER_WIDTH = 1
WARNING:Xst:647 - Input <M_AXI_IP_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RRESP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_IF_Debug_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Config_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IP_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DP_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M0_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M1_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M2_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M3_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M4_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M5_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M6_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M7_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M8_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M9_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M10_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M11_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M12_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M13_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M14_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M15_AXIS_TREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S0_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S1_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S2_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S3_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S4_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S5_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S6_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S7_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S8_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S9_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S10_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S11_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S12_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S13_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S14_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S15_AXIS_TVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_IC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_AWREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_WREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_BVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_ARREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_DC_RVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Want_To_Break_Mem_Access> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Inhibit_EX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Disable_Interrupt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_IF_Debug_Ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Stop_Instr_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_EX_Dbg_PC_Hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_State> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Stop_CPU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_MB_Halted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_Dbg_Wakeup> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <EX_DataBus_Exclusive> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <MEM_DataBus_Exclusive> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <EX_Write_DCache> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <EX_Write_DCache_Flush> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <EX_Write_DCache_Tag> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <EX_Write_ICache> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <WB_Write_DCache> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <EX_Memory_Barrier> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Will_Dbg_Break> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <OF_Valid_Instr> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Get> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Get_Test> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Get_Inhibit> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Get_Control> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Get_Blocking> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Get_Break> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Put> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Put_Test> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Put_Inhibit> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Put_Control> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Put_Blocking> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7160: Output port <FSL_Put_Break> of the instance <Performance.Decode_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7503: Output port <FSL_Get_No> of the instance <Performance.Data_Flow_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7503: Output port <FSL_Put_No> of the instance <Performance.Data_Flow_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7503: Output port <FSL_Put_Data> of the instance <Performance.Data_Flow_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 7846: Output port <MEM_DPLB_Exception> of the instance <Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 8660: Output port <IPLB_Exception> of the instance <Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_control_reg> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_status_Reg> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_data_rd_reg> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Stop_CPU> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_stop_cpu_i> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_dbg_inhibit_ex_i> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_dbg_stop_instr_fetch_i> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_wb_gpr_wr_dbg> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_stopping_allowed> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_pc_brk_insert> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_single_Step_CPU> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_single_Step_CPU_1> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_single_Step_CPU_2> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_dbg_clean_stop_i> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_new_dbg_instr_shifting_CLK> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_start_dbg_exec> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_start_single_step> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_continue_from_brk> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_force_stop_cmd> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_point_hit> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_of_brki_hit> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_pc_brk> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_watchpoint_brk_hold> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_normal_stop_cmd> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_if_debug_ready_i> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_read_register_PC_1> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_read_register_MSR_1> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9105: Output port <Debug_capture_info> of the instance <Performance.Use_Debug_Logic.Master_Core.Debug_Perf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9319: Output port <IB_Cache_Addr_MMU> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9319: Output port <MEM_PID> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9319: Output port <IB_Valid_TLB_Addr> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9319: Output port <IF_ICache_Inhibit> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9319: Output port <EX_DCache_Inhibit> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_core.vhd" line 9319: Output port <EX_DCache_WriteThrough> of the instance <Performance.MMU_I> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DCACHE_Stat> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ICACHE_Stat> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <Reset_DFF.reset_temp>.
    Found 32-bit register for signal <Performance.interrupt_address_d1>.
    Found 32-bit register for signal <Performance.wb_dlmb_valid_read_data>.
    Found 1-bit register for signal <Performance.wb_dlmb_data_strobe>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 1-bit register for signal <sync_reset>.
    Summary:
	inferred 138 D-type flip-flop(s).
Unit <MicroBlaze_Core> synthesized.

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/interrupt_mode_converter.vhd".
        C_INTERRUPT_IS_EDGE = false
        C_EDGE_IS_POSITIVE = true
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <interrupt_mode_converter> synthesized.

Synthesizing Unit <Decode_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_BASE_VECTORS = "00000000000000000000000000000000"
        C_USE_SRL16 = "yes"
        C_USE_LUTRAM = "yes"
        C_FAULT_TOLERANT = 0
        C_USE_INTERRUPT = 0
        C_USE_EXT_BRK = true
        C_USE_EXT_NM_BRK = true
        C_PVR = 0
        C_DEBUG_ENABLED = true
        C_USE_ICACHE = false
        C_ALLOW_ICACHE_WR = true
        C_USE_DCACHE = false
        C_ALLOW_DCACHE_WR = true
        C_USE_BARREL = true
        C_USE_MSR_INSTR = true
        C_USE_DIV = false
        C_USE_FPU = 0
        C_USE_MMU = 0
        C_MMU_TLB_READ = false
        C_MMU_PRIVILEGED_INSTR = 0
        C_FSL_LINKS = 0
        C_USE_EXTENDED_FSL_INSTR = 0
        C_UNALIGNED_EXCEPTIONS = false
        C_ILL_OPCODE_EXCEPTION = false
        C_DETECT_OPCODE_0x0 = false
        C_IBUS_EXCEPTION = false
        C_DBUS_EXCEPTION = false
        C_DIV_ZERO_EXCEPTION = false
        C_DETECT_DIV_OVERFLOW = true
        C_FPU_EXCEPTION = false
        C_FSL_EXCEPTION = false
        C_USE_STACK_PROTECTION = false
        C_USE_MUL_INSTR = true
        C_USE_MUL64 = false
        C_USE_PCMP_INSTR = true
        C_USE_LWX_SWX_INSTR = true
        C_USE_LWX_SWX_EXCLUSIVE = false
        C_DCACHE_USE_WRITEBACK = 0
        C_USE_BTC = false
        C_BTC_SIZE = 0
        C_BTC_PARITY = false
        C_USE_REORDER_INSTR = true
        C_PC_START_ADDR = "00000000000000000000000000000000"
    Set property "KEEP = TRUE" for signal <ex_valid_jump>.
WARNING:Xst:647 - Input <OF_MSR<0:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<23:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<29:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Addr_Low_Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Internal_interrupt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exclusive_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_ImmReg_Eq_BaseVector> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_By_Zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_Overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_FPU_Excep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stack_Violation> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd" line 1311: Output port <OF_Instr_ECC_Exception> of the instance <PreFetch_Buffer_I1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd" line 1311: Output port <OF_Instr_Zone_Protect> of the instance <PreFetch_Buffer_I1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/decode_gti.vhd" line 2018: Output port <Carry_OUT> of the instance <Use_MuxCy[10].OF_Piperun_Stage> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <if_fetch_in_progress>.
    Found 1-bit register for signal <dbg_Stop_Instr_Fetch_delay>.
    Found 1-bit register for signal <if_missed_fetch>.
    Found 1-bit register for signal <if_missed_fetch_already_tested>.
    Found 1-bit register for signal <of_Take_Ext_BRK_hold>.
    Found 1-bit register for signal <ex_mfsmsr_i>.
    Found 1-bit register for signal <ex_MSR_set_decode>.
    Found 1-bit register for signal <ex_MSR_clear_decode>.
    Found 1-bit register for signal <ex_Sel_SPR_ESR>.
    Found 1-bit register for signal <ex_Sel_SPR_EAR>.
    Found 1-bit register for signal <ex_Sel_SPR_EDR>.
    Found 1-bit register for signal <ex_Sel_SPR_FSR>.
    Found 1-bit register for signal <ex_Sel_SPR_PVR>.
    Found 1-bit register for signal <ex_Sel_SPR_BTR>.
    Found 1-bit register for signal <ex_Sel_SPR_SLR>.
    Found 1-bit register for signal <ex_Sel_SPR_SHR>.
    Found 4-bit register for signal <ex_PVR_Select>.
    Found 1-bit register for signal <of_read_imm_reg_ii>.
    Found 1-bit register for signal <ex_Ext_NM_BRK_i>.
    Found 1-bit register for signal <ex_Ext_BRK_i>.
    Found 1-bit register for signal <ex_exception_no_load_store_unmask>.
    Found 1-bit register for signal <ex_atomic_Instruction_Pair>.
    Found 1-bit register for signal <FSL_Will_Dbg_Break>.
    Found 1-bit register for signal <Dbg_Clean_Stop>.
    Found 1-bit register for signal <ex_Take_Intr_or_Exc>.
    Found 1-bit register for signal <ex_Take_Intr_or_Exc_keep>.
    Found 6-bit register for signal <ex_opcode>.
    Found 3-bit register for signal <ex_which_branch>.
    Found 1-bit register for signal <ex_jump_nodelay>.
    Found 1-bit register for signal <ex_delayslot_Instr>.
    Found 1-bit register for signal <ex_branch_with_delayslot>.
    Found 1-bit register for signal <keep_jump_taken_with_ds>.
    Found 1-bit register for signal <ex_read_imm_reg>.
    Found 1-bit register for signal <ex_read_imm_reg_1>.
    Found 2-bit register for signal <EX_ALU_Op>.
    Found 1-bit register for signal <EX_Use_Carry>.
    Found 1-bit register for signal <EX_CMP_Op>.
    Found 1-bit register for signal <EX_Unsigned_Op>.
    Found 1-bit register for signal <ex_load_alu_carry>.
    Found 1-bit register for signal <ex_enable_alu_i>.
    Found 1-bit register for signal <ex_alu_sel_logic_i>.
    Found 2-bit register for signal <EX_Shift_Op>.
    Found 2-bit register for signal <EX_Logic_Op>.
    Found 2-bit register for signal <EX_Sext_Op>.
    Found 1-bit register for signal <EX_Pattern_Cmp_Sel>.
    Found 1-bit register for signal <EX_CLZ_Instr>.
    Found 1-bit register for signal <EX_SWAP_Instr>.
    Found 1-bit register for signal <EX_SWAP_BYTE_Instr>.
    Found 1-bit register for signal <EX_Logic_Sel>.
    Found 1-bit register for signal <EX_Sign_Extend_Sel>.
    Found 1-bit register for signal <ex_enable_sext_shift_i>.
    Found 1-bit register for signal <ex_load_shift_carry>.
    Found 1-bit register for signal <EX_Sel_ALU>.
    Found 1-bit register for signal <ex_not_mul_op_i>.
    Found 1-bit register for signal <EX_Left_Shift>.
    Found 1-bit register for signal <EX_Arith_Shift>.
    Found 1-bit register for signal <ex_set_bip>.
    Found 1-bit register for signal <of_set_MSR_IE_hold>.
    Found 1-bit register for signal <ex_set_MSR_IE_instr>.
    Found 1-bit register for signal <of_set_MSR_EE_hold>.
    Found 1-bit register for signal <ex_set_MSR_EE_instr>.
    Found 1-bit register for signal <ex_is_multi_or_load_instr>.
    Found 1-bit register for signal <ex_is_multi_instr2>.
    Found 1-bit register for signal <ex_is_mul_instr>.
    Found 3-bit register for signal <EX_FPU_Op>.
    Found 3-bit register for signal <EX_FPU_Cond>.
    Found 1-bit register for signal <ex_start_fpu_i>.
    Found 1-bit register for signal <EX_Not_FPU_Instr>.
    Found 1-bit register for signal <ex_is_fpu_instr>.
    Found 1-bit register for signal <ex_is_bs_instr_I>.
    Found 1-bit register for signal <EX_Div_Unsigned>.
    Found 1-bit register for signal <ex_is_div_instr_I>.
    Found 1-bit register for signal <ex_gpr_write>.
    Found 1-bit register for signal <ex_gpr_write_dbg>.
    Found 1-bit register for signal <ex_valid>.
    Found 1-bit register for signal <ex_valid_jump>.
    Found 1-bit register for signal <ex_valid_keep>.
    Found 1-bit register for signal <ex_first_cycle>.
    Found 5-bit register for signal <ex_gpr_write_addr>.
    Found 1-bit register for signal <ex_reservation>.
    Found 32-bit register for signal <MEM_DataBus_Addr>.
    Found 1-bit register for signal <MEM_DataBus_Access>.
    Found 1-bit register for signal <MEM_DataBus_Read>.
    Found 1-bit register for signal <MEM_DataBus_Write>.
    Found 1-bit register for signal <MEM_DataBus_Exclusive>.
    Found 32-bit register for signal <ex_instr>.
    Found 1-bit register for signal <ex_Write_ICache_i>.
    Found 1-bit register for signal <ex_Write_DCache_decode>.
    Found 1-bit register for signal <ex_mbar_decode>.
    Found 1-bit register for signal <ex_mbar_is_sleep>.
    Found 1-bit register for signal <ex_mbar_stall_no_sleep_1>.
    Found 1-bit register for signal <active_wakeup>.
    Found 1-bit register for signal <ex_mbar_sleep>.
    Found 1-bit register for signal <ex_sleep_i>.
    Found 1-bit register for signal <ex_write_icache_done>.
    Found 1-bit register for signal <mem_is_bs_instr>.
    Found 1-bit register for signal <mem_is_div_instr_I>.
    Found 1-bit register for signal <mem_is_msr_instr>.
    Found 1-bit register for signal <mem_is_multi_or_load_instr>.
    Found 1-bit register for signal <mem_is_mul_instr>.
    Found 1-bit register for signal <mem_valid>.
    Found 32-bit register for signal <mem_instr>.
    Found 1-bit register for signal <mem_gpr_write>.
    Found 1-bit register for signal <mem_gpr_write_dbg>.
    Found 5-bit register for signal <mem_gpr_write_addr>.
    Found 1-bit register for signal <mem_load_store_access>.
    Found 1-bit register for signal <mem_is_load_instr>.
    Found 1-bit register for signal <mem_is_store_instr>.
    Found 1-bit register for signal <mem_byte_access>.
    Found 1-bit register for signal <mem_doublet_access>.
    Found 1-bit register for signal <mem_word_access>.
    Found 1-bit register for signal <mem_Write_DCache>.
    Found 1-bit register for signal <MEM_Sel_MEM_Res_I>.
    Found 1-bit register for signal <mem_Sel_SPR_ESR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_EAR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_EDR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_FSR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_PVR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_BTR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_SLR_I>.
    Found 1-bit register for signal <mem_Sel_SPR_SHR_I>.
    Found 4-bit register for signal <MEM_PVR_Select>.
    Found 1-bit register for signal <mem_jump_taken>.
    Found 1-bit register for signal <mem_jump_hit>.
    Found 1-bit register for signal <ex_jump_hold>.
    Found 1-bit register for signal <MEM_Jump_handling.ex_bt_hit_hold>.
    Found 1-bit register for signal <wb_PipeRun_i>.
    Found 1-bit register for signal <WB_Sel_MEM_Res>.
    Found 1-bit register for signal <WB_Byte_Access>.
    Found 1-bit register for signal <WB_Doublet_Access>.
    Found 1-bit register for signal <WB_Quadlet_Access>.
    Found 1-bit register for signal <WB_Sel_DataBus_Read_Data>.
    Found 1-bit register for signal <wb_is_mul_instr>.
    Found 1-bit register for signal <wb_is_fpu_instr>.
    Found 1-bit register for signal <wb_valid>.
    Found 32-bit register for signal <wb_instr>.
    Found 1-bit register for signal <Trace_WB_Jump_Taken>.
    Found 1-bit register for signal <Trace_WB_Jump_Hit>.
    Found 1-bit register for signal <WB_PC_Valid>.
    Found 1-bit register for signal <wb_gpr_write_i>.
    Found 1-bit register for signal <wb_gpr_write_dbg>.
    Found 5-bit register for signal <wb_gpr_write_addr>.
    Found 1-bit register for signal <WB_DelaySlot_Instr>.
    Found 1-bit register for signal <WB_Read_Imm_Reg>.
    Found 1-bit register for signal <WB_Read_Imm_Reg_1>.
    Found 1-bit register for signal <wb_Write_DCache_instr>.
    Found 1-bit register for signal <WB_Sel_SPR_ESR>.
    Found 1-bit register for signal <WB_Sel_SPR_EAR>.
    Found 1-bit register for signal <WB_Sel_SPR_EDR>.
    Found 1-bit register for signal <WB_Sel_SPR_FSR>.
    Found 1-bit register for signal <WB_Sel_SPR_PVR>.
    Found 1-bit register for signal <WB_Sel_SPR_BTR>.
    Found 1-bit register for signal <WB_Sel_SPR_SLR>.
    Found 1-bit register for signal <WB_Sel_SPR_SHR>.
    Found 1-bit register for signal <ex_move_to_MSR_instr>.
    Found 1-bit register for signal <ex_move_to_FSR_instr>.
    Found 1-bit register for signal <ex_potential_exception>.
    Found 1-bit register for signal <mem_potential_exception_i>.
    Found 1-bit register for signal <ex_Instr_Excep_combo>.
    Found 1-bit register for signal <mem_exception_without_valid>.
    Found 1-bit register for signal <mem_delayslot_instr>.
    Found 1-bit register for signal <mem_read_imm_reg>.
    Found 1-bit register for signal <mem_read_imm_reg_1>.
    Found 1-bit register for signal <wb_exception_i>.
    Found 5-bit register for signal <wb_exception_kind_i>.
    Found 1-bit register for signal <WB_Clr_ESR>.
    Found 1-bit register for signal <WB_SW_Instr>.
    Found 1-bit register for signal <WB_Word_Access>.
    Found 1-bit register for signal <ext_nm_brk_hold>.
    Found 8x2-bit Read Only RAM for signal <_n2008>
    Found 2-bit 4-to-1 multiplexer for signal <PWR_11_o_PWR_11_o_mux_65_OUT> created at line 3069.
    Found 5-bit comparator equal for signal <of_op1_read_addr[0]_ex_gpr_write_addr[0]_equal_22_o> created at line 2043
    Found 5-bit comparator equal for signal <of_op2_read_addr[0]_ex_gpr_write_addr[0]_equal_23_o> created at line 2045
    Found 5-bit comparator equal for signal <of_gpr_write_addr[0]_ex_gpr_write_addr[0]_equal_24_o> created at line 2047
    Found 5-bit comparator equal for signal <of_op1_read_addr[0]_mem_gpr_write_addr[0]_equal_25_o> created at line 2049
    Found 5-bit comparator equal for signal <of_op2_read_addr[0]_mem_gpr_write_addr[0]_equal_26_o> created at line 2051
    Found 5-bit comparator equal for signal <of_gpr_write_addr[0]_mem_gpr_write_addr[0]_equal_27_o> created at line 2053
    Found 5-bit comparator equal for signal <of_op1_read_addr[0]_wb_gpr_write_addr[0]_equal_28_o> created at line 2055
    Found 5-bit comparator equal for signal <of_op2_read_addr[0]_wb_gpr_write_addr[0]_equal_29_o> created at line 2057
    Found 5-bit comparator equal for signal <of_gpr_write_addr[0]_wb_gpr_write_addr[0]_equal_30_o> created at line 2059
    WARNING:Xst:2404 -  FFs/Latches <ex_start_div_i<0:0>> (without init value) have a constant value of 0 in block <Decode_gti>.
    WARNING:Xst:2404 -  FFs/Latches <WB_Div_Overflow<0:0>> (without init value) have a constant value of 0 in block <Decode_gti>.
    Summary:
	inferred   1 RAM(s).
	inferred 330 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <Decode_gti> synthesized.

Synthesizing Unit <PC_Module_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/pc_module_gti.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_USE_MMU = 0
        C_USE_BTC = false
        C_BTC_SIZE = 0
        C_BTC_PARITY = false
        C_USE_SRL16 = "yes"
        C_USE_LUTRAM = "yes"
        C_PC_START_ADDR = "00000000000000000000000000000000"
    Set property "shreg_extract = yes" for signal <PC_Buffer<0>>.
    Set property "shreg_extract = yes" for signal <PC_Buffer<1>>.
    Set property "shreg_extract = yes" for signal <PC_Buffer<2>>.
    Set property "shreg_extract = yes" for signal <PC_Buffer<3>>.
    Set property "shreg_extract = yes" for signal <Using_FPGA_Buffers_Mux.srl16>.
WARNING:Xst:647 - Input <IF_Sel_Input<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Buffer_En> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Buffer_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Valid_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Addr_Lookup_MMU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_buffer_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Branch_With_Delayslot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Branch_With_Delayslot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Jump_Wanted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Valid_Keep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Take_Intr_or_Exc_keep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Instr_Exc_Occurred> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Exc_No_Load_Store_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BRKI_0x8_0x18> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BRALID_0x8_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_change_VM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_State> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PC_Buffer<0>>.
    Found 32-bit register for signal <PC_Buffer<1>>.
    Found 32-bit register for signal <PC_Buffer<2>>.
    Found 32-bit register for signal <PC_Buffer<3>>.
    Found 32-bit register for signal <ex_pc_i>.
    Found 32-bit register for signal <mem_pc_i>.
    Found 32-bit register for signal <if_pc>.
    Found 32-bit 4-to-1 multiplexer for signal <Using_FPGA_Buffers_Mux.srl16> created at line 455.
    Summary:
	inferred 224 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PC_Module_gti> synthesized.

Synthesizing Unit <PreFetch_Buffer_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/prefetch_buffer_gti.vhd".
        C_ALLOW_LUT6 = true
        C_TARGET = spartan6
        C_IEXT_BUS_EXCEPTION = false
        C_FAULT_TOLERANT = 0
        C_USE_MMU = 0
        C_USE_SRL16 = "yes"
    Set property "shreg_extract = yes" for signal <ibuffer<0>>.
    Set property "shreg_extract = yes" for signal <ibuffer<1>>.
    Set property "shreg_extract = yes" for signal <ibuffer<2>>.
    Set property "shreg_extract = yes" for signal <ibuffer<3>>.
    Set property "KEEP = TRUE" for signal <of_ibuf_sel>.
    Set property "KEEP = TRUE" for signal <of_buffer_sel_i>.
WARNING:Xst:647 - Input <IB_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_Storage_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_TLB_Miss_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Fetch_In_Progress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 43-bit register for signal <ibuffer<1>>.
    Found 43-bit register for signal <ibuffer<2>>.
    Found 43-bit register for signal <ibuffer<3>>.
    Found 1-bit register for signal <ex_branch_with_delayslot_i>.
    Found 43-bit register for signal <ibuffer<0>>.
    Found 43-bit 4-to-1 multiplexer for signal <Using_FPGA_Buffers_Mux.srl16> created at line 333.
    Summary:
	inferred 173 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PreFetch_Buffer_gti> synthesized.

Synthesizing Unit <carry_and>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/carry_and.vhd".
        C_TARGET = spartan6
    Summary:
	no macro.
Unit <carry_and> synthesized.

Synthesizing Unit <jump_logic>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/jump_logic_gti.vhd".
        C_TARGET = spartan6
WARNING:Xst:647 - Input <OF_instr<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_instr<11:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_which_branch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Opcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ex_jump_q>.
    Found 1-bit register for signal <ex_op1_cmp_eq>.
    Found 1-bit register for signal <ex_op1_cmp_eq_n>.
    Found 1-bit register for signal <FPGA_TARGET.force1>.
    Found 1-bit register for signal <FPGA_TARGET.force_Val1>.
    Found 1-bit register for signal <FPGA_TARGET.use_Reg_Neg_S>.
    Found 1-bit register for signal <FPGA_TARGET.use_Reg_Neg_DI>.
    Found 1-bit register for signal <FPGA_TARGET.force_Val2_N>.
    Found 1-bit register for signal <FPGA_TARGET.force2>.
    Found 1-bit register for signal <ex_missed_fetch_on_branch_ended_hold>.
    Found 4x2-bit Read Only RAM for signal <_n0159>
    Found 8x4-bit Read Only RAM for signal <_n0168>
    Summary:
	inferred   2 RAM(s).
	inferred  10 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <jump_logic> synthesized.

Synthesizing Unit <carry_or>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/carry_or.vhd".
        C_TARGET = spartan6
    Summary:
	no macro.
Unit <carry_or> synthesized.

Synthesizing Unit <Data_Flow_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/data_flow_gti.vhd".
        C_DATA_SIZE = 32
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_AREA_OPTIMIZED = 0
        C_FAULT_TOLERANT = 0
        C_ENDIANNESS = 0
        C_USE_REORDER_INSTR = 1
        C_USE_SRL16 = "yes"
        C_USE_LUTRAM = "yes"
        C_DYNAMIC_INTR_ADDR = false
        C_EXCEPTION_ADDR = "00000000000000000000000000100000"
        C_INTERRUPT_ADDR = "00000000000000000000000000010000"
        C_EXT_BRK_ADDR = "00000000000000000000000000011000"
        C_BASE_VECTORS = "00000000000000000000000000000000"
        C_USE_EXCEPTIONS = false
        C_USE_BARREL = true
        C_USE_DIV = false
        C_USE_HW_MUL = true
        C_USE_MUL64 = false
        C_USE_FPU = 0
        C_RESET_MSR = "000000000000000"
        C_USE_PCMP_INSTR = true
        C_USE_MSR_INSTR = true
        C_FSL_DATA_SIZE = 32
        C_FSL_LINKS = 0
        C_MAX_FSL_LINKS = 16
        C_USE_EXTENDED_FSL_INSTR = 0
        C_USE_MMU = 0
        C_MMU_TLB_READ = false
        C_PVR = 0
        C_MB_VERSION = "00011000"
        C_PVR_USER1 = "00000000"
        C_PVR_USER2 = "00000000000000000000000000000000"
        C_INTERCONNECT = 1
        C_STREAM_INTERCONNECT = 0
        C_D_AXI = 0
        C_D_PLB = 1
        C_D_LMB = 1
        C_I_AXI = 0
        C_I_PLB = 1
        C_I_LMB = 1
        C_INTERRUPT_IS_EDGE = 0
        C_EDGE_IS_POSITIVE = 1
        C_OPCODE_0x0_ILLEGAL = 0
        C_UNALIGNED_EXCEPTIONS = 0
        C_ILL_OPCODE_EXCEPTION = 0
        C_IBUS_EXCEPTION = 0
        C_DBUS_EXCEPTION = 0
        C_DIV_ZERO_EXCEPTION = 0
        C_DETECT_DIV_OVERFLOW = 1
        C_FPU_EXCEPTION = 0
        C_FSL_EXCEPTION = 0
        C_USE_STACK_PROTECTION = 0
        C_DEBUG_ENABLED = 1
        C_NUMBER_OF_PC_BRK = 1
        C_NUMBER_OF_RD_ADDR_BRK = 0
        C_NUMBER_OF_WR_ADDR_BRK = 0
        C_USE_ICACHE = 0
        C_ADDR_TAG_BITS = 0
        C_ICACHE_USE_FSL = 1
        C_ALLOW_ICACHE_WR = 1
        C_ICACHE_LINE_LEN = 4
        C_CACHE_BYTE_SIZE = 8192
        C_ICACHE_ALWAYS_USED = 0
        C_ICACHE_INTERFACE = 0
        C_ICACHE_STREAMS = 0
        C_ICACHE_VICTIMS = 0
        C_ICACHE_FORCE_TAG_LUTRAM = 0
        C_ICACHE_DATA_WIDTH = 0
        C_USE_DCACHE = 0
        C_DCACHE_ADDR_TAG = 0
        C_DCACHE_USE_FSL = 1
        C_ALLOW_DCACHE_WR = 1
        C_DCACHE_LINE_LEN = 4
        C_DCACHE_BYTE_SIZE = 8192
        C_DCACHE_ALWAYS_USED = 0
        C_DCACHE_INTERFACE = 0
        C_DCACHE_USE_WRITEBACK = 0
        C_DCACHE_VICTIMS = 0
        C_DCACHE_FORCE_TAG_LUTRAM = 0
        C_DCACHE_DATA_WIDTH = 0
        C_ICACHE_BASEADDR = "00000000000000000000000000000000"
        C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
        C_DCACHE_BASEADDR = "00000000000000000000000000000000"
        C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_ACCESS = 3
        C_MMU_ZONES = 16
        C_MMU_PRIVILEGED_INSTR = 0
        C_USE_BTC = false
        C_BTC_SIZE = 0
    Set property "MAX_FANOUT = 1000000" for signal <ex_op1_i>.
    Set property "MAX_FANOUT = 1000000" for signal <ex_op2>.
    Set property "MAX_FANOUT = 1000000" for signal <ex_op3>.
WARNING:Xst:647 - Input <FSL_Get_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Quadlet_Access> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_Shift> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Barrel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_EX_Res> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_Div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Div_Unsigned> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Is_Div_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Load_FSL_C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DAXI_Exclusive_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DCache_Rd_Excl_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DCache_Wr_Excl_Failed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_SLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_SHR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MTS_SLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MTS_SHR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Check_Stack_Address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/data_flow_gti.vhd" line 2015: Output port <MEM_FPU_Done> of the instance <FPU_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/data_flow_gti.vhd" line 2015: Output port <WB_FPU_Excep> of the instance <FPU_I> is unconnected or connected to loadless signal.
    Summary:
	inferred   5 Multiplexer(s).
Unit <Data_Flow_gti> synthesized.

Synthesizing Unit <Register_File_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/register_file_gti.vhd".
        C_TARGET = spartan6
        C_USE_LUTRAM = "yes"
    Set property "ram_style = distributed".
    Set property "ram_extract = yes" for signal <Reg_File<0>>.
    Set property "ram_extract = yes" for signal <Reg_File<1>>.
    Set property "ram_extract = yes" for signal <Reg_File<2>>.
    Set property "ram_extract = yes" for signal <Reg_File<3>>.
    Set property "ram_extract = yes" for signal <Reg_File<4>>.
    Set property "ram_extract = yes" for signal <Reg_File<5>>.
    Set property "ram_extract = yes" for signal <Reg_File<6>>.
    Set property "ram_extract = yes" for signal <Reg_File<7>>.
    Set property "ram_extract = yes" for signal <Reg_File<8>>.
    Set property "ram_extract = yes" for signal <Reg_File<9>>.
    Set property "ram_extract = yes" for signal <Reg_File<10>>.
    Set property "ram_extract = yes" for signal <Reg_File<11>>.
    Set property "ram_extract = yes" for signal <Reg_File<12>>.
    Set property "ram_extract = yes" for signal <Reg_File<13>>.
    Set property "ram_extract = yes" for signal <Reg_File<14>>.
    Set property "ram_extract = yes" for signal <Reg_File<15>>.
    Set property "ram_extract = yes" for signal <Reg_File<16>>.
    Set property "ram_extract = yes" for signal <Reg_File<17>>.
    Set property "ram_extract = yes" for signal <Reg_File<18>>.
    Set property "ram_extract = yes" for signal <Reg_File<19>>.
    Set property "ram_extract = yes" for signal <Reg_File<20>>.
    Set property "ram_extract = yes" for signal <Reg_File<21>>.
    Set property "ram_extract = yes" for signal <Reg_File<22>>.
    Set property "ram_extract = yes" for signal <Reg_File<23>>.
    Set property "ram_extract = yes" for signal <Reg_File<24>>.
    Set property "ram_extract = yes" for signal <Reg_File<25>>.
    Set property "ram_extract = yes" for signal <Reg_File<26>>.
    Set property "ram_extract = yes" for signal <Reg_File<27>>.
    Set property "ram_extract = yes" for signal <Reg_File<28>>.
    Set property "ram_extract = yes" for signal <Reg_File<29>>.
    Set property "ram_extract = yes" for signal <Reg_File<30>>.
    Set property "ram_extract = yes" for signal <Reg_File<31>>.
    Summary:
	no macro.
Unit <Register_File_gti> synthesized.

Synthesizing Unit <Operand_Select_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/operand_select_gti.vhd".
        C_ALLOW_LUT6 = true
        C_TARGET = spartan6
        C_EXCEPTION_ADDR = "00000000000000000000000000100000"
        C_INTERRUPT_ADDR = "00000000000000000000000000010000"
        C_EXT_BRK_ADDR = "00000000000000000000000000011000"
        C_DYNAMIC_INTR_ADDR = false
WARNING:Xst:647 - Input <Interrupt_Address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Op1_Sel_SPR_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <EX_Op1>.
    Found 32-bit register for signal <EX_Op2>.
    Found 32-bit register for signal <EX_Op3>.
    Found 32-bit register for signal <EX_Branch_CMP_Op1>.
    Found 16-bit register for signal <imm_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <of_branch_cmp> created at line 264.
    Found 32-bit 4-to-1 multiplexer for signal <of_op2> created at line 350.
    Found 32-bit 4-to-1 multiplexer for signal <of_op3> created at line 422.
    Summary:
	inferred 144 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <Operand_Select_gti> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/alu.vhd".
        C_AREA_OPTIMIZED = 0
        C_ALLOW_LUT6 = true
        C_TARGET = spartan6
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <ALU_Bit_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/alu_bit.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_LAST_BIT = false
WARNING:Xst:647 - Input <EX_CMP_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALU_Bit_1> synthesized.

Synthesizing Unit <ALU_Bit_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/alu_bit.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_LAST_BIT = true
    Summary:
Unit <ALU_Bit_2> synthesized.

Synthesizing Unit <Shift_Logic_Module_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/shift_logic_gti.vhd".
        C_USE_PCMP_INSTR = true
        C_ALLOW_LUT6 = true
        C_TARGET = spartan6
    Set property "KEEP = TRUE" for signal <sign_0_15>.
    Set property "KEEP = TRUE" for signal <sign_16_23>.
    Set property "KEEP = TRUE" for signal <mask_0_15>.
    Set property "KEEP = TRUE" for signal <mask_16_23>.
WARNING:Xst:647 - Input <EX_Sign_Extend_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Logic_Sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/shift_logic_gti.vhd" line 636: Output port <Is_Equal_2> of the instance <Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/shift_logic_gti.vhd" line 649: Output port <Is_Equal_2> of the instance <Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/shift_logic_gti.vhd" line 662: Output port <Is_Equal_2> of the instance <Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/shift_logic_gti.vhd" line 675: Output port <Is_Equal_2> of the instance <Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4> is unconnected or connected to loadless signal.
    Summary:
	inferred  11 Multiplexer(s).
Unit <Shift_Logic_Module_gti> synthesized.

Synthesizing Unit <count_leading_zeros>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/count_leading_zero.vhd".
WARNING:Xst:647 - Input <Data<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data<23:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  36 Multiplexer(s).
Unit <count_leading_zeros> synthesized.

Synthesizing Unit <carry_equal>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/carry_equal.vhd".
        C_TARGET = spartan6
        Size = 8
    Summary:
Unit <carry_equal> synthesized.

Synthesizing Unit <mul_unit>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mul_unit.vhd".
        C_TARGET = spartan6
        C_USE_HW_MUL = true
        C_USE_MUL64 = false
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhsu_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mul_unit.vhd" line 656: Output port <DETECT> of the instance <Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mul_unit.vhd" line 690: Output port <DETECT> of the instance <Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mul_unit.vhd" line 720: Output port <PCOUT> of the instance <Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mul_unit.vhd" line 720: Output port <DETECT> of the instance <Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <WB_Mul_Result<16>>.
    Found 1-bit register for signal <WB_Mul_Result<17>>.
    Found 1-bit register for signal <WB_Mul_Result<18>>.
    Found 1-bit register for signal <WB_Mul_Result<19>>.
    Found 1-bit register for signal <WB_Mul_Result<20>>.
    Found 1-bit register for signal <WB_Mul_Result<21>>.
    Found 1-bit register for signal <WB_Mul_Result<22>>.
    Found 1-bit register for signal <WB_Mul_Result<23>>.
    Found 1-bit register for signal <WB_Mul_Result<24>>.
    Found 1-bit register for signal <WB_Mul_Result<25>>.
    Found 1-bit register for signal <WB_Mul_Result<26>>.
    Found 1-bit register for signal <WB_Mul_Result<27>>.
    Found 1-bit register for signal <WB_Mul_Result<28>>.
    Found 1-bit register for signal <WB_Mul_Result<29>>.
    Found 1-bit register for signal <WB_Mul_Result<30>>.
    Found 1-bit register for signal <WB_Mul_Result<31>>.
    Found 1-bit register for signal <WB_Mul_Result<15>>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <mul_unit> synthesized.

Synthesizing Unit <dsp_module_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/dsp_module.vhd".
        C_TARGET = spartan6
        C_A_WIDTH = 18
        C_B_WIDTH = 18
        C_P_WIDTH = 48
        C_AB_REG = 0
        C_M_REG = 0
        C_P_REG = 1
        C_OPMODE = "0000101"
        C_PATTERN = "111111111111111111111111111111111111111111111111"
        C_MASK = "111111111111111111111111111111111111111111111111"
        C_USE_PATTERN = "NO_PATDET"
WARNING:Xst:647 - Input <OpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DETECT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dsp_module_1> synthesized.

Synthesizing Unit <dsp_module_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/dsp_module.vhd".
        C_TARGET = spartan6
        C_A_WIDTH = 18
        C_B_WIDTH = 18
        C_P_WIDTH = 48
        C_AB_REG = 0
        C_M_REG = 1
        C_P_REG = 1
        C_OPMODE = "1010101"
        C_PATTERN = "111111111111111111111111111111111111111111111111"
        C_MASK = "111111111111111111111111111111111111111111111111"
        C_USE_PATTERN = "NO_PATDET"
WARNING:Xst:647 - Input <OpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_Copy<31:47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PCIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DETECT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dsp_module_2> synthesized.

Synthesizing Unit <dsp_module_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/dsp_module.vhd".
        C_TARGET = spartan6
        C_A_WIDTH = 18
        C_B_WIDTH = 18
        C_P_WIDTH = 48
        C_AB_REG = 1
        C_M_REG = 1
        C_P_REG = 0
        C_OPMODE = "0010101"
        C_PATTERN = "111111111111111111111111111111111111111111111111"
        C_MASK = "111111111111111111111111111111111111111111111111"
        C_USE_PATTERN = "NO_PATDET"
WARNING:Xst:647 - Input <OpMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DETECT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dsp_module_3> synthesized.

Synthesizing Unit <Barrel_Shifter_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/barrel_shifter_gti.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_USE_BARREL = true
    Found 1-bit register for signal <Use_HW_BS.mem_void_bit>.
    Found 2-bit register for signal <Use_HW_BS.Use_BS_LUT6.mem_shift16_8>.
    Found 32-bit register for signal <Use_HW_BS.mem_mux3>.
    Found 1-bit register for signal <Use_HW_BS.mem_left_shift>.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[3]_Use_HW_BS.ex_mux1[1]_MUX_4777_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[4]_Use_HW_BS.ex_mux1[2]_MUX_4778_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[5]_Use_HW_BS.ex_mux1[3]_MUX_4779_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[6]_Use_HW_BS.ex_mux1[4]_MUX_4780_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[7]_Use_HW_BS.ex_mux1[5]_MUX_4781_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[8]_Use_HW_BS.ex_mux1[6]_MUX_4782_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[9]_Use_HW_BS.ex_mux1[7]_MUX_4783_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[10]_Use_HW_BS.ex_mux1[8]_MUX_4784_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[11]_Use_HW_BS.ex_mux1[9]_MUX_4785_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[12]_Use_HW_BS.ex_mux1[10]_MUX_4786_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[13]_Use_HW_BS.ex_mux1[11]_MUX_4787_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[14]_Use_HW_BS.ex_mux1[12]_MUX_4788_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[15]_Use_HW_BS.ex_mux1[13]_MUX_4789_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[16]_Use_HW_BS.ex_mux1[14]_MUX_4790_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[17]_Use_HW_BS.ex_mux1[15]_MUX_4791_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[18]_Use_HW_BS.ex_mux1[16]_MUX_4792_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[19]_Use_HW_BS.ex_mux1[17]_MUX_4793_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[20]_Use_HW_BS.ex_mux1[18]_MUX_4794_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[21]_Use_HW_BS.ex_mux1[19]_MUX_4795_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[22]_Use_HW_BS.ex_mux1[20]_MUX_4796_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[23]_Use_HW_BS.ex_mux1[21]_MUX_4797_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[24]_Use_HW_BS.ex_mux1[22]_MUX_4798_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[25]_Use_HW_BS.ex_mux1[23]_MUX_4799_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[26]_Use_HW_BS.ex_mux1[24]_MUX_4800_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[27]_Use_HW_BS.ex_mux1[25]_MUX_4801_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[28]_Use_HW_BS.ex_mux1[26]_MUX_4802_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[29]_Use_HW_BS.ex_mux1[27]_MUX_4803_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[30]_Use_HW_BS.ex_mux1[28]_MUX_4804_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_mux1[31]_Use_HW_BS.ex_mux1[29]_MUX_4805_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.ex_void_bit_Use_HW_BS.ex_mux1[30]_MUX_4806_o> created at line 229.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[24]_Use_HW_BS.mem_mux3[8]_MUX_4828_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[25]_Use_HW_BS.mem_mux3[9]_MUX_4829_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[26]_Use_HW_BS.mem_mux3[10]_MUX_4830_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[27]_Use_HW_BS.mem_mux3[11]_MUX_4831_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[28]_Use_HW_BS.mem_mux3[12]_MUX_4832_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[29]_Use_HW_BS.mem_mux3[13]_MUX_4833_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[30]_Use_HW_BS.mem_mux3[14]_MUX_4834_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_mux3[31]_Use_HW_BS.mem_mux3[15]_MUX_4835_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[16]_MUX_4836_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[17]_MUX_4837_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[18]_MUX_4838_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[19]_MUX_4839_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[20]_MUX_4840_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[21]_MUX_4841_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[22]_MUX_4842_o> created at line 473.
    Found 1-bit 4-to-1 multiplexer for signal <Use_HW_BS.mem_void_bit_Use_HW_BS.mem_mux3[23]_MUX_4843_o> created at line 473.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred  61 Multiplexer(s).
Unit <Barrel_Shifter_gti> synthesized.

Synthesizing Unit <WB_Mux>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/wb_mux_gti.vhd".
        C_TARGET = spartan6
        C_FSL_EXCEPTION = false
        C_USE_EXCEPTIONS = false
        C_USE_STACK_PROTECTION = false
        C_USE_HW_MUL = true
        C_USE_FPU = false
        C_USE_MMU = 0
        C_MMU_TLB_READ = false
        C_PVR = 0
WARNING:Xst:647 - Input <WB_FPU_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MMU_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_SLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_SHR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_FPU_Res> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_MMU_Res> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_SLR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_SHR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <WB_Mux> synthesized.

Synthesizing Unit <WB_Mux_Bit>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/wb_mux_bit_gti.vhd".
        C_TARGET = spartan6
        C_LUT_SIZE = 6
        C_DATA_WIDTH = 3
    Set property "beltype = LUT" for signal <wb_fwd_i>.
WARNING:Xst:647 - Input <Select_Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <WB_Mux_Bit> synthesized.

Synthesizing Unit <Zero_Detect_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/zero_detect_gti.vhd".
        C_TARGET = spartan6
    Summary:
	no macro.
Unit <Zero_Detect_gti> synthesized.

Synthesizing Unit <Byte_Doublet_Handle_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/byte_doublet_handle_gti.vhd".
        C_TARGET = spartan6
        C_USE_REORDER_INSTR = 1
        C_ENDIANNESS = 0
    Found 32-bit register for signal <MEM_DataBus_Write_Data>.
    Found 2-bit register for signal <mem_byte_selects>.
    Found 1-bit register for signal <mem_reverse_byteorder>.
    Found 1-bit register for signal <mem_Byte_Access>.
    Found 1-bit register for signal <mem_Doublet_Access>.
    Found 2-bit register for signal <wb_read_lsb_sel>.
    Found 2-bit register for signal <wb_read_lsb_1_sel>.
    Found 1-bit register for signal <wb_read_msb_doublet_sel>.
    Found 4-bit register for signal <MEM_DataBus_Byte_Enable>.
    Found 8-bit 4-to-1 multiplexer for signal <WB_Steered_Read_Data<24:31>> created at line 198.
    Found 8-bit 4-to-1 multiplexer for signal <WB_DataBus_Read_Data[24]_WB_DataBus_Read_Data[0]_mux_48_OUT> created at line 438.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <Byte_Doublet_Handle_gti> synthesized.

Synthesizing Unit <Data_Flow_Logic>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/data_flow_logic_gti.vhd".
        C_TARGET = spartan6
        C_FSL_LINKS = 0
        C_MAX_FSL_LINKS = 16
WARNING:Xst:647 - Input <MEM_FSL_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_EX_Result_Load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MEM_Not_Mul_Op>.
    Found 1-bit register for signal <MEM_Not_FPU_Op>.
    Found 4-bit register for signal <WB_FSL_No>.
    Found 32-bit register for signal <WB_MEM_Result>.
    Found 4-bit register for signal <mem_FSL_No>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <Data_Flow_Logic> synthesized.

Synthesizing Unit <msr_reg_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/msr_reg_gti.vhd".
        C_TARGET = spartan6
        C_RESET_MSR = "000000000000000"
        C_PVR = 0
        C_USE_MMU = 0
        C_USE_DIV = false
        C_FSL_LINKS = 0
        C_USE_ICACHE = false
        C_USE_DCACHE = false
        C_USE_EXCEPTIONS = false
WARNING:Xst:647 - Input <EX_Op1<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Clear_VM_UM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Restore_WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR_Load_DZ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR_Clear_EE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <wb_MSR_i>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
Unit <msr_reg_gti> synthesized.

Synthesizing Unit <exception_registers_gti>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/exception_registers_gti.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_DIV_ZERO_EXCEPTION = false
        C_DETECT_DIV_OVERFLOW = true
        C_FSL_EXCEPTION = false
        C_MAX_FSL_LINKS = 16
        C_SAVE_PC_IN_EAR = false
        C_FAULT_TOLERANT = 0
        C_USE_MMU = 0
WARNING:Xst:647 - Input <EX_PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Exception_Kind<27:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSL_No> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Instruction_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Div_Overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_ECC_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <mem_BTR>.
    Found 32-bit register for signal <wb_EAR_i>.
    Found 32-bit register for signal <WB_BTR>.
    Found 32-bit register for signal <wb_EAR_ii>.
    Found 32-bit register for signal <WB_EAR>.
    Found 32-bit register for signal <wb_EDR_i>.
    Found 32-bit register for signal <WB_EDR>.
    Found 13-bit register for signal <WB_ESR_i>.
    Found 13-bit register for signal <WB_ESR>.
    Found 32-bit register for signal <mem_EAR>.
    Summary:
	inferred 282 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <exception_registers_gti> synthesized.

Synthesizing Unit <mux_bus>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mux_bus.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_SIZE = 32
    Summary:
	no macro.
Unit <mux_bus> synthesized.

Synthesizing Unit <Fpu>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/fpu.vhd".
        C_TARGET = spartan6
        C_USE_FPU = 0
        C_FPU_EXCEPTION = 0
        C_USE_SRL16 = "yes"
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Cond> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_FPU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_FPU_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Not_FPU_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Valid_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Fpu> synthesized.

Synthesizing Unit <PVR>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/pvr.vhd".
        C_PVR = 0
        C_MB_VERSION = "00011000"
        C_PVR_USER1 = "00000000"
        C_FAULT_TOLERANT = 0
        C_ENDIANNESS = 0
        C_PVR_USER2 = "00000000000000000000000000000000"
        C_D_AXI = 0
        C_D_LMB = 1
        C_I_AXI = 0
        C_I_LMB = 1
        C_INTERRUPT_IS_EDGE = 0
        C_EDGE_IS_POSITIVE = 1
        C_D_PLB = 1
        C_I_PLB = 1
        C_INTERCONNECT = 1
        C_STREAM_INTERCONNECT = 0
        C_USE_MSR_INSTR = true
        C_USE_PCMP_INSTR = true
        C_AREA_OPTIMIZED = false
        C_USE_BARREL = true
        C_USE_DIV = false
        C_USE_HW_MUL = true
        C_USE_FPU = 0
        C_USE_REORDER_INSTR = 1
        C_USE_BTC = false
        C_USE_MUL64 = false
        C_IBUS_EXCEPTION = 0
        C_DBUS_EXCEPTION = 0
        C_OPCODE_0x0_ILLEGAL = 0
        C_UNALIGNED_EXCEPTIONS = 0
        C_ILL_OPCODE_EXCEPTION = 0
        C_DIV_ZERO_EXCEPTION = 0
        C_FPU_EXCEPTION = 0
        C_FSL_EXCEPTION = 0
        C_USE_STACK_PROTECTION = 0
        C_USE_EXTENDED_FSL_INSTR = 0
        C_DEBUG_ENABLED = 1
        C_NUMBER_OF_PC_BRK = 1
        C_NUMBER_OF_RD_ADDR_BRK = 0
        C_NUMBER_OF_WR_ADDR_BRK = 0
        C_FSL_LINKS = 0
        C_BTC_SIZE = 0
        C_USE_ICACHE = 0
        C_ADDR_TAG_BITS = 0
        C_ICACHE_USE_FSL = 1
        C_ALLOW_ICACHE_WR = 1
        C_ICACHE_LINE_LEN = 4
        C_CACHE_BYTE_SIZE = 8192
        C_ICACHE_ALWAYS_USED = 0
        C_ICACHE_INTERFACE = 0
        C_ICACHE_STREAMS = 0
        C_ICACHE_VICTIMS = 0
        C_ICACHE_FORCE_TAG_LUTRAM = 0
        C_ICACHE_DATA_WIDTH = 0
        C_USE_DCACHE = 0
        C_DCACHE_ADDR_TAG = 0
        C_DCACHE_USE_FSL = 1
        C_ALLOW_DCACHE_WR = 1
        C_DCACHE_LINE_LEN = 4
        C_DCACHE_BYTE_SIZE = 8192
        C_DCACHE_ALWAYS_USED = 0
        C_DCACHE_INTERFACE = 0
        C_DCACHE_USE_WRITEBACK = 0
        C_DCACHE_VICTIMS = 0
        C_DCACHE_FORCE_TAG_LUTRAM = 0
        C_DCACHE_DATA_WIDTH = 0
        C_ICACHE_BASEADDR = "00000000000000000000000000000000"
        C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
        C_DCACHE_BASEADDR = "00000000000000000000000000000000"
        C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
        C_TARGET = spartan6
        C_USE_MMU = 0
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_ACCESS = 3
        C_MMU_ZONES = 16
        C_MMU_PRIVILEGED_INSTR = 0
        C_RESET_MSR = "000000000000000"
        C_BASE_VECTORS = "00000000000000000000000000000000"
WARNING:Xst:647 - Input <MEM_PVR_Select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <PVR> synthesized.

Synthesizing Unit <read_data_mux>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/read_data_mux_gti.vhd".
        C_USE_D_EXT = true
        C_USE_D_LMB = true
        C_USE_DCACHE = false
WARNING:Xst:647 - Input <WB_DLMB_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <read_data_mux> synthesized.

Synthesizing Unit <DPLB_Interface>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/dplb_interface.vhd".
        C_DPLB_WIDTH = 32
        C_DELAYED_DATA_STROBE = false
        C_OUTPUT_DFFS = false
WARNING:Xst:647 - Input <DPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 1-bit register for signal <WB_DPLB_Data_Strobe>.
    Found 32-bit register for signal <WB_DPLB_Read_Data>.
    Found 1-bit register for signal <MEM_DPLB_Exception>.
    Found 1-bit register for signal <mem_access_completed>.
    Found 1-bit register for signal <DPLB_M_request>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <DPLB_Interface> synthesized.

Synthesizing Unit <instr_mux>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/instr_mux.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_USE_I_EXT = true
        C_USE_ICACHE = false
        C_DEBUG_ENABLED = true
        C_USE_I_LMB = true
WARNING:Xst:647 - Input <ICache_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IEXT_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <instr_mux> synthesized.

Synthesizing Unit <IPLB_Interface>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/iplb_interface.vhd".
        C_IPLB_DWIDTH = 32
WARNING:Xst:647 - Input <IPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <instr_addr>.
    Found 1-bit register for signal <IPLB_M_request>.
    Found 32-bit register for signal <IPLB_Data>.
    Found 1-bit register for signal <IPLB_Exception>.
    Found 1-bit register for signal <mem_access_completed>.
    Found 1-bit register for signal <ib_addr_strobe_d1>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <IPLB_Interface> synthesized.

Synthesizing Unit <Debug>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/debug.vhd".
        C_BASE_VECTORS = "00000000000000000000000000000000"
        C_AREA_OPTIMIZED = 0
        C_USE_BARREL = 1
        C_USE_DIV = 0
        C_USE_HW_MUL = 1
        C_USE_FPU = 0
        C_USE_MSR_INSTR = 1
        C_USE_PCMP_INSTR = 1
        C_UNALIGNED_EXCEPTIONS = 0
        C_ILL_OPCODE_EXCEPTION = 0
        C_IBUS_EXCEPTION = 0
        C_DBUS_EXCEPTION = 0
        C_DIV_ZERO_EXCEPTION = 0
        C_FPU_EXCEPTION = 0
        C_FSL_EXCEPTION = 0
        C_USE_EXTENDED_FSL_INSTR = 0
        C_FSL_LINKS = 0
        C_STREAM_INTERCONNECT = 0
        C_PVR = 0
        C_PVR_USER1 = "00000000"
        C_PVR_USER2 = "00000000000000000000000000000000"
        C_MB_VERSION = "00011000"
        C_INTERCONNECT = 1
        C_FAULT_TOLERANT = 0
        C_ENDIANNESS = 0
        C_USE_ICACHE = 0
        C_ICACHE_USE_FSL = 1
        C_DCACHE_USE_WRITEBACK = 0
        C_ICACHE_BASEADDR = "00000000000000000000000000000000"
        C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
        C_USE_DCACHE = 0
        C_DCACHE_USE_FSL = 1
        C_DCACHE_BASEADDR = "00000000000000000000000000000000"
        C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
        C_TARGET = spartan6
        C_DATA_SIZE = 32
        C_NUMBER_OF_PC_BRK = 1
        C_NUMBER_OF_RD_ADDR_BRK = 0
        C_NUMBER_OF_WR_ADDR_BRK = 0
        C_USE_MMU = 0
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_ACCESS = 3
        C_MMU_ZONES = 16
        C_MMU_PRIVILEGED_INSTR = 0
        C_USE_STACK_PROTECTION = 0
        C_USE_REORDER_INSTR = 1
        C_USE_SRL16 = "yes"
WARNING:Xst:647 - Input <MEM_Data_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DataBus_Steered_Read_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stack_Violation> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Write_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Read_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ok_To_Stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Debug_control_reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_status_Reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_data_rd_reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Stop_CPU> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_stop_cpu_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_dbg_inhibit_ex_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_dbg_stop_instr_fetch_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_wb_gpr_wr_dbg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_stopping_allowed> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_pc_brk_insert> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_single_Step_CPU> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_single_Step_CPU_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_single_Step_CPU_2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_dbg_clean_stop_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_new_dbg_instr_shifting_CLK> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_start_dbg_exec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_start_single_step> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_continue_from_brk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_force_stop_cmd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_point_hit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_of_brki_hit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_pc_brk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_watchpoint_brk_hold> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_normal_stop_cmd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_if_debug_ready_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_read_register_PC_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_read_register_MSR_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Debug_capture_info> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <running_clock>.
    Found 28-bit register for signal <status_reg>.
    Found 16-bit register for signal <Status_Reg_Handle.dbg_hit_1>.
    Found 31-bit register for signal <shift_datain<1:31>>.
    Found 10-bit register for signal <control_reg>.
    Found 32-bit register for signal <New_Instr_Reg_TCK>.
    Found 33-bit register for signal <data_read_reg>.
    Found 8-bit register for signal <shift_count>.
    Found 1-bit register for signal <Status_Reg_Handle.stop_CPU_1>.
    Found 1-bit register for signal <Status_Reg_Handle.running_clock_1>.
    Found 1-bit register for signal <Status_Reg_Handle.sleep_1>.
    Found 1-bit register for signal <Status_Reg_Handle.stack_violation_occurance_1>.
    Found 1-bit register for signal <Status_Reg_Handle.dbg_brki_hit_1>.
    Found 1-bit register for signal <New_Dbg_Instr_TCK>.
    Found 1-bit register for signal <Instr_Insert_Reg_En_1>.
    Found 1-bit register for signal <New_Dbg_Instr2_TCK>.
    Found 1-bit register for signal <single_Step_TClk>.
    Found 1-bit register for signal <continue_from_brk_TClk>.
    Found 1-bit register for signal <Dbg_Wakeup>.
    Found 1-bit register for signal <normal_stop_TClk>.
    Found 1-bit register for signal <force_stop_TClk>.
    Found 2-bit register for signal <command_reg>.
    Found 1-bit register for signal <normal_stop_cmd_i>.
    Found 1-bit register for signal <force_stop_cmd_i>.
    Found 1-bit register for signal <start_single_cmd>.
    Found 1-bit register for signal <read_register_MSR>.
    Found 1-bit register for signal <read_register_PC>.
    Found 1-bit register for signal <continue_from_brk>.
    Found 1-bit register for signal <if_debug_ready_i>.
    Found 7-bit register for signal <Detect_Commands.sample>.
    Found 7-bit register for signal <Detect_Commands.sample_1>.
    Found 1-bit register for signal <new_dbg_instr_shifting_CLK>.
    Found 1-bit register for signal <read_register_PC_1>.
    Found 1-bit register for signal <read_register_MSR_1>.
    Found 33-bit register for signal <data_rd_reg>.
    Found 1-bit register for signal <command_reg_clear>.
    Found 1-bit register for signal <single_Step_N>.
    Found 1-bit register for signal <start_single_step>.
    Found 2-bit register for signal <single_step_count>.
    Found 1-bit register for signal <Full_32_bit>.
    Found 1-bit register for signal <Full_32_bit_1>.
    Found 1-bit register for signal <delay_slot_instr>.
    Found 1-bit register for signal <normal_stop_i>.
    Found 1-bit register for signal <Performace_Debug_Control.Normal_Stop_Handle.normal_stop_cmd_1>.
    Found 1-bit register for signal <force_stop_i>.
    Found 1-bit register for signal <Performace_Debug_Control.Force_Stop_Handle.force_stop_cmd_1>.
    Found 1-bit register for signal <watchpoint_brk_hold>.
    Found 1-bit register for signal <Performace_Debug_Control.ex_dbg_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.ex_brki_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.mem_dbg_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.mem_brki_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.wb_dbg_hit>.
    Found 1-bit register for signal <Performace_Debug_Control.wb_brki_hit>.
    Found 16-bit register for signal <dbg_hit>.
    Found 1-bit register for signal <dbg_brki_hit>.
    Found 1-bit register for signal <dbg_stop_i>.
    Found 1-bit register for signal <Performace_Debug_Control.External_Dbg_Stop_Handle.dbg_stop_1>.
    Found 1-bit register for signal <Performace_Debug_Control.ex_dbg_pc_hit_i>.
    Found 1-bit register for signal <ex_dbg_pc_hit_single_step>.
    Found 1-bit register for signal <dbg_freeze_i>.
    Found 1-bit register for signal <dbg_stop_instr_fetch_i>.
    Found 1-bit register for signal <dbg_state_i>.
    Found 8-bit adder for signal <shift_count[7]_GND_254_o_add_0_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_254_o_GND_254_o_sub_40_OUT<1:0>> created at line 1308.
    Found 1-bit 16-to-1 multiplexer for signal <TDO_Config_Word> created at line 825.
    Found 1-bit 28-to-1 multiplexer for signal <TDO_Status_Reg> created at line 934.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 273 D-type flip-flop(s).
	inferred  52 Multiplexer(s).
Unit <Debug> synthesized.

Synthesizing Unit <MB_SRL16E_1>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd".
        C_USE_SRL16 = "yes"
        C_STATIC = true
        INIT = "0000000000011011"
    Summary:
	no macro.
Unit <MB_SRL16E_1> synthesized.

Synthesizing Unit <MB_SRL16E_2>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd".
        C_USE_SRL16 = "yes"
        C_STATIC = true
        INIT = "0000001000111110"
    Summary:
	no macro.
Unit <MB_SRL16E_2> synthesized.

Synthesizing Unit <MB_SRL16E_3>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd".
        C_USE_SRL16 = "yes"
        C_STATIC = true
        INIT = "1111111111111111"
    Summary:
	no macro.
Unit <MB_SRL16E_3> synthesized.

Synthesizing Unit <MB_SRL16E_4>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd".
        C_USE_SRL16 = "yes"
        C_STATIC = true
        INIT = "0011111111111111"
    Summary:
	no macro.
Unit <MB_SRL16E_4> synthesized.

Synthesizing Unit <MB_SRL16E_5>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd".
        C_USE_SRL16 = "yes"
        C_STATIC = true
        INIT = "0000000000000000"
    Summary:
	no macro.
Unit <MB_SRL16E_5> synthesized.

Synthesizing Unit <MB_SRL16E_6>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd".
        C_USE_SRL16 = "yes"
        C_STATIC = true
        INIT = "0000100000000100"
    Summary:
	no macro.
Unit <MB_SRL16E_6> synthesized.

Synthesizing Unit <MB_SRL16E_7>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd".
        C_USE_SRL16 = "yes"
        C_STATIC = true
        INIT = "0001100000000000"
    Summary:
	no macro.
Unit <MB_SRL16E_7> synthesized.

Synthesizing Unit <address_hit>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/address_hit.vhd".
        C_TARGET = spartan6
        C_FIRST = true
        C_USE_SRL16 = "yes"
        No_Bits = 32
INFO:Xst:3210 - "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/address_hit.vhd" line 161: Output port <Q15> of the instance <Using_FPGA.Compare[0].SRLC16E_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <address_hit> synthesized.

Synthesizing Unit <MB_SRLC16E>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/microblaze_primitives.vhd".
        C_USE_SRL16 = "yes"
        INIT = "0000000000000000"
WARNING:Xst:647 - Input <Config_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MB_SRLC16E> synthesized.

Synthesizing Unit <MMU>.
    Related source file is "C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_a/hdl/vhdl/mmu.vhd".
        C_TARGET = spartan6
        C_ALLOW_LUT6 = true
        C_DCACHE_USE_WRITEBACK = 0
        C_USE_MMU = 0
        C_MMU_DTLB_SIZE = 4
        C_MMU_ITLB_SIZE = 2
        C_MMU_TLB_READ = false
        C_MMU_TLB_WRITE = false
        C_MMU_ZONES = 16
        C_MMU_PARITY = false
        C_MMU_ENDIAN = true
        C_USE_LUTRAM = "yes"
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Write_DCache_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_PID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_ZPR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBLO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBHI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBSX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBLO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBHI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_ZPR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBLO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBHI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_potential_exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MMU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x2-bit single-port Read Only RAM                     : 1
 8x2-bit single-port Read Only RAM                     : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 2-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 326
 1-bit register                                        : 247
 10-bit register                                       : 1
 13-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 12
 28-bit register                                       : 1
 3-bit register                                        : 3
 31-bit register                                       : 1
 32-bit register                                       : 34
 33-bit register                                       : 2
 4-bit register                                        : 6
 4096-bit register                                     : 1
 43-bit register                                       : 4
 5-bit register                                        : 4
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 9
 5-bit comparator equal                                : 9
# Multiplexers                                         : 265
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 146
 1-bit 28-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 46
 15-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 10
 2-bit 4-to-1 multiplexer                              : 1
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 4-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 2
 43-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 5
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 38
 1-bit xor2                                            : 37
 2-bit xor2                                            : 1

=========================================================================
